INFO: [HLS 200-0] Workspace C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function opened at Fri Dec 21 17:09:05 -0600 2018
INFO: [HLS 200-100] Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-100] Command     config_clock returned 0; 0 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.017 sec.
INFO: [HLS 200-100] Execute     source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.069 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.101 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0.102 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute     source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         license_isbetapart xc7z020 
INFO: [HLS 200-100] Command         license_isbetapart returned 1; 0.012 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.002 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     set_part returned 0; 0.05 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command   open_solution returned 0; 0.205 sec.
INFO: [HLS 200-100] Execute   set_part xc7z020clg484-1 -tool vivado 
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       license_isbetapart xc7z020 
INFO: [HLS 200-100] Command       license_isbetapart returned 1; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command   set_part returned 0; 0.038 sec.
INFO: [HLS 200-100] Execute   create_clock -period 10 -name default 
INFO: [HLS 200-100] Command   create_clock returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute   csynth_design 
INFO: [HLS 200-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/shufflenet.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute       is_m_axi_addr64 
INFO: [HLS 200-100] Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling acceleartor_hls_padding/shufflenet.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl=   -I "D:/Xilinx/Vivado_HLS/2017.2/win64/tools/systemc/include" -I "D:/Xilinx/Vivado_HLS/2017.2/include" -I "D:/Xilinx/Vivado_HLS/2017.2/include/ap_sysc" -fexceptions -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "acceleartor_hls_padding/shufflenet.cpp"  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -I D:/Xilinx/Vivado_HLS/2017.2/win64/tools/systemc/include -I D:/Xilinx/Vivado_HLS/2017.2/include -I D:/Xilinx/Vivado_HLS/2017.2/include/ap_sysc -fexceptions -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -include etc/autopilot_ssdm_op.h acceleartor_hls_padding/shufflenet.cpp -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.00.o
INFO: [HLS 200-100] Command       clang returned 0; 0.55 sec.
INFO: [HLS 200-100] Execute       is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.00.o 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "acceleartor_hls_padding/shufflenet.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-exceptions -D__llvm__ -CC -E acceleartor_hls_padding/shufflenet.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.215 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-100] Execute       list_core -type functional_unit 
INFO: [HLS 200-100] Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp.ap-line.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute       cdt  "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp.ap-line.cpp"  -m "ShuffleNetV2" -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/try_single_function.directive --source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/shufflenet.cpp --error C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --ca --es --gf --pd --p2d C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --sd --scff C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-100] Command       cdt returned 0; 4.223 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pp.0.cpp.ap-cdt.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.0.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-exceptions -D__llvm__ -CC -E C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.2.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.206 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.g.bc
INFO: [HLS 200-100] Command       clang returned 0; 0.487 sec.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/components.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute       is_m_axi_addr64 
INFO: [HLS 200-100] Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling acceleartor_hls_padding/components.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl=   -I "D:/Xilinx/Vivado_HLS/2017.2/win64/tools/systemc/include" -I "D:/Xilinx/Vivado_HLS/2017.2/include" -I "D:/Xilinx/Vivado_HLS/2017.2/include/ap_sysc" -fexceptions -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "acceleartor_hls_padding/components.cpp"  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -I D:/Xilinx/Vivado_HLS/2017.2/win64/tools/systemc/include -I D:/Xilinx/Vivado_HLS/2017.2/include -I D:/Xilinx/Vivado_HLS/2017.2/include/ap_sysc -fexceptions -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -include etc/autopilot_ssdm_op.h acceleartor_hls_padding/components.cpp -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.00.o
INFO: [HLS 200-100] Command       clang returned 0; 0.64 sec.
INFO: [HLS 200-100] Execute       is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.00.o 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "acceleartor_hls_padding/components.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-exceptions -D__llvm__ -CC -E acceleartor_hls_padding/components.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.218 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-100] Execute       list_core -type functional_unit 
INFO: [HLS 200-100] Command       list_core returned 0; 0.001 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp.ap-line.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute       cdt  "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp.ap-line.cpp"  -m "ShuffleNetV2" -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/try_single_function.directive --source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/components.cpp --error C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --ca --es --gf --pd --p2d C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db --sd --scff C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-100] Command       cdt returned 0; 5.175 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pp.0.cpp.ap-cdt.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.0.cpp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado_HLS/2017.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -fno-exceptions -D__llvm__ -CC -E C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.2.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.2 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot" -I "D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado_HLS/2017.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot -I D:/Xilinx/Vivado_HLS/2017.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.g.bc
INFO: [HLS 200-100] Command       clang returned 0; 0.547 sec.
WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 96.984 ; gain = 47.402
INFO: [HLS 200-0] Linking Release ...
INFO: [HLS 200-100] Execute       llvm-ld C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.bc C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2017.2/win64/lib -lm_basic -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.313 sec.
INFO: [HLS 200-100] Execute       disassemble C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o 
INFO: [HLS 200-100] Execute         is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.127 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
INFO: [HLS 200-100] Execute       llvm-ld C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shufflenet.g.bc C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/components.g.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2017.2/win64/lib -lm_basic -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.301 sec.
INFO: [HLS 200-100] Execute       disassemble C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g 
INFO: [HLS 200-100] Execute         is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.125 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 97.020 ; gain = 47.438
INFO: [HLS 200-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
INFO: [HLS 200-100] Execute         cleanup_all_models 
INFO: [HLS 200-100] Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-100] Execute         transform -promote-dbg-pointer C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.pp.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.pp.0.bc -f 
INFO: [HLS 200-100] Command         transform returned 0; 0.058 sec.
INFO: [HLS 200-100] Execute         llvm-ld C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado_HLS/2017.2/win64/lib -lfloatconversion -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.0 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.242 sec.
INFO: [HLS 200-0] Running Standard Transforms...
INFO: [HLS 200-100] Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ShuffleNetV2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.0.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p(ap_int<8> (*) [24][34][34], ap_int<8> (*) [24][1][1], ap_int<8>*, ap_int<8> (*) [24][34][34])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p(ap_int<8> (*) [24][18][18], ap_int<8> (*) [24][1][1], ap_int<8>*, ap_int<8> (*) [24][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p(ap_int<8> (*) [48][18][18], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p(ap_int<8> (*) [48][18][18], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][18][18])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p(ap_int<8> (*) [48][10][10], ap_int<8> (*) [48][1][1], ap_int<8>*, ap_int<8> (*) [48][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p(ap_int<8> (*) [96][10][10], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][10][10])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p(ap_int<8> (*) [96][6][6], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][6][6])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p(ap_int<8> (*) [96][6][6], ap_int<8> (*) [96][1][1], ap_int<8>*, ap_int<8> (*) [96][6][6])': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [HLS 200-100] Command         transform returned 0; 1.207 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1 C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.103 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 138.176 ; gain = 88.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
INFO: [HLS 200-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'avgpool' into 'ShuffleNetV2' (acceleartor_hls_padding/shufflenet.cpp:1292) automatically.
INFO: [HLS 200-100] Command         transform returned 0; 0.846 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
INFO: [HLS 200-100] Execute         transform -syn-check C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.2.prechk.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-100] Command         transform returned 0; 0.072 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 146.203 ; gain = 96.621
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.g.1.bc to C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
INFO: [HLS 200-100] Execute         transform -hls -tmp C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.1.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1388) in function 'conv_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1105) in function 'subconv_1x1_4_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1117) in function 'subconv_1x1_4_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:1002) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:1014) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:1026) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:1038) in function 'subconv_1x1_8p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=24).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:662) in function 'subconv_1x1_8_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=6).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:564) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (acceleartor_hls_padding/components.cpp:577) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1.1' (acceleartor_hls_padding/components.cpp:590) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1.1.1' (acceleartor_hls_padding/components.cpp:603) in function 'subconv_1x1_16p_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:297) in function 'subconv_1x1_16_p' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p': changing partial unrolling into complete unrolling since the unrolling factor (=24) is no less than the loop trip count (=12).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:216) in function 'subconv_1x1_32_p' completely.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:211) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:644) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:998) automatically.
INFO: [XFORM 203-102] Partitioning array 'rr.V' (acceleartor_hls_padding/components.cpp:1101) automatically.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:1344) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv_last_output.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_96_96_1x1.V'  in dimension 1 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_96_4x4_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_2_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'weights_48_48_1x1.V'  in dimension 1 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_48_8x8_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_1_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 24.
INFO: [XFORM 203-101] Partitioning array 'weights_24_24_1x1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_24_16x16_p.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_0_DownsampleUnit__conv1r_output_p.V'  in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7.0' (acceleartor_hls_padding/components.cpp:1344) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'avgpool' into 'ShuffleNetV2' (acceleartor_hls_padding/shufflenet.cpp:1292) automatically.
INFO: [HLS 200-100] Command         transform returned 0; 14.979 sec.
INFO: [HLS 200-0] Presyn 2...
INFO: [HLS 200-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.1.tmp.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-100] Command         transform returned 0; 17.136 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.2 C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.2 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.2.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.118 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 282.809 ; gain = 233.227
INFO: [HLS 200-0] Building ssdm...
INFO: [HLS 200-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -validate-dataflow -cdfg-build C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.2.bc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:979:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:978:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (acceleartor_hls_padding/components.cpp:1049:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (acceleartor_hls_padding/components.cpp:1048:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:650:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:649:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:724:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:723:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:1082:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:1081:16) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:1128:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:1127:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:162:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:161:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:231:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:230:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:552:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:551:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6.1' (acceleartor_hls_padding/components.cpp:628:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (acceleartor_hls_padding/components.cpp:627:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:254:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:253:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:312:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:311:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:1357:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (acceleartor_hls_padding/components.cpp:1364:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (acceleartor_hls_padding/components.cpp:1363:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:1399:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:1398:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (acceleartor_hls_padding/components.cpp:44:8) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:43:7) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:42:6) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (acceleartor_hls_padding/components.cpp:54:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (acceleartor_hls_padding/components.cpp:53:9) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:79:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:78:9) in function 'conv1_p'.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:786:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:1189:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:372:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid.1.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:102:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:106:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 10 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:110:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'DATA_INPUT_OUTPUT' (acceleartor_hls_padding/shufflenet.cpp:118:8).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:131:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:135:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:146:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:149:6).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:158:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:161:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:175:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:187:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:190:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:217:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:220:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:230:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:233:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:242:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:280:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:283:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:293:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:296:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:303:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:306:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:336:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:349:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:352:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:360:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:363:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'weight.V' (acceleartor_hls_padding/components.cpp:1432:11).
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'output.V' (acceleartor_hls_padding/components.cpp:1436:3).
INFO: [HLS 200-100] Command         transform returned 0; 66.612 sec.
INFO: [HLS 200-100] Execute         disassemble C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.3 C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.3 
INFO: [HLS 200-100] Execute           is_encrypted C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.o.3.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.107 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 988.719 ; gain = 939.137
INFO: [HLS 200-0] Finish building internal data model.
INFO: [HLS 200-100] Command       opt_and_import_c returned 0; 101.519 sec.
INFO: [HLS 200-100] Command     elaborate returned 0; 116.659 sec.
INFO: [HLS 200-100] Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
INFO: [HLS 200-100] Execute       ap_set_top_model ShuffleNetV2 
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-100] Command       ap_set_top_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       get_model_list ShuffleNetV2 -filter all-wo-channel -topdown 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model ShuffleNetV2 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model fc 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model conv_last 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_96_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_96_r_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_96_l_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_48_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_48_r_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_48_l_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_24_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_24_r_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model shuffle_24_l_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model MUL_DP 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model conv1_p 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_model_list ShuffleNetV2 -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0.001 sec.
INFO: [HLS 200-0] Model list for configure: conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-0] Configuring Module : conv1_p ...
INFO: [HLS 200-100] Execute       set_default_model conv1_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit conv1_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : MUL_DP ...
INFO: [HLS 200-100] Execute       set_default_model MUL_DP 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit MUL_DP 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_32_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_32_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_32_strid.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_16_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_16_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_24_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_24_l_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_32_strid ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_24_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_24_r_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_16_no_re ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_24_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_24_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_16p_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_16_strid.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_8_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_8_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_48_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_48_l_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_16_strid ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_48_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_48_r_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_8_no_rel ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_48_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_48_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_8p_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_8_stride ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_1x1_4_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_1x1_4_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_96_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_96_l_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_8_stride.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_96_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_96_r_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : subconv_3x3_4_no_rel ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : shuffle_96_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit shuffle_96_p 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : conv_last ...
INFO: [HLS 200-100] Execute       set_default_model conv_last 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit conv_last 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : fc ...
INFO: [HLS 200-100] Execute       set_default_model fc 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit fc 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : ShuffleNetV2 ...
INFO: [HLS 200-100] Execute       set_default_model ShuffleNetV2 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit ShuffleNetV2 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0.002 sec.
INFO: [HLS 200-0] Model list for preprocess: conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-0] Preprocessing Module: conv1_p ...
INFO: [HLS 200-100] Execute       set_default_model conv1_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model conv1_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess conv1_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: MUL_DP ...
INFO: [HLS 200-100] Execute       set_default_model MUL_DP 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model MUL_DP 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess MUL_DP 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_32_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_32_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_32_strid.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_16_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_16_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_24_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_24_l_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_32_strid ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_24_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_24_r_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_16_no_re ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_24_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_24_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_16p_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_16_strid.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_8_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_8_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_48_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_48_l_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_16_strid ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_48_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_48_r_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_8_no_rel ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_48_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_48_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_8p_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_8_stride ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_1x1_4_p ...
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.013 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_4_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_96_l_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_96_l_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_8_stride.1 ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_96_r_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_96_r_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: subconv_3x3_4_no_rel ...
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: shuffle_96_p ...
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model shuffle_96_p 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: conv_last ...
INFO: [HLS 200-100] Execute       set_default_model conv_last 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model conv_last 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess conv_last 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: fc ...
INFO: [HLS 200-100] Execute       set_default_model fc 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model fc 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess fc 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: ShuffleNetV2 ...
INFO: [HLS 200-100] Execute       set_default_model ShuffleNetV2 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model ShuffleNetV2 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.4 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess ShuffleNetV2 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-0] Model list for synthesis: conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model conv1_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model conv1_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:83) of constant 0 on array 'output_V' and 'load' operation ('output_V_load', acceleartor_hls_padding/components.cpp:82) on array 'output_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_28', acceleartor_hls_padding/components.cpp:70) (3.36 ns)
	'add' operation ('tmp_29', acceleartor_hls_padding/components.cpp:70) (3.02 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:70) of variable 'tmp_29', acceleartor_hls_padding/components.cpp:70 on array 'output_V' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 118.097 seconds; current allocated memory: 889.528 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.173 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.162 sec.
INFO: [HLS 200-0] Finish scheduling conv1_p.
INFO: [HLS 200-100] Execute       set_default_model conv1_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model conv1_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=conv1_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.044 sec.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 890.461 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.218 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.16 sec.
INFO: [HLS 200-0] Finish binding conv1_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MUL_DP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model MUL_DP 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model MUL_DP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MUL_DP'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.016 sec.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 890.669 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.013 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.018 sec.
INFO: [HLS 200-0] Finish scheduling MUL_DP.
INFO: [HLS 200-100] Execute       set_default_model MUL_DP 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model MUL_DP 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=MUL_DP
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.002 sec.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 890.751 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.016 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.013 sec.
INFO: [HLS 200-0] Finish binding MUL_DP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_32_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 892.320 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.303 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.343 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_32_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_32_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_32_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_32_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.075 sec.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 893.826 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.42 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.343 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_32_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_32_strid.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.066 sec.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 894.338 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.081 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.091 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_32_strid.1.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_32_strid.1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_32_strid.1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.014 sec.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 894.834 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.107 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.108 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_32_strid.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_16_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.263 sec.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 896.403 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.3 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.336 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_16_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_16_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_16_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.077 sec.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 897.871 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.425 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.345 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_16_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_24_l_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.041 sec.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 898.290 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.061 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.068 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_24_l_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_24_l_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_24_l_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.011 sec.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 898.644 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.074 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.071 sec.
INFO: [HLS 200-0] Finish binding shuffle_24_l_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_32_strid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.059 sec.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 898.960 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.056 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.057 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_32_strid.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_32_strid 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_32_strid
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.009 sec.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 899.238 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.06 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_32_strid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_24_r_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.041 sec.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 899.580 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.062 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.067 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_24_r_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_24_r_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_24_r_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 899.934 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.074 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.071 sec.
INFO: [HLS 200-0] Finish binding shuffle_24_r_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_16_no_re 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.071 sec.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 900.360 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.079 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.089 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_16_no_re.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_16_no_re 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_16_no_re
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.015 sec.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 900.812 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.108 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.1 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_16_no_re.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_24_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.053 sec.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 901.192 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.072 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.077 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_24_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_24_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_24_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_24_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.013 sec.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 901.594 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.087 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.081 sec.
INFO: [HLS 200-0] Finish binding shuffle_24_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_16p_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.509 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 904.427 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.583 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.577 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_16p_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_16p_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_16p_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 2.032 seconds; current allocated memory: 907.004 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.718 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.609 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_16p_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_16_strid.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.078 sec.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 907.647 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.093 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.098 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_16_strid.1.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_16_strid.1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_16_strid.1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 908.148 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.114 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.109 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_16_strid.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_8_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.408 sec.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 910.392 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.466 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.511 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_8_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_8_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_8_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 912.689 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.678 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.523 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_8_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_48_l_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.049 sec.
INFO: [HLS 200-111]  Elapsed time: 1.378 seconds; current allocated memory: 913.247 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.077 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.079 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_48_l_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_48_l_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_48_l_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.012 sec.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 913.653 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.089 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.084 sec.
INFO: [HLS 200-0] Finish binding shuffle_48_l_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_16_strid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.055 sec.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 914.025 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.052 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.064 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_16_strid.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_16_strid 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_16_strid
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.009 sec.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 914.305 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.069 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.06 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_16_strid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_48_r_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.047 sec.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 914.727 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.074 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.081 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_48_r_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_48_r_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_48_r_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.012 sec.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 915.131 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.093 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.095 sec.
INFO: [HLS 200-0] Finish binding shuffle_48_r_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_8_no_rel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.074 sec.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 915.606 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.089 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.098 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_8_no_rel.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_8_no_rel 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_8_no_rel
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.015 sec.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 916.104 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.114 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.104 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_8_no_rel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_48_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.06 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 916.564 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.084 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.09 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_48_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_48_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_48_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_48_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.014 sec.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 917.015 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.102 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.095 sec.
INFO: [HLS 200-0] Finish binding shuffle_48_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_8p_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.774 sec.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 920.963 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.854 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.895 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_8p_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_8p_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_8p_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.236 sec.
INFO: [HLS 200-111]  Elapsed time: 2.127 seconds; current allocated memory: 925.127 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.09 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.935 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_8p_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_8_stride 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.079 sec.
INFO: [HLS 200-111]  Elapsed time: 2.242 seconds; current allocated memory: 925.787 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.093 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.109 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_8_stride.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_8_stride 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_8_stride
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 926.296 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.124 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.105 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_8_stride.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_1x1_4_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.768 sec.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 929.785 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.783 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.829 sec.
INFO: [HLS 200-0] Finish scheduling subconv_1x1_4_p.
INFO: [HLS 200-100] Execute       set_default_model subconv_1x1_4_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_1x1_4_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_1x1_4_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.229 sec.
INFO: [HLS 200-111]  Elapsed time: 1.988 seconds; current allocated memory: 933.712 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.074 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.877 sec.
INFO: [HLS 200-0] Finish binding subconv_1x1_4_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_96_l_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.053 sec.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 934.312 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.075 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.082 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_96_l_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_l_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_96_l_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_96_l_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.013 sec.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 934.719 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.09 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.087 sec.
INFO: [HLS 200-0] Finish binding shuffle_96_l_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_8_stride.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.06 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 935.033 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.054 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.057 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_8_stride.1.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_8_stride.1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_8_stride.1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.009 sec.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 935.308 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.071 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.062 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_8_stride.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_96_r_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.051 sec.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 935.720 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.076 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.081 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_96_r_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_r_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_96_r_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_96_r_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.013 sec.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 936.126 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.094 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.086 sec.
INFO: [HLS 200-0] Finish binding shuffle_96_r_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model subconv_3x3_4_no_rel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.081 sec.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 936.602 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.092 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.098 sec.
INFO: [HLS 200-0] Finish scheduling subconv_3x3_4_no_rel.
INFO: [HLS 200-100] Execute       set_default_model subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model subconv_3x3_4_no_rel 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=subconv_3x3_4_no_rel
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.018 sec.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 937.148 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.118 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.104 sec.
INFO: [HLS 200-0] Finish binding subconv_3x3_4_no_rel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model shuffle_96_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.064 sec.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 937.597 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.084 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.094 sec.
INFO: [HLS 200-0] Finish scheduling shuffle_96_p.
INFO: [HLS 200-100] Execute       set_default_model shuffle_96_p 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model shuffle_96_p 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=shuffle_96_p
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.015 sec.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 938.051 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.117 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.096 sec.
INFO: [HLS 200-0] Finish binding shuffle_96_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model conv_last 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model conv_last 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:1404) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_4', acceleartor_hls_padding/components.cpp:1403) on array 'conv_last_output_V_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_s', acceleartor_hls_padding/components.cpp:1391) (3.36 ns)
	'add' operation ('tmp_53', acceleartor_hls_padding/components.cpp:1391) (3.02 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:1391) of variable 'tmp_53', acceleartor_hls_padding/components.cpp:1391 on array 'conv_last_output_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 939.169 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.205 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.2 sec.
INFO: [HLS 200-0] Finish scheduling conv_last.
INFO: [HLS 200-100] Execute       set_default_model conv_last 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model conv_last 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=conv_last
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.049 sec.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 940.105 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.244 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.206 sec.
INFO: [HLS 200-0] Finish binding conv_last.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model fc 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model fc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 0.019 sec.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 940.409 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.029 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.032 sec.
INFO: [HLS 200-0] Finish scheduling fc.
INFO: [HLS 200-100] Execute       set_default_model fc 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model fc 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=fc
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 0.004 sec.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 940.585 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.033 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.032 sec.
INFO: [HLS 200-0] Finish binding fc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model ShuffleNetV2 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       schedule -model ShuffleNetV2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 9.825 sec.
INFO: [HLS 200-111]  Elapsed time: 10.06 seconds; current allocated memory: 974.115 MB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 7.292 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 6.026 sec.
INFO: [HLS 200-0] Finish scheduling ShuffleNetV2.
INFO: [HLS 200-100] Execute       set_default_model ShuffleNetV2 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       bind -model ShuffleNetV2 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=ShuffleNetV2
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 12.972 sec.
INFO: [HLS 200-111]  Elapsed time: 26.488 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-100] Execute       report -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 9.877 sec.
INFO: [HLS 200-100] Execute       db_write -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 6.386 sec.
INFO: [HLS 200-0] Finish binding ShuffleNetV2.
INFO: [HLS 200-100] Execute       get_model_list ShuffleNetV2 -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
INFO: [HLS 200-100] Execute       rtl_gen_preprocess conv1_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess MUL_DP 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_32_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_32_strid.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_16_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_24_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_strid.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_8_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_48_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_1x1_4_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_l_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_8_stride.1 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_r_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess shuffle_96_p 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess conv_last 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess fc 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess ShuffleNetV2 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-0] Model list for RTL generation: conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model conv1_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_V' to 'conv1_p_weight_tebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mac_muladd_8s_8s_8ns_8_1' to 'ShuffleNetV2_mac_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.045 sec.
INFO: [HLS 200-111]  Elapsed time: 16.521 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv1_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/conv1_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv1_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/conv1_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv1_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/conv1_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_tb_info conv1_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       report -model conv1_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/conv1_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       report -model conv1_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/conv1_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       report -model conv1_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.25 sec.
INFO: [HLS 200-100] Execute       db_write -model conv1_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.201 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_DP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model MUL_DP -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_8s_26s_33_2' to 'ShuffleNetV2_mul_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_DP'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.01 sec.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl MUL_DP -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/MUL_DP -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl MUL_DP -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/MUL_DP 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute       gen_rtl MUL_DP -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/MUL_DP 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute       gen_tb_info MUL_DP -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       report -model MUL_DP -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/MUL_DP_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       report -model MUL_DP -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/MUL_DP_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       report -model MUL_DP -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       db_write -model MUL_DP -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.015 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_32_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_245_8_1' to 'ShuffleNetV2_mux_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.099 sec.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_32_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_32_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_32_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_32_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_32_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_32_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_32_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_32_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_32_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.039 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_32_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_32_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.033 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_32_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.507 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_32_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.427 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_32_strid.1 -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.023 sec.
INFO: [HLS 200-111]  Elapsed time: 1.959 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_32_strid_1 -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid.1 -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_32_strid_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid.1 -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_32_strid_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_32_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1 -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_32_strid_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_32_strid_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.116 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_32_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.106 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_16_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.098 sec.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_16_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_16_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_16_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_16_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.036 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_16_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_16_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.035 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.467 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_16_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.4 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_24_l_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 1.967 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_l_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_24_l_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_l_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_24_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_l_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_24_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_24_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_l_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_l_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.081 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_24_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.077 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_32_strid -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_32_strid -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_32_strid -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_32_strid 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_32_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_32_strid_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_32_strid_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_32_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.083 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_32_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.07 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_24_r_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.018 sec.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_r_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_24_r_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_r_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_24_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_r_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_24_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_24_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_r_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_r_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_24_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.094 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_16_no_re -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.022 sec.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_no_re -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_16_no_re -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_no_re -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_no_re -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_16_no_re 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_16_no_re -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_no_re -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_no_re_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_no_re -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_no_re_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_no_re -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.114 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_16_no_re -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.119 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_24_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.019 sec.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_24_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_24_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_24_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_24_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_24_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_24_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_24_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.099 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_24_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.112 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_16p_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_6ns_6ns_6_10' to 'ShuffleNetV2_uremfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_2432_8_1' to 'ShuffleNetV2_mux_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16p_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_16p_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16p_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_16p_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_16p_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_16p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.063 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_16p_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.073 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_16p_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.062 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_16p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.81 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_16p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.71 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_16_strid.1 -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.024 sec.
INFO: [HLS 200-111]  Elapsed time: 3.175 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_16_strid_1 -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid.1 -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_16_strid_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid.1 -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_16_strid_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_16_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1 -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_strid_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.012 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_strid_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.128 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_16_strid.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.114 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_8_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremfYi' is changed to 'ShuffleNetV2_uremfYi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.198 sec.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_8_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_8_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_8_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_8_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.046 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_8_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.053 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_8_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.045 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.733 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_8_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.577 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_48_l_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_6ns_6ns_6_10_seq' to 'ShuffleNetV2_uremhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_248_8_1' to 'ShuffleNetV2_mux_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.022 sec.
INFO: [HLS 200-111]  Elapsed time: 2.722 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_l_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_48_l_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_l_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_48_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_l_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_48_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_48_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_l_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_l_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.094 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_48_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.091 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_16_strid -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_16_strid -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_16_strid -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_16_strid 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_16_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_strid_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_16_strid_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_16_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_16_strid -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.07 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_48_r_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremhbi' is changed to 'ShuffleNetV2_uremhbi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_ibs' is changed to 'ShuffleNetV2_mux_ibs_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.023 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_r_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_48_r_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_r_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_48_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_r_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_48_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_48_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_r_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_r_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.108 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_48_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.098 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_8_no_rel -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.025 sec.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_no_rel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_8_no_rel -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_no_rel -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_no_rel -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_8_no_rel 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_8_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_no_rel_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_no_rel_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.123 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_8_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.114 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_48_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremhbi' is changed to 'ShuffleNetV2_uremhbi_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_ibs' is changed to 'ShuffleNetV2_mux_ibs_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.023 sec.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_48_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_48_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_48_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_48_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_48_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_48_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_48_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.111 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_48_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.104 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_8p_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_6_11' to 'ShuffleNetV2_uremjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_7_11' to 'ShuffleNetV2_uremkbM' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8p_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_8p_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.015 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8p_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_8p_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_8p_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_8p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.086 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_8p_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.097 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_8p_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.086 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_8p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.215 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_8p_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 1.052 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_8_stride -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.025 sec.
INFO: [HLS 200-111]  Elapsed time: 4.625 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_8_stride -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_8_stride 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_8_stride -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_stride_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.012 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_stride_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.131 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_8_stride -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.118 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_1x1_4_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremjbC' is changed to 'ShuffleNetV2_uremjbC_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremkbM' is changed to 'ShuffleNetV2_uremkbM_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.229 sec.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_4_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_1x1_4_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.015 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_4_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_1x1_4_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_1x1_4_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_1x1_4_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.012 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_1x1_4_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.084 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_4_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_4_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.094 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_4_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_1x1_4_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.083 sec.
INFO: [HLS 200-100] Execute       report -model subconv_1x1_4_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.203 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_1x1_4_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.969 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_96_l_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_7ns_6ns_7_11_seq' to 'ShuffleNetV2_uremlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_249_8_1' to 'ShuffleNetV2_mux_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.022 sec.
INFO: [HLS 200-111]  Elapsed time: 4.391 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_l_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_96_l_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_l_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_96_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_l_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_96_l_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_96_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_l_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_l_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.099 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_96_l_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.092 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_8_stride.1 -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.017 sec.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_8_stride_1 -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride.1 -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_8_stride_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_8_stride.1 -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_8_stride_1 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_8_stride.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1 -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_stride_1_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_8_stride_1_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_8_stride.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.094 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_8_stride.1 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.082 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_96_r_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremlbW' is changed to 'ShuffleNetV2_uremlbW_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_mb6' is changed to 'ShuffleNetV2_mux_mb6_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.023 sec.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_r_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_96_r_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_r_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_96_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_r_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_96_r_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_96_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_r_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_r_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.102 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_96_r_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model subconv_3x3_4_no_rel -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.025 sec.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_4_no_rel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/subconv_3x3_4_no_rel -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_4_no_rel -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl subconv_3x3_4_no_rel -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/subconv_3x3_4_no_rel 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_tb_info subconv_3x3_4_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_4_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_4_no_rel_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.012 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_4_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/subconv_3x3_4_no_rel_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       report -model subconv_3x3_4_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.141 sec.
INFO: [HLS 200-100] Execute       db_write -model subconv_3x3_4_no_rel -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.139 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model shuffle_96_p -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremlbW' is changed to 'ShuffleNetV2_uremlbW_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_mb6' is changed to 'ShuffleNetV2_mux_mb6_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.025 sec.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/shuffle_96_p -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_p -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/shuffle_96_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl shuffle_96_p -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/shuffle_96_p 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info shuffle_96_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_p_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/shuffle_96_p_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.007 sec.
INFO: [HLS 200-100] Execute       report -model shuffle_96_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.114 sec.
INFO: [HLS 200-100] Execute       db_write -model shuffle_96_p -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.118 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model conv_last -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_0_0_0' to 'conv_last_weight_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_1_0_0' to 'conv_last_weight_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_2_0_0' to 'conv_last_weight_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_3_0_0' to 'conv_last_weight_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_4_0_0' to 'conv_last_weight_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_5_0_0' to 'conv_last_weight_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_6_0_0' to 'conv_last_weight_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_7_0_0' to 'conv_last_weight_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_83_8_1' to 'ShuffleNetV2_mux_vdy' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.063 sec.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv_last -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/conv_last -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv_last -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/conv_last 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_rtl conv_last -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/conv_last 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.004 sec.
INFO: [HLS 200-100] Execute       gen_tb_info conv_last -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.031 sec.
INFO: [HLS 200-100] Execute       report -model conv_last -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/conv_last_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.034 sec.
INFO: [HLS 200-100] Execute       report -model conv_last -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/conv_last_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       report -model conv_last -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.302 sec.
INFO: [HLS 200-100] Execute       db_write -model conv_last -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.242 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model fc -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mac_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 0.015 sec.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl fc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/fc -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl fc -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/fc 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_rtl fc -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/fc 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       gen_tb_info fc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.005 sec.
INFO: [HLS 200-100] Execute       report -model fc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/fc_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute       report -model fc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/fc_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute       report -model fc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.058 sec.
INFO: [HLS 200-100] Execute       db_write -model fc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.036 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model ShuffleNetV2 -vendor xilinx -mg_file C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_INPUT_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_OTHER_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/p3X3_1X1_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias_V' to 'ShuffleNetV2_convwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias_V' to 'ShuffleNetV2_convxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias_V' to 'ShuffleNetV2_fc_byd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p_V' to 'ShuffleNetV2_imagzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V' to 'ShuffleNetV2_convAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24_V' to 'ShuffleNetV2_biasBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_23' to 'ShuffleNetV2_ShufCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_19' to 'ShuffleNetV2_ShufDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_22' to 'ShuffleNetV2_ShufEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_18' to 'ShuffleNetV2_ShufFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_11' to 'ShuffleNetV2_ShufGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_17' to 'ShuffleNetV2_ShufHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_6' to 'ShuffleNetV2_ShufIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_16' to 'ShuffleNetV2_ShufJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_5' to 'ShuffleNetV2_ShufKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_15' to 'ShuffleNetV2_ShufLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_4' to 'ShuffleNetV2_ShufMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_14' to 'ShuffleNetV2_ShufNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_3' to 'ShuffleNetV2_ShufOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_13' to 'ShuffleNetV2_ShufPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_2' to 'ShuffleNetV2_ShufQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_12' to 'ShuffleNetV2_ShufRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_1' to 'ShuffleNetV2_ShufShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_10' to 'ShuffleNetV2_ShufThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShufUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_9' to 'ShuffleNetV2_ShufVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_21' to 'ShuffleNetV2_ShufWhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_8' to 'ShuffleNetV2_ShufXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_20' to 'ShuffleNetV2_ShufYie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_7' to 'ShuffleNetV2_ShufZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_s' to 'ShuffleNetV2_weig0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_1' to 'ShuffleNetV2_weig1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_2' to 'ShuffleNetV2_weig2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_3' to 'ShuffleNetV2_weig3i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_4' to 'ShuffleNetV2_weig4jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_5' to 'ShuffleNetV2_weig5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_6' to 'ShuffleNetV2_weig6jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_7' to 'ShuffleNetV2_weig7jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_8' to 'ShuffleNetV2_weig8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_9' to 'ShuffleNetV2_weig9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_10' to 'ShuffleNetV2_weigbak' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_11' to 'ShuffleNetV2_weigbbk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_12' to 'ShuffleNetV2_weigbck' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_13' to 'ShuffleNetV2_weigbdk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_14' to 'ShuffleNetV2_weigbek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_15' to 'ShuffleNetV2_weigbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_16' to 'ShuffleNetV2_weigbgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_17' to 'ShuffleNetV2_weigbhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_18' to 'ShuffleNetV2_weigbil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_19' to 'ShuffleNetV2_weigbjl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_20' to 'ShuffleNetV2_weigbkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_21' to 'ShuffleNetV2_weigbll' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_22' to 'ShuffleNetV2_weigbml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_23' to 'ShuffleNetV2_weigbnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3_V' to 'ShuffleNetV2_weigbom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffbpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_23' to 'ShuffleNetV2_buffbqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_19' to 'ShuffleNetV2_buffbrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_22' to 'ShuffleNetV2_buffbsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_18' to 'ShuffleNetV2_buffbtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_11' to 'ShuffleNetV2_buffbun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_17' to 'ShuffleNetV2_buffbvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_6' to 'ShuffleNetV2_buffbwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_16' to 'ShuffleNetV2_buffbxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_5' to 'ShuffleNetV2_buffbyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_15' to 'ShuffleNetV2_buffbzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_4' to 'ShuffleNetV2_buffbAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_14' to 'ShuffleNetV2_buffbBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_3' to 'ShuffleNetV2_buffbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_13' to 'ShuffleNetV2_buffbDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_2' to 'ShuffleNetV2_buffbEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_12' to 'ShuffleNetV2_buffbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_1' to 'ShuffleNetV2_buffbGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_10' to 'ShuffleNetV2_buffbHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_buffbIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_9' to 'ShuffleNetV2_buffbJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_21' to 'ShuffleNetV2_buffbKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_8' to 'ShuffleNetV2_buffbLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_20' to 'ShuffleNetV2_buffbMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_7' to 'ShuffleNetV2_buffbNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_48x18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_48x18' to 'ShuffleNetV2_featbOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48_V' to 'ShuffleNetV2_biasbPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_23' to 'ShuffleNetV2_ShufbQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_22' to 'ShuffleNetV2_ShufbRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_11' to 'ShuffleNetV2_ShufbSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_6' to 'ShuffleNetV2_ShufbTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_5' to 'ShuffleNetV2_ShufbUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_4' to 'ShuffleNetV2_ShufbVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_3' to 'ShuffleNetV2_ShufbWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_2' to 'ShuffleNetV2_ShufbXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_1' to 'ShuffleNetV2_ShufbYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_ShufbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_21' to 'ShuffleNetV2_Shufb0s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_20' to 'ShuffleNetV2_Shufb1s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_19' to 'ShuffleNetV2_Shufb2s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_18' to 'ShuffleNetV2_Shufb3s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_17' to 'ShuffleNetV2_Shufb4t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_16' to 'ShuffleNetV2_Shufb5t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_15' to 'ShuffleNetV2_Shufb6t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_14' to 'ShuffleNetV2_Shufb7t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_13' to 'ShuffleNetV2_Shufb8t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_12' to 'ShuffleNetV2_Shufb9t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_10' to 'ShuffleNetV2_Shufcau' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_9' to 'ShuffleNetV2_Shufcbu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_8' to 'ShuffleNetV2_Shufccu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_7' to 'ShuffleNetV2_Shufcdu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_s' to 'ShuffleNetV2_weigceu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_1' to 'ShuffleNetV2_weigcfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_2' to 'ShuffleNetV2_weigcgu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_3' to 'ShuffleNetV2_weigchv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_4' to 'ShuffleNetV2_weigciv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_5' to 'ShuffleNetV2_weigcjv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_6' to 'ShuffleNetV2_weigckv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_7' to 'ShuffleNetV2_weigclv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_8' to 'ShuffleNetV2_weigcmv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_9' to 'ShuffleNetV2_weigcnw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_10' to 'ShuffleNetV2_weigcow' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_11' to 'ShuffleNetV2_weigcpw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_12' to 'ShuffleNetV2_weigcqw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_13' to 'ShuffleNetV2_weigcrw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_14' to 'ShuffleNetV2_weigcsw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_15' to 'ShuffleNetV2_weigctx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_16' to 'ShuffleNetV2_weigcux' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_17' to 'ShuffleNetV2_weigcvx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_18' to 'ShuffleNetV2_weigcwx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_19' to 'ShuffleNetV2_weigcxx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_20' to 'ShuffleNetV2_weigcyx' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_21' to 'ShuffleNetV2_weigczy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_22' to 'ShuffleNetV2_weigcAy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_23' to 'ShuffleNetV2_weigcBy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3_V' to 'ShuffleNetV2_weigcCy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p_V' to 'ShuffleNetV2_buffcDy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_24' to 'ShuffleNetV2_buffcEy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_1' to 'ShuffleNetV2_buffcFz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_2' to 'ShuffleNetV2_buffcGz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_3' to 'ShuffleNetV2_buffcHz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_4' to 'ShuffleNetV2_buffcIz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_5' to 'ShuffleNetV2_buffcJz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_6' to 'ShuffleNetV2_buffcKz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_7' to 'ShuffleNetV2_buffcLz' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_8' to 'ShuffleNetV2_buffcMA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_9' to 'ShuffleNetV2_buffcNA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_10' to 'ShuffleNetV2_buffcOA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_11' to 'ShuffleNetV2_buffcPA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_12' to 'ShuffleNetV2_buffcQA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_13' to 'ShuffleNetV2_buffcRA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_14' to 'ShuffleNetV2_buffcSB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_15' to 'ShuffleNetV2_buffcTB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_16' to 'ShuffleNetV2_buffcUB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_17' to 'ShuffleNetV2_buffcVB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_18' to 'ShuffleNetV2_buffcWB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_19' to 'ShuffleNetV2_buffcXB' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_20' to 'ShuffleNetV2_buffcYC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_21' to 'ShuffleNetV2_buffcZC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_22' to 'ShuffleNetV2_buffc0C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_23' to 'ShuffleNetV2_buffc1C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_96x10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_96x10' to 'ShuffleNetV2_featc2C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96_V' to 'ShuffleNetV2_biasc3C' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_23' to 'ShuffleNetV2_Shufc4D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_22' to 'ShuffleNetV2_Shufc5D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_11' to 'ShuffleNetV2_Shufc6D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_6' to 'ShuffleNetV2_Shufc7D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_5' to 'ShuffleNetV2_Shufc8D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_4' to 'ShuffleNetV2_Shufc9D' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_3' to 'ShuffleNetV2_ShufdaE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_2' to 'ShuffleNetV2_ShufdbE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_1' to 'ShuffleNetV2_ShufdcE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufddE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_21' to 'ShuffleNetV2_ShufdeE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_20' to 'ShuffleNetV2_ShufdfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_19' to 'ShuffleNetV2_ShufdgE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_18' to 'ShuffleNetV2_ShufdhF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_17' to 'ShuffleNetV2_ShufdiF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_16' to 'ShuffleNetV2_ShufdjF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_15' to 'ShuffleNetV2_ShufdkF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_14' to 'ShuffleNetV2_ShufdlF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_13' to 'ShuffleNetV2_ShufdmF' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_12' to 'ShuffleNetV2_ShufdnG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_10' to 'ShuffleNetV2_ShufdoG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_9' to 'ShuffleNetV2_ShufdpG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_8' to 'ShuffleNetV2_ShufdqG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_7' to 'ShuffleNetV2_ShufdrG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_s' to 'ShuffleNetV2_weigdsG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_1' to 'ShuffleNetV2_weigdtH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_2' to 'ShuffleNetV2_weigduH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_3' to 'ShuffleNetV2_weigdvH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_4' to 'ShuffleNetV2_weigdwH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_5' to 'ShuffleNetV2_weigdxH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_6' to 'ShuffleNetV2_weigdyH' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_7' to 'ShuffleNetV2_weigdzI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_8' to 'ShuffleNetV2_weigdAI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_9' to 'ShuffleNetV2_weigdBI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_10' to 'ShuffleNetV2_weigdCI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_11' to 'ShuffleNetV2_weigdDI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_12' to 'ShuffleNetV2_weigdEI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_13' to 'ShuffleNetV2_weigdFJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_14' to 'ShuffleNetV2_weigdGJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_15' to 'ShuffleNetV2_weigdHJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_16' to 'ShuffleNetV2_weigdIJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_17' to 'ShuffleNetV2_weigdJJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_18' to 'ShuffleNetV2_weigdKJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_19' to 'ShuffleNetV2_weigdLJ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_20' to 'ShuffleNetV2_weigdMK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_21' to 'ShuffleNetV2_weigdNK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_22' to 'ShuffleNetV2_weigdOK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_23' to 'ShuffleNetV2_weigdPK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3_V' to 'ShuffleNetV2_weigdQK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p_V' to 'ShuffleNetV2_buffdRK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_24' to 'ShuffleNetV2_buffdSL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_1' to 'ShuffleNetV2_buffdTL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_2' to 'ShuffleNetV2_buffdUL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_3' to 'ShuffleNetV2_buffdVL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_4' to 'ShuffleNetV2_buffdWL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_5' to 'ShuffleNetV2_buffdXL' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_6' to 'ShuffleNetV2_buffdYM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_7' to 'ShuffleNetV2_buffdZM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_8' to 'ShuffleNetV2_buffd0M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_9' to 'ShuffleNetV2_buffd1M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_10' to 'ShuffleNetV2_buffd2M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_11' to 'ShuffleNetV2_buffd3M' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_12' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_12' to 'ShuffleNetV2_buffd4N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_13' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_13' to 'ShuffleNetV2_buffd5N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_14' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_14' to 'ShuffleNetV2_buffd6N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_15' to 'ShuffleNetV2_buffd7N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_16' to 'ShuffleNetV2_buffd8N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_17' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_17' to 'ShuffleNetV2_buffd9N' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_18' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_18' to 'ShuffleNetV2_buffeaO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_19' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_19' to 'ShuffleNetV2_buffebO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_20' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_20' to 'ShuffleNetV2_buffecO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_21' to 'ShuffleNetV2_buffedO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_22' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_22' to 'ShuffleNetV2_buffeeO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_23' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_23' to 'ShuffleNetV2_buffefO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'feature_buffer_192x6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_feature_buffer_192x6' to 'ShuffleNetV2_feategO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufehP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_0' to 'ShuffleNetV2_conveiP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_1' to 'ShuffleNetV2_convejP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_2' to 'ShuffleNetV2_convekP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_3' to 'ShuffleNetV2_convelP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_4' to 'ShuffleNetV2_convemP' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_5' to 'ShuffleNetV2_convenQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_6' to 'ShuffleNetV2_conveoQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_7' to 'ShuffleNetV2_convepQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output_V' to 'ShuffleNetV2_avgpeqQ' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'conv1_weight_V', 'shuffle_conv_3x3_V', 'shuffle_conv_1x1_V', 'conv_last_weight_V', 'fc_weight_V', 'bias_V' and 'fc_output_V' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_9ns_6ns_6_13_seq' to 'ShuffleNetV2_uremerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_urem_10ns_6ns_6_14_seq' to 'ShuffleNetV2_uremesQ' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_vdy' is changed to 'ShuffleNetV2_mux_vdy_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_mul_12ns_10ns_22_1' to 'ShuffleNetV2_mul_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mul_mul_13ns_11ns_24_1' to 'ShuffleNetV2_mul_euR' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_etR': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mul_euR': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremerQ': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_uremesQ': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 45.473 sec.
INFO: [HLS 200-111]  Elapsed time: 45.917 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       gen_rtl ShuffleNetV2 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/systemc/ShuffleNetV2 -synmodules conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.4 sec.
INFO: [HLS 200-100] Execute       gen_rtl ShuffleNetV2 -istop -style xilinx -f -lang vhdl -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/vhdl/ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 1.756 sec.
INFO: [HLS 200-100] Execute       gen_rtl ShuffleNetV2 -istop -style xilinx -f -lang vlog -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/verilog/ShuffleNetV2 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 1.012 sec.
INFO: [HLS 200-100] Execute       export_constraint_db -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.constraint.tcl -f -tool general 
INFO: [HLS 200-100] Command       export_constraint_db returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       report -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.design.xml -verbose -f -dv 
INFO: [HLS 200-100] Command       report returned 0; 2.453 sec.
INFO: [HLS 200-100] Execute       report -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.sdaccel.xml -verbose -f -sdaccel 
INFO: [HLS 200-100] Command       report returned 0; 2.322 sec.
INFO: [HLS 200-100] Execute       gen_tb_info ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2 -p C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0.025 sec.
INFO: [HLS 200-100] Execute       report -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/ShuffleNetV2_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0.773 sec.
INFO: [HLS 200-100] Execute       report -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/syn/report/ShuffleNetV2_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0.696 sec.
INFO: [HLS 200-100] Execute       report -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 10.637 sec.
INFO: [HLS 200-100] Execute       db_write -model ShuffleNetV2 -o C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 7.184 sec.
INFO: [HLS 200-100] Execute       sc_get_clocks ShuffleNetV2 
INFO: [HLS 200-100] Command       sc_get_clocks returned 0; 0 sec.
INFO: [HLS 200-100] Execute       sc_get_portdomain ShuffleNetV2 
INFO: [HLS 200-100] Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid.1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid.1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride.1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-0] Handling components in module [conv1_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_mac_cud.
INFO: [HLS 200-0] Append model ShuffleNetV2_mac_cud
INFO: [HLS 200-0] Found component conv1_p_weight_tebkb.
INFO: [HLS 200-0] Append model conv1_p_weight_tebkb
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [MUL_DP] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_mul_dEe.
INFO: [HLS 200-0] Append model ShuffleNetV2_mul_dEe
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_32_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_mux_eOg.
INFO: [HLS 200-0] Append model ShuffleNetV2_mux_eOg
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_32_strid_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_16_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_24_l_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_32_strid] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_24_r_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_16_no_re] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_24_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_16p_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_uremfYi.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremfYi
INFO: [HLS 200-0] Found component ShuffleNetV2_mux_g8j.
INFO: [HLS 200-0] Append model ShuffleNetV2_mux_g8j
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_16_strid_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_8_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_48_l_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_uremhbi.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremhbi
INFO: [HLS 200-0] Found component ShuffleNetV2_mux_ibs.
INFO: [HLS 200-0] Append model ShuffleNetV2_mux_ibs
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_16_strid] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_48_r_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_8_no_rel] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_48_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_8p_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_uremjbC.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremjbC
INFO: [HLS 200-0] Found component ShuffleNetV2_uremkbM.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremkbM
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_8_stride] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_1x1_4_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_96_l_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_uremlbW.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremlbW
INFO: [HLS 200-0] Found component ShuffleNetV2_mux_mb6.
INFO: [HLS 200-0] Append model ShuffleNetV2_mux_mb6
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_8_stride_1] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_96_r_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [subconv_3x3_4_no_rel] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [shuffle_96_p] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [conv_last] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_mux_vdy.
INFO: [HLS 200-0] Append model ShuffleNetV2_mux_vdy
INFO: [HLS 200-0] Found component conv_last_weight_ncg.
INFO: [HLS 200-0] Append model conv_last_weight_ncg
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-0] Handling components in module [fc] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-0] Handling components in module [ShuffleNetV2] ... 
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.compgen.tcl 
INFO: [HLS 200-0] Found component ShuffleNetV2_uremerQ.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremerQ
INFO: [HLS 200-0] Found component ShuffleNetV2_uremesQ.
INFO: [HLS 200-0] Append model ShuffleNetV2_uremesQ
INFO: [HLS 200-0] Found component ShuffleNetV2_mul_etR.
INFO: [HLS 200-0] Append model ShuffleNetV2_mul_etR
INFO: [HLS 200-0] Found component ShuffleNetV2_mul_euR.
INFO: [HLS 200-0] Append model ShuffleNetV2_mul_euR
INFO: [HLS 200-0] Found component ShuffleNetV2_convwdI.
INFO: [HLS 200-0] Append model ShuffleNetV2_convwdI
INFO: [HLS 200-0] Found component ShuffleNetV2_convxdS.
INFO: [HLS 200-0] Append model ShuffleNetV2_convxdS
INFO: [HLS 200-0] Found component ShuffleNetV2_fc_byd2.
INFO: [HLS 200-0] Append model ShuffleNetV2_fc_byd2
INFO: [HLS 200-0] Found component ShuffleNetV2_imagzec.
INFO: [HLS 200-0] Append model ShuffleNetV2_imagzec
INFO: [HLS 200-0] Found component ShuffleNetV2_convAem.
INFO: [HLS 200-0] Append model ShuffleNetV2_convAem
INFO: [HLS 200-0] Found component ShuffleNetV2_ShufCeG.
INFO: [HLS 200-0] Append model ShuffleNetV2_ShufCeG
INFO: [HLS 200-0] Found component ShuffleNetV2_weigbom.
INFO: [HLS 200-0] Append model ShuffleNetV2_weigbom
INFO: [HLS 200-0] Found component ShuffleNetV2_buffbpm.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffbpm
INFO: [HLS 200-0] Found component ShuffleNetV2_buffbqm.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffbqm
INFO: [HLS 200-0] Found component ShuffleNetV2_featbOq.
INFO: [HLS 200-0] Append model ShuffleNetV2_featbOq
INFO: [HLS 200-0] Found component ShuffleNetV2_biasbPq.
INFO: [HLS 200-0] Append model ShuffleNetV2_biasbPq
INFO: [HLS 200-0] Found component ShuffleNetV2_ShufbQq.
INFO: [HLS 200-0] Append model ShuffleNetV2_ShufbQq
INFO: [HLS 200-0] Found component ShuffleNetV2_weigceu.
INFO: [HLS 200-0] Append model ShuffleNetV2_weigceu
INFO: [HLS 200-0] Found component ShuffleNetV2_weigcCy.
INFO: [HLS 200-0] Append model ShuffleNetV2_weigcCy
INFO: [HLS 200-0] Found component ShuffleNetV2_buffcDy.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffcDy
INFO: [HLS 200-0] Found component ShuffleNetV2_buffcEy.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffcEy
INFO: [HLS 200-0] Found component ShuffleNetV2_featc2C.
INFO: [HLS 200-0] Append model ShuffleNetV2_featc2C
INFO: [HLS 200-0] Found component ShuffleNetV2_biasc3C.
INFO: [HLS 200-0] Append model ShuffleNetV2_biasc3C
INFO: [HLS 200-0] Found component ShuffleNetV2_Shufc4D.
INFO: [HLS 200-0] Append model ShuffleNetV2_Shufc4D
INFO: [HLS 200-0] Found component ShuffleNetV2_weigdsG.
INFO: [HLS 200-0] Append model ShuffleNetV2_weigdsG
INFO: [HLS 200-0] Found component ShuffleNetV2_weigdQK.
INFO: [HLS 200-0] Append model ShuffleNetV2_weigdQK
INFO: [HLS 200-0] Found component ShuffleNetV2_buffdRK.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffdRK
INFO: [HLS 200-0] Found component ShuffleNetV2_buffdSL.
INFO: [HLS 200-0] Append model ShuffleNetV2_buffdSL
INFO: [HLS 200-0] Found component ShuffleNetV2_feategO.
INFO: [HLS 200-0] Append model ShuffleNetV2_feategO
INFO: [HLS 200-0] Found component ShuffleNetV2_shufehP.
INFO: [HLS 200-0] Append model ShuffleNetV2_shufehP
INFO: [HLS 200-0] Found component ShuffleNetV2_conveiP.
INFO: [HLS 200-0] Append model ShuffleNetV2_conveiP
INFO: [HLS 200-0] Found component ShuffleNetV2_CTL_s_axi.
INFO: [HLS 200-0] Append model ShuffleNetV2_CTL_s_axi
INFO: [HLS 200-0] Found component ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.
INFO: [HLS 200-0] Append model ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi
INFO: [HLS 200-0] Found component ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.
INFO: [HLS 200-0] Append model ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi
INFO: [HLS 200-0] Found component ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.
INFO: [HLS 200-0] Append model ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi
INFO: [HLS 200-0] Found component ShuffleNetV2_DATA_BIAS_m_axi.
INFO: [HLS 200-0] Append model ShuffleNetV2_DATA_BIAS_m_axi
INFO: [HLS 200-100] Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-0] Append model conv1_p
INFO: [HLS 200-0] Append model MUL_DP
INFO: [HLS 200-0] Append model subconv_1x1_32_p
INFO: [HLS 200-0] Append model subconv_3x3_32_strid_1
INFO: [HLS 200-0] Append model subconv_1x1_16_p
INFO: [HLS 200-0] Append model shuffle_24_l_p
INFO: [HLS 200-0] Append model subconv_3x3_32_strid
INFO: [HLS 200-0] Append model shuffle_24_r_p
INFO: [HLS 200-0] Append model subconv_3x3_16_no_re
INFO: [HLS 200-0] Append model shuffle_24_p
INFO: [HLS 200-0] Append model subconv_1x1_16p_p
INFO: [HLS 200-0] Append model subconv_3x3_16_strid_1
INFO: [HLS 200-0] Append model subconv_1x1_8_p
INFO: [HLS 200-0] Append model shuffle_48_l_p
INFO: [HLS 200-0] Append model subconv_3x3_16_strid
INFO: [HLS 200-0] Append model shuffle_48_r_p
INFO: [HLS 200-0] Append model subconv_3x3_8_no_rel
INFO: [HLS 200-0] Append model shuffle_48_p
INFO: [HLS 200-0] Append model subconv_1x1_8p_p
INFO: [HLS 200-0] Append model subconv_3x3_8_stride
INFO: [HLS 200-0] Append model subconv_1x1_4_p
INFO: [HLS 200-0] Append model shuffle_96_l_p
INFO: [HLS 200-0] Append model subconv_3x3_8_stride_1
INFO: [HLS 200-0] Append model shuffle_96_r_p
INFO: [HLS 200-0] Append model subconv_3x3_4_no_rel
INFO: [HLS 200-0] Append model shuffle_96_p
INFO: [HLS 200-0] Append model conv_last
INFO: [HLS 200-0] Append model fc
INFO: [HLS 200-0] Append model ShuffleNetV2
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: ShuffleNetV2_mac_cud conv1_p_weight_tebkb ShuffleNetV2_mul_dEe ShuffleNetV2_mux_eOg ShuffleNetV2_uremfYi ShuffleNetV2_mux_g8j ShuffleNetV2_uremhbi ShuffleNetV2_mux_ibs ShuffleNetV2_uremjbC ShuffleNetV2_uremkbM ShuffleNetV2_uremlbW ShuffleNetV2_mux_mb6 ShuffleNetV2_mux_vdy conv_last_weight_ncg ShuffleNetV2_uremerQ ShuffleNetV2_uremesQ ShuffleNetV2_mul_etR ShuffleNetV2_mul_euR ShuffleNetV2_convwdI ShuffleNetV2_convxdS ShuffleNetV2_fc_byd2 ShuffleNetV2_imagzec ShuffleNetV2_convAem ShuffleNetV2_ShufCeG ShuffleNetV2_weigbom ShuffleNetV2_buffbpm ShuffleNetV2_buffbqm ShuffleNetV2_featbOq ShuffleNetV2_biasbPq ShuffleNetV2_ShufbQq ShuffleNetV2_weigceu ShuffleNetV2_weigcCy ShuffleNetV2_buffcDy ShuffleNetV2_buffcEy ShuffleNetV2_featc2C ShuffleNetV2_biasc3C ShuffleNetV2_Shufc4D ShuffleNetV2_weigdsG ShuffleNetV2_weigdQK ShuffleNetV2_buffdRK ShuffleNetV2_buffdSL ShuffleNetV2_feategO ShuffleNetV2_shufehP ShuffleNetV2_conveiP ShuffleNetV2_CTL_s_axi ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi ShuffleNetV2_DATA_BIAS_m_axi conv1_p MUL_DP subconv_1x1_32_p subconv_3x3_32_strid_1 subconv_1x1_16_p shuffle_24_l_p subconv_3x3_32_strid shuffle_24_r_p subconv_3x3_16_no_re shuffle_24_p subconv_1x1_16p_p subconv_3x3_16_strid_1 subconv_1x1_8_p shuffle_48_l_p subconv_3x3_16_strid shuffle_48_r_p subconv_3x3_8_no_rel shuffle_48_p subconv_1x1_8p_p subconv_3x3_8_stride subconv_1x1_4_p shuffle_96_l_p subconv_3x3_8_stride_1 shuffle_96_r_p subconv_3x3_4_no_rel shuffle_96_p conv_last fc ShuffleNetV2
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mac_cud
INFO: [HLS 200-0] To file: write model conv1_p_weight_tebkb
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mul_dEe
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mux_eOg
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremfYi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mux_g8j
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremhbi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mux_ibs
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremjbC
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremkbM
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremlbW
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mux_mb6
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mux_vdy
INFO: [HLS 200-0] To file: write model conv_last_weight_ncg
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremerQ
INFO: [HLS 200-0] To file: write model ShuffleNetV2_uremesQ
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mul_etR
INFO: [HLS 200-0] To file: write model ShuffleNetV2_mul_euR
INFO: [HLS 200-0] To file: write model ShuffleNetV2_convwdI
INFO: [HLS 200-0] To file: write model ShuffleNetV2_convxdS
INFO: [HLS 200-0] To file: write model ShuffleNetV2_fc_byd2
INFO: [HLS 200-0] To file: write model ShuffleNetV2_imagzec
INFO: [HLS 200-0] To file: write model ShuffleNetV2_convAem
INFO: [HLS 200-0] To file: write model ShuffleNetV2_ShufCeG
INFO: [HLS 200-0] To file: write model ShuffleNetV2_weigbom
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffbpm
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffbqm
INFO: [HLS 200-0] To file: write model ShuffleNetV2_featbOq
INFO: [HLS 200-0] To file: write model ShuffleNetV2_biasbPq
INFO: [HLS 200-0] To file: write model ShuffleNetV2_ShufbQq
INFO: [HLS 200-0] To file: write model ShuffleNetV2_weigceu
INFO: [HLS 200-0] To file: write model ShuffleNetV2_weigcCy
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffcDy
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffcEy
INFO: [HLS 200-0] To file: write model ShuffleNetV2_featc2C
INFO: [HLS 200-0] To file: write model ShuffleNetV2_biasc3C
INFO: [HLS 200-0] To file: write model ShuffleNetV2_Shufc4D
INFO: [HLS 200-0] To file: write model ShuffleNetV2_weigdsG
INFO: [HLS 200-0] To file: write model ShuffleNetV2_weigdQK
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffdRK
INFO: [HLS 200-0] To file: write model ShuffleNetV2_buffdSL
INFO: [HLS 200-0] To file: write model ShuffleNetV2_feategO
INFO: [HLS 200-0] To file: write model ShuffleNetV2_shufehP
INFO: [HLS 200-0] To file: write model ShuffleNetV2_conveiP
INFO: [HLS 200-0] To file: write model ShuffleNetV2_CTL_s_axi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi
INFO: [HLS 200-0] To file: write model ShuffleNetV2_DATA_BIAS_m_axi
INFO: [HLS 200-0] To file: write model conv1_p
INFO: [HLS 200-0] To file: write model MUL_DP
INFO: [HLS 200-0] To file: write model subconv_1x1_32_p
INFO: [HLS 200-0] To file: write model subconv_3x3_32_strid_1
INFO: [HLS 200-0] To file: write model subconv_1x1_16_p
INFO: [HLS 200-0] To file: write model shuffle_24_l_p
INFO: [HLS 200-0] To file: write model subconv_3x3_32_strid
INFO: [HLS 200-0] To file: write model shuffle_24_r_p
INFO: [HLS 200-0] To file: write model subconv_3x3_16_no_re
INFO: [HLS 200-0] To file: write model shuffle_24_p
INFO: [HLS 200-0] To file: write model subconv_1x1_16p_p
INFO: [HLS 200-0] To file: write model subconv_3x3_16_strid_1
INFO: [HLS 200-0] To file: write model subconv_1x1_8_p
INFO: [HLS 200-0] To file: write model shuffle_48_l_p
INFO: [HLS 200-0] To file: write model subconv_3x3_16_strid
INFO: [HLS 200-0] To file: write model shuffle_48_r_p
INFO: [HLS 200-0] To file: write model subconv_3x3_8_no_rel
INFO: [HLS 200-0] To file: write model shuffle_48_p
INFO: [HLS 200-0] To file: write model subconv_1x1_8p_p
INFO: [HLS 200-0] To file: write model subconv_3x3_8_stride
INFO: [HLS 200-0] To file: write model subconv_1x1_4_p
INFO: [HLS 200-0] To file: write model shuffle_96_l_p
INFO: [HLS 200-0] To file: write model subconv_3x3_8_stride_1
INFO: [HLS 200-0] To file: write model shuffle_96_r_p
INFO: [HLS 200-0] To file: write model subconv_3x3_4_no_rel
INFO: [HLS 200-0] To file: write model shuffle_96_p
INFO: [HLS 200-0] To file: write model conv_last
INFO: [HLS 200-0] To file: write model fc
INFO: [HLS 200-0] To file: write model ShuffleNetV2
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
INFO: [HLS 200-100] Execute       export_ssdm C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/a.export.ll 
INFO: [HLS 200-100] Command       export_ssdm returned 0; 0.015 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute               source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.011 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.008 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.006 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.065 sec.
INFO: [HLS 200-100] Execute             source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.101 sec.
INFO: [HLS 200-100] Execute           source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.103 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.105 sec.
INFO: [HLS 200-100] Execute       source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source D:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv1_p.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv1_p_weight_tebkb_ram' using block RAMs.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.033 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/MUL_DP.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_mul_dEe_MulnS_0'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.022 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_32_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.009 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_l_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_32_strid.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_no_re.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_24_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_16p_p.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremfYi_div'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.032 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.002 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_l_p.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremhbi_div'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_16_strid.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_no_rel.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_48_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_8p_p.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremjbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremkbM_div'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.033 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_1x1_4_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_l_p.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremlbW_div'
INFO: [HLS 200-100] Command       ap_source returned 0; 0.027 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_8_stride_1.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_r_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.003 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/subconv_3x3_4_no_rel.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/shuffle_96_p.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/conv_last.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv_last_weight_ncg_ram' using block RAMs.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.021 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/fc.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Execute       source C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/.autopilot/db/ShuffleNetV2.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremerQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ShuffleNetV2_uremesQ_div'
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convwdI_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convxdS_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_byd2_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imagzec_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convAem_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufCeG_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbom_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbpm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbqm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_featbOq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasbPq_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufbQq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigceu_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigcCy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffcDy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffcEy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_featc2C_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasc3C_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_Shufc4D_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigdsG_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigdQK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffdRK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffdSL_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_feategO_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufehP_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_conveiP_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-100] Execute         source ./CTL.slave.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.001 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.664 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:39 ; elapsed = 00:05:28 . Memory (MB): peak = 1568.926 ; gain = 1519.344
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-100] Command     autosyn returned 0; 211.099 sec.
INFO: [HLS 200-100] Command   csynth_design returned 0; 327.759 sec.
INFO: [HLS 200-100] Command ap_source returned 0; 328.053 sec.
INFO: [HLS 200-100] Execute cleanup_all 
INFO: [HLS 200-100] Command cleanup_all returned 0; 0.351 sec.
