# FPGA-based_FM_Receiver
This is a FPGA based FM receiver, designed using Xilinx Vivado. It includes 12-bit ADC interfacing, 1024-point FFT, SPI protocol,  and peak detection module written in Verilog.

<p align="center">
<img width="800" src= "https://github.com/Awesama-T/FPGA-based_FM_Receiver/assets/121259619/cedddf7e-2962-4506-9c24-c3361beb5f9e">
</p>


