module pipeline_register #(parameter N = 32, parameter M = 32) (
  input clk,
  input reset,
  input logic [N-1:0] in,
  output logic [M-1:0] out
);

logic [N-1:0] stage_out;

always_ff @(posedge clk) begin
  if (reset) begin
    stage_out <= '0;
    out <= '0;
  end else begin
    stage_out <= in;
    out <= stage_out;
  end
end

endmodule
