// Seed: 3269584246
module module_0 (
    input tri1 id_0
);
  id_2 :
  assert property (@(id_0) id_0) id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5
);
  supply0 id_7, id_8, id_9;
  for (id_10 = 1; 1'b0; id_9 = 1 - {1, 1}) assign id_8 = id_7;
  module_0(
      id_5
  );
endmodule
