$date
	Wed Nov  2 16:39:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module my_module_tb $end
$var wire 1 ! l_c $end
$var reg 1 " l_a $end
$var reg 1 # l_b $end
$scope module m_dut $end
$var wire 1 " i_a $end
$var wire 1 # i_b $end
$var wire 1 $ l_x $end
$var wire 1 ! o_c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#10
1#
#20
0!
0$
0#
1"
#30
1!
1#
#40
