<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1246" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1246{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1246{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1246{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1246{left:69px;bottom:525px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_1246{left:69px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#t6_1246{left:69px;bottom:492px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t7_1246{left:75px;bottom:1039px;letter-spacing:-0.21px;}
#t8_1246{left:117px;bottom:1039px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_1246{left:354px;bottom:1039px;letter-spacing:-0.12px;}
#ta_1246{left:354px;bottom:1022px;letter-spacing:-0.12px;}
#tb_1246{left:634px;bottom:1039px;letter-spacing:-0.12px;}
#tc_1246{left:75px;bottom:998px;letter-spacing:-0.21px;}
#td_1246{left:117px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_1246{left:354px;bottom:998px;letter-spacing:-0.12px;}
#tf_1246{left:354px;bottom:981px;letter-spacing:-0.12px;}
#tg_1246{left:634px;bottom:998px;letter-spacing:-0.12px;}
#th_1246{left:75px;bottom:956px;letter-spacing:-0.21px;}
#ti_1246{left:117px;bottom:956px;letter-spacing:-0.13px;}
#tj_1246{left:117px;bottom:940px;letter-spacing:-0.13px;}
#tk_1246{left:354px;bottom:956px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#tl_1246{left:354px;bottom:940px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#tm_1246{left:354px;bottom:923px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tn_1246{left:634px;bottom:956px;letter-spacing:-0.11px;}
#to_1246{left:75px;bottom:898px;letter-spacing:-0.21px;}
#tp_1246{left:117px;bottom:898px;letter-spacing:-0.14px;}
#tq_1246{left:354px;bottom:898px;letter-spacing:-0.12px;}
#tr_1246{left:634px;bottom:898px;letter-spacing:-0.13px;}
#ts_1246{left:75px;bottom:874px;letter-spacing:-0.21px;}
#tt_1246{left:117px;bottom:874px;letter-spacing:-0.13px;}
#tu_1246{left:354px;bottom:874px;letter-spacing:-0.12px;}
#tv_1246{left:634px;bottom:874px;letter-spacing:-0.12px;}
#tw_1246{left:634px;bottom:857px;letter-spacing:-0.12px;}
#tx_1246{left:75px;bottom:833px;letter-spacing:-0.17px;}
#ty_1246{left:117px;bottom:833px;letter-spacing:-0.15px;}
#tz_1246{left:354px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_1246{left:634px;bottom:833px;letter-spacing:-0.12px;}
#t11_1246{left:634px;bottom:816px;letter-spacing:-0.12px;}
#t12_1246{left:75px;bottom:791px;letter-spacing:-0.17px;}
#t13_1246{left:117px;bottom:791px;letter-spacing:-0.13px;}
#t14_1246{left:354px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_1246{left:634px;bottom:791px;letter-spacing:-0.12px;}
#t16_1246{left:634px;bottom:774px;letter-spacing:-0.11px;}
#t17_1246{left:75px;bottom:750px;letter-spacing:-0.21px;}
#t18_1246{left:117px;bottom:750px;letter-spacing:-0.11px;}
#t19_1246{left:354px;bottom:750px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t1a_1246{left:634px;bottom:750px;letter-spacing:-0.12px;}
#t1b_1246{left:75px;bottom:726px;letter-spacing:-0.21px;}
#t1c_1246{left:117px;bottom:726px;letter-spacing:-0.1px;}
#t1d_1246{left:354px;bottom:726px;letter-spacing:-0.11px;}
#t1e_1246{left:354px;bottom:709px;letter-spacing:-0.14px;}
#t1f_1246{left:634px;bottom:726px;letter-spacing:-0.12px;}
#t1g_1246{left:75px;bottom:684px;letter-spacing:-0.21px;}
#t1h_1246{left:117px;bottom:684px;letter-spacing:-0.09px;}
#t1i_1246{left:354px;bottom:684px;letter-spacing:-0.12px;}
#t1j_1246{left:634px;bottom:684px;letter-spacing:-0.11px;}
#t1k_1246{left:75px;bottom:660px;letter-spacing:-0.18px;}
#t1l_1246{left:117px;bottom:660px;letter-spacing:-0.12px;}
#t1m_1246{left:117px;bottom:643px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1n_1246{left:117px;bottom:626px;letter-spacing:-0.11px;}
#t1o_1246{left:117px;bottom:609px;letter-spacing:-0.12px;}
#t1p_1246{left:354px;bottom:655px;letter-spacing:-0.13px;}
#t1q_1246{left:354px;bottom:640px;letter-spacing:-0.14px;}
#t1r_1246{left:634px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_1246{left:75px;bottom:585px;letter-spacing:-0.17px;}
#t1t_1246{left:117px;bottom:585px;letter-spacing:-0.14px;}
#t1u_1246{left:354px;bottom:585px;letter-spacing:-0.11px;}
#t1v_1246{left:634px;bottom:585px;letter-spacing:-0.13px;}
#t1w_1246{left:75px;bottom:561px;letter-spacing:-0.18px;}
#t1x_1246{left:117px;bottom:561px;letter-spacing:-0.13px;}
#t1y_1246{left:354px;bottom:561px;letter-spacing:-0.11px;}
#t1z_1246{left:634px;bottom:561px;letter-spacing:-0.13px;}
#t20_1246{left:176px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t21_1246{left:75px;bottom:435px;letter-spacing:-0.14px;}
#t22_1246{left:171px;bottom:435px;letter-spacing:-0.13px;}
#t23_1246{left:303px;bottom:435px;letter-spacing:-0.12px;}
#t24_1246{left:301px;bottom:419px;letter-spacing:-0.14px;}
#t25_1246{left:361px;bottom:435px;letter-spacing:-0.12px;}
#t26_1246{left:363px;bottom:419px;letter-spacing:-0.13px;}
#t27_1246{left:416px;bottom:435px;letter-spacing:-0.12px;}
#t28_1246{left:422px;bottom:419px;letter-spacing:-0.13px;}
#t29_1246{left:546px;bottom:435px;letter-spacing:-0.11px;}
#t2a_1246{left:734px;bottom:435px;letter-spacing:-0.15px;}
#t2b_1246{left:75px;bottom:394px;}
#t2c_1246{left:117px;bottom:394px;letter-spacing:-0.13px;}
#t2d_1246{left:117px;bottom:375px;letter-spacing:-0.12px;}
#t2e_1246{left:230px;bottom:373px;}
#t2f_1246{left:251px;bottom:375px;}
#t2g_1246{left:299px;bottom:394px;}
#t2h_1246{left:356px;bottom:394px;}
#t2i_1246{left:414px;bottom:394px;}
#t2j_1246{left:474px;bottom:394px;letter-spacing:-0.12px;}
#t2k_1246{left:474px;bottom:377px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2l_1246{left:673px;bottom:394px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_1246{left:75px;bottom:349px;}
#t2n_1246{left:117px;bottom:349px;letter-spacing:-0.13px;}
#t2o_1246{left:117px;bottom:330px;letter-spacing:-0.12px;}
#t2p_1246{left:230px;bottom:328px;}
#t2q_1246{left:251px;bottom:330px;}
#t2r_1246{left:299px;bottom:349px;}
#t2s_1246{left:356px;bottom:349px;}
#t2t_1246{left:414px;bottom:349px;}
#t2u_1246{left:474px;bottom:349px;letter-spacing:-0.12px;}
#t2v_1246{left:474px;bottom:332px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2w_1246{left:673px;bottom:349px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#t2x_1246{left:673px;bottom:332px;letter-spacing:-0.12px;}
#t2y_1246{left:75px;bottom:304px;}
#t2z_1246{left:117px;bottom:304px;letter-spacing:-0.12px;}
#t30_1246{left:117px;bottom:285px;letter-spacing:-0.11px;}
#t31_1246{left:179px;bottom:283px;}
#t32_1246{left:200px;bottom:285px;}
#t33_1246{left:299px;bottom:304px;}
#t34_1246{left:356px;bottom:304px;}
#t35_1246{left:414px;bottom:304px;letter-spacing:-0.13px;}
#t36_1246{left:673px;bottom:304px;letter-spacing:-0.11px;}
#t37_1246{left:75px;bottom:259px;}
#t38_1246{left:117px;bottom:259px;letter-spacing:-0.13px;}
#t39_1246{left:299px;bottom:259px;}
#t3a_1246{left:356px;bottom:259px;}
#t3b_1246{left:414px;bottom:259px;}
#t3c_1246{left:474px;bottom:259px;letter-spacing:-0.1px;}
#t3d_1246{left:474px;bottom:242px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t3e_1246{left:673px;bottom:259px;letter-spacing:-0.12px;}
#t3f_1246{left:75px;bottom:218px;}
#t3g_1246{left:117px;bottom:218px;letter-spacing:-0.11px;}
#t3h_1246{left:117px;bottom:201px;letter-spacing:-0.11px;}
#t3i_1246{left:299px;bottom:218px;}
#t3j_1246{left:356px;bottom:218px;}
#t3k_1246{left:414px;bottom:218px;}
#t3l_1246{left:474px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t3m_1246{left:474px;bottom:201px;letter-spacing:-0.1px;}
#t3n_1246{left:673px;bottom:218px;letter-spacing:-0.12px;}
#t3o_1246{left:75px;bottom:176px;}
#t3p_1246{left:117px;bottom:176px;letter-spacing:-0.11px;}
#t3q_1246{left:117px;bottom:160px;letter-spacing:-0.11px;}
#t3r_1246{left:299px;bottom:176px;}
#t3s_1246{left:356px;bottom:176px;}
#t3t_1246{left:414px;bottom:176px;}
#t3u_1246{left:474px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_1246{left:474px;bottom:160px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3w_1246{left:673px;bottom:176px;letter-spacing:-0.12px;}
#t3x_1246{left:225px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t3y_1246{left:75px;bottom:1063px;letter-spacing:-0.14px;}
#t3z_1246{left:198px;bottom:1063px;letter-spacing:-0.13px;}
#t40_1246{left:466px;bottom:1063px;letter-spacing:-0.12px;}
#t41_1246{left:716px;bottom:1063px;letter-spacing:-0.13px;}

.s1_1246{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1246{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1246{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1246{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1246{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1246{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1246{font-size:18px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1246" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1246Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1246" style="-webkit-user-select: none;"><object width="935" height="1210" data="1246/1246.svg" type="image/svg+xml" id="pdf1246" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1246" class="t s1_1246">33-78 </span><span id="t2_1246" class="t s1_1246">Vol. 3C </span>
<span id="t3_1246" class="t s2_1246">INTEL® PROCESSOR TRACE </span>
<span id="t4_1246" class="t s3_1246">Table 33-56 illustrates the packets generated in example scenarios where the operation alters the value of </span>
<span id="t5_1246" class="t s3_1246">PacketEn. Note that insertion of PSB+ is not included here, though it can be coincident with initial enabling of Intel </span>
<span id="t6_1246" class="t s3_1246">PT. See Section 33.3.7 for details. </span>
<span id="t7_1246" class="t s4_1246">15 </span><span id="t8_1246" class="t s4_1246">VM exit </span><span id="t9_1246" class="t s4_1246">Assumes system-wide tracing, see Section </span>
<span id="ta_1246" class="t s4_1246">33.5.2.1 </span>
<span id="tb_1246" class="t s4_1246">See Table 33-53 </span>
<span id="tc_1246" class="t s4_1246">16 </span><span id="td_1246" class="t s4_1246">VM entry </span><span id="te_1246" class="t s4_1246">Assumes system-wide tracing, see Section </span>
<span id="tf_1246" class="t s4_1246">33.5.2.1 </span>
<span id="tg_1246" class="t s4_1246">See Table 33-53 </span>
<span id="th_1246" class="t s4_1246">17 </span><span id="ti_1246" class="t s4_1246">ENCLU[EENTER] / ENCLU[ERESUME] / </span>
<span id="tj_1246" class="t s4_1246">ENCLU[EEXIT] / AEX/EEE </span>
<span id="tk_1246" class="t s4_1246">Only debug enclaves allow PacketEn to be set </span>
<span id="tl_1246" class="t s4_1246">during enclave execution. Assumes no change </span>
<span id="tm_1246" class="t s4_1246">to CS.L or CS.D. </span>
<span id="tn_1246" class="t s4_1246">FUP(CLIP), TIP(BLIP) </span>
<span id="to_1246" class="t s4_1246">18 </span><span id="tp_1246" class="t s4_1246">XBEGIN/XACQUIRE/XEND/XRELEASE </span><span id="tq_1246" class="t s4_1246">Does not begin/end transactional execution </span><span id="tr_1246" class="t s4_1246">None </span>
<span id="ts_1246" class="t s4_1246">19 </span><span id="tt_1246" class="t s4_1246">XBEGIN/XACQUIRE </span><span id="tu_1246" class="t s4_1246">Assumes beginning of transactional execution </span><span id="tv_1246" class="t s4_1246">MODE.TSX(InTX=1, TXAbort=0), </span>
<span id="tw_1246" class="t s4_1246">FUP(CLIP) </span>
<span id="tx_1246" class="t s4_1246">20 </span><span id="ty_1246" class="t s4_1246">XEND/XRELEASE </span><span id="tz_1246" class="t s4_1246">Completes transaction </span><span id="t10_1246" class="t s4_1246">MODE.TSX(InTX=0, TXAbort=0), </span>
<span id="t11_1246" class="t s4_1246">FUP(CLIP) </span>
<span id="t12_1246" class="t s4_1246">21 </span><span id="t13_1246" class="t s4_1246">XABORT or Asynchronous Abort </span><span id="t14_1246" class="t s4_1246">Aborts transactional execution </span><span id="t15_1246" class="t s4_1246">MODE.TSX(InTX=0, TXAbort=1), </span>
<span id="t16_1246" class="t s4_1246">FUP(CLIP), TIP(BLIP) </span>
<span id="t17_1246" class="t s4_1246">22 </span><span id="t18_1246" class="t s4_1246">INIT </span><span id="t19_1246" class="t s4_1246">On BSP. Assumes no CR3, CS.D, or CS.L update. </span><span id="t1a_1246" class="t s4_1246">FUP(NLIP), TIP(ResetLIP) </span>
<span id="t1b_1246" class="t s4_1246">23 </span><span id="t1c_1246" class="t s4_1246">INIT </span><span id="t1d_1246" class="t s4_1246">On AP, goes to wait-for-SIPI. Assumes no CR3 </span>
<span id="t1e_1246" class="t s4_1246">update. </span>
<span id="t1f_1246" class="t s4_1246">FUP(NLIP) </span>
<span id="t1g_1246" class="t s4_1246">24 </span><span id="t1h_1246" class="t s4_1246">SIPI </span><span id="t1i_1246" class="t s4_1246">Assumes no CS.D or CS.L update </span><span id="t1j_1246" class="t s4_1246">TIP.PGE(SIPI.LIP) </span>
<span id="t1k_1246" class="t s4_1246">25 </span><span id="t1l_1246" class="t s4_1246">Wake from state deeper than C0.1, P- </span>
<span id="t1m_1246" class="t s4_1246">state change, or other scenario where </span>
<span id="t1n_1246" class="t s4_1246">timing packets (MTC, CYC) may have </span>
<span id="t1o_1246" class="t s4_1246">ceased. </span>
<span id="t1p_1246" class="t s4_1246">TSC if TSCEn=1 </span>
<span id="t1q_1246" class="t s4_1246">TMA if TSCEn=MTCEn=1 </span>
<span id="t1r_1246" class="t s4_1246">TSC?, TMA?, CBR </span>
<span id="t1s_1246" class="t s4_1246">26 </span><span id="t1t_1246" class="t s4_1246">UINTR </span><span id="t1u_1246" class="t s4_1246">User interrupt handler entry. </span><span id="t1v_1246" class="t s4_1246">FUP(NLIP) </span>
<span id="t1w_1246" class="t s4_1246">27 </span><span id="t1x_1246" class="t s4_1246">UIRET </span><span id="t1y_1246" class="t s4_1246">Exiting from user interrupt handler. </span><span id="t1z_1246" class="t s4_1246">FUP(NLIP) </span>
<span id="t20_1246" class="t s5_1246">Table 33-56. Packet Generation with Operations That Alter the Value of PacketEn </span>
<span id="t21_1246" class="t s6_1246">Case </span><span id="t22_1246" class="t s6_1246">Operation </span><span id="t23_1246" class="t s6_1246">PktEn </span>
<span id="t24_1246" class="t s6_1246">Before </span>
<span id="t25_1246" class="t s6_1246">PktEn </span>
<span id="t26_1246" class="t s6_1246">After </span>
<span id="t27_1246" class="t s6_1246">CntxEn </span>
<span id="t28_1246" class="t s6_1246">After </span>
<span id="t29_1246" class="t s6_1246">Details </span><span id="t2a_1246" class="t s6_1246">Packets </span>
<span id="t2b_1246" class="t s4_1246">1 </span><span id="t2c_1246" class="t s4_1246">WRMSR/XRSTORS that </span>
<span id="t2d_1246" class="t s4_1246">changes TraceEn 0 </span><span id="t2e_1246" class="t s7_1246">→ </span><span id="t2f_1246" class="t s4_1246">1 </span>
<span id="t2g_1246" class="t s4_1246">0 </span><span id="t2h_1246" class="t s4_1246">1 </span><span id="t2i_1246" class="t s4_1246">0 </span><span id="t2j_1246" class="t s4_1246">TSC if TSCEn=1; </span>
<span id="t2k_1246" class="t s4_1246">TMA if TSCEn=MTCEn=1 </span>
<span id="t2l_1246" class="t s4_1246">TSC?, TMA?, CBR, MODE.Exec </span>
<span id="t2m_1246" class="t s4_1246">2 </span><span id="t2n_1246" class="t s4_1246">WRMSR/XRSTORS that </span>
<span id="t2o_1246" class="t s4_1246">changes TraceEn 0 </span><span id="t2p_1246" class="t s7_1246">→ </span><span id="t2q_1246" class="t s4_1246">1 </span>
<span id="t2r_1246" class="t s4_1246">0 </span><span id="t2s_1246" class="t s4_1246">1 </span><span id="t2t_1246" class="t s4_1246">1 </span><span id="t2u_1246" class="t s4_1246">TSC if TSCEn=1; </span>
<span id="t2v_1246" class="t s4_1246">TMA if TSCEn=MTCEn=1 </span>
<span id="t2w_1246" class="t s4_1246">TSC?, TMA?, CBR, MODE.Exec, </span>
<span id="t2x_1246" class="t s4_1246">TIP.PGE(NLIP) </span>
<span id="t2y_1246" class="t s4_1246">3 </span><span id="t2z_1246" class="t s4_1246">WRMSR that changes </span>
<span id="t30_1246" class="t s4_1246">TraceEn 1 </span><span id="t31_1246" class="t s7_1246">→ </span><span id="t32_1246" class="t s4_1246">0 </span>
<span id="t33_1246" class="t s4_1246">1 </span><span id="t34_1246" class="t s4_1246">0 </span><span id="t35_1246" class="t s4_1246">D.C. </span><span id="t36_1246" class="t s4_1246">FUP(CLIP), TIP.PGD() </span>
<span id="t37_1246" class="t s4_1246">4 </span><span id="t38_1246" class="t s4_1246">Taken Branch </span><span id="t39_1246" class="t s4_1246">1 </span><span id="t3a_1246" class="t s4_1246">0 </span><span id="t3b_1246" class="t s4_1246">1 </span><span id="t3c_1246" class="t s4_1246">Source is in IP filter region. </span>
<span id="t3d_1246" class="t s4_1246">Target is outside IP filter region. </span>
<span id="t3e_1246" class="t s4_1246">TIP.PGD(BLIP) </span>
<span id="t3f_1246" class="t s4_1246">5 </span><span id="t3g_1246" class="t s4_1246">Taken Branch, Interrupt, </span>
<span id="t3h_1246" class="t s4_1246">EEXIT, etc. </span>
<span id="t3i_1246" class="t s4_1246">0 </span><span id="t3j_1246" class="t s4_1246">1 </span><span id="t3k_1246" class="t s4_1246">1 </span><span id="t3l_1246" class="t s4_1246">Source is outside IP filter region. </span>
<span id="t3m_1246" class="t s4_1246">Target is in IP filter region. </span>
<span id="t3n_1246" class="t s4_1246">TIP.PGE(BLIP) </span>
<span id="t3o_1246" class="t s4_1246">6 </span><span id="t3p_1246" class="t s4_1246">Far Branch, Interrupt, EEN- </span>
<span id="t3q_1246" class="t s4_1246">TER, etc. </span>
<span id="t3r_1246" class="t s4_1246">1 </span><span id="t3s_1246" class="t s4_1246">0 </span><span id="t3t_1246" class="t s4_1246">0 </span><span id="t3u_1246" class="t s4_1246">Requires change to CPL or CR3, </span>
<span id="t3v_1246" class="t s4_1246">or entry to opt-out enclave. </span>
<span id="t3w_1246" class="t s4_1246">TIP.PGD() </span>
<span id="t3x_1246" class="t s5_1246">Table 33-55. Packet Generation under Different Example Operations </span>
<span id="t3y_1246" class="t s6_1246">Case </span><span id="t3z_1246" class="t s6_1246">Operation </span><span id="t40_1246" class="t s6_1246">Details </span><span id="t41_1246" class="t s6_1246">Packets </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
