Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: count_mem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "count_mem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "count_mem"
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : count_mem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : count_mem.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <behv>) compiled.
Compiling vhdl file "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/ROM_VHDL.vhd" in Library work.
Entity <ROM_VHDL> compiled.
Entity <ROM_VHDL> (Architecture <BHV>) compiled.
Compiling vhdl file "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/count_mem_vhdl.vhd" in Library work.
Entity <count_mem> compiled.
Entity <count_mem> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <count_mem> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behv>).

Analyzing hierarchy for entity <ROM_VHDL> in library <work> (architecture <BHV>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <count_mem> in library <work> (Architecture <Behavioral>).
Entity <count_mem> analyzed. Unit <count_mem> generated.

Analyzing Entity <counter> in library <work> (Architecture <behv>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <ROM_VHDL> in library <work> (Architecture <BHV>).
Entity <ROM_VHDL> analyzed. Unit <ROM_VHDL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/counter.vhd".
    Found 7-bit up counter for signal <Pre_Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <ROM_VHDL>.
    Related source file is "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/ROM_VHDL.vhd".
    Found 128x8-bit ROM for signal <data$rom0000> created at line 153.
    Found 8-bit register for signal <data>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROM_VHDL> synthesized.


Synthesizing Unit <count_mem>.
    Related source file is "C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/count_mem_vhdl.vhd".
Unit <count_mem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x8-bit ROM                                         : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <ROM_VHDL>.
INFO:Xst - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <data>.
INFO:Xst - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM_VHDL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x8-bit single-port block RAM                       : 1
# Counters                                             : 1
 7-bit up counter                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <count_mem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block count_mem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : count_mem.ngr
Top Level Output File Name         : count_mem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 22
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 6
#      MUXCY                       : 6
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 7
#      FDRE                        : 7
# RAMS                             : 1
#      RAMB4_S16                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                        4  out of   2352     0%  
 Number of Slice Flip Flops:              7  out of   4704     0%  
 Number of 4 input LUTs:                  7  out of   4704     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    140     7%  
 Number of BRAMs:                         1  out of     14     7%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.838ns (Maximum Frequency: 206.697MHz)
   Minimum input arrival time before clock: 3.417ns
   Maximum output required time after clock: 8.873ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.838ns (frequency: 206.697MHz)
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Delay:               4.838ns (Levels of Logic = 8)
  Source:            u0/Pre_Q_0 (FF)
  Destination:       u0/Pre_Q_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u0/Pre_Q_0 to u0/Pre_Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   1.085   1.206  u0/Pre_Q_0 (u0/Pre_Q_0)
     INV:I->O              1   0.549   0.000  u0/Mcount_Pre_Q_lut<0>_INV_0 (u0/Mcount_Pre_Q_lut<0>)
     MUXCY:S->O            1   0.659   0.000  u0/Mcount_Pre_Q_cy<0> (u0/Mcount_Pre_Q_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  u0/Mcount_Pre_Q_cy<1> (u0/Mcount_Pre_Q_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  u0/Mcount_Pre_Q_cy<2> (u0/Mcount_Pre_Q_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  u0/Mcount_Pre_Q_cy<3> (u0/Mcount_Pre_Q_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  u0/Mcount_Pre_Q_cy<4> (u0/Mcount_Pre_Q_cy<4>)
     MUXCY:CI->O           0   0.042   0.000  u0/Mcount_Pre_Q_cy<5> (u0/Mcount_Pre_Q_cy<5>)
     XORCY:CI->O           1   0.420   0.000  u0/Mcount_Pre_Q_xor<6> (Result<6>)
     FDRE:D                    0.709          u0/Pre_Q_6
    ----------------------------------------
    Total                      4.838ns (3.632ns logic, 1.206ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.417ns (Levels of Logic = 1)
  Source:            en (PAD)
  Destination:       u0/Pre_Q_0 (FF)
  Destination Clock: clk rising

  Data Path: en to u0/Pre_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.776   1.755  en_IBUF (en_IBUF)
     FDRE:CE                   0.886          u0/Pre_Q_0
    ----------------------------------------
    Total                      3.417ns (1.662ns logic, 1.755ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.873ns (Levels of Logic = 1)
  Source:            u1/Mrom_data_rom0000 (RAM)
  Destination:       dout<7> (PAD)
  Source Clock:      clk rising

  Data Path: u1/Mrom_data_rom0000 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB4_S16:CLK->DO7    1   3.170   1.035  u1/Mrom_data_rom0000 (dout_7_OBUF)
     OBUF:I->O                 4.668          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      8.873ns (7.838ns logic, 1.035ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.84 secs
 
--> 

Total memory usage is 123236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

