Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 30 16:20:26 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (792)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (792)
--------------------------------------------------
 There are 792 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.603        0.000                      0                   20        0.264        0.000                      0                   20        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.603        0.000                      0                   20        0.264        0.000                      0                   20        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.572ns (15.706%)  route 3.070ns (84.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          2.132     7.664    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.116     7.780 r  U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_gate_72_LOPT_REMAP/O
                         net (fo=1, routed)           0.938     8.718    U_Frame_Buffer/mem_reg_0_9_ENBWREN_cooolgate_en_sig_37
    RAMB36_X0Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.475    14.816    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.321    U_Frame_Buffer/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.602ns (16.831%)  route 2.975ns (83.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.846     7.378    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.146     7.524 r  U_Frame_Buffer/mem_reg_0_3_ENBWREN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           1.129     8.653    U_Frame_Buffer/mem_reg_0_3_ENBWREN_cooolgate_en_sig_33
    RAMB36_X0Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.481    14.822    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.319    U_Frame_Buffer/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.580ns (17.228%)  route 2.787ns (82.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.846     7.378    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.502 r  U_Frame_Buffer/mem_reg_0_2_ENBWREN_cooolgate_en_gate_62_LOPT_REMAP/O
                         net (fo=1, routed)           0.940     8.443    U_Frame_Buffer/mem_reg_0_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.483    14.824    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.525    U_Frame_Buffer/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.986%)  route 2.475ns (81.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          2.132     7.664    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y57          LUT4 (Prop_lut4_I3_O)        0.124     7.788 r  U_Frame_Buffer/mem_reg_0_1_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           0.343     8.131    U_Frame_Buffer/mem_reg_0_1_ENBWREN_cooolgate_en_sig_26
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.482    14.823    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.532    U_Frame_Buffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.574ns (21.247%)  route 2.127ns (78.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.220     6.752    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X55Y42         LUT4 (Prop_lut4_I3_O)        0.118     6.870 r  U_Frame_Buffer/mem_reg_0_10_ENBWREN_cooolgate_en_gate_52_LOPT_REMAP/O
                         net (fo=1, routed)           0.908     7.777    U_Frame_Buffer/mem_reg_0_10_ENBWREN_cooolgate_en_sig_27
    RAMB36_X2Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.486    14.827    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.326    U_Frame_Buffer/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.619%)  route 2.233ns (79.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.300     6.832    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  U_Frame_Buffer/mem_reg_0_4_ENBWREN_cooolgate_en_gate_66_LOPT_REMAP/O
                         net (fo=1, routed)           0.933     7.889    U_Frame_Buffer/mem_reg_0_4_ENBWREN_cooolgate_en_sig_34
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.484    14.825    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.526    U_Frame_Buffer/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.574ns (21.567%)  route 2.087ns (78.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.091     6.623    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X55Y57         LUT4 (Prop_lut4_I3_O)        0.118     6.741 r  U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           0.997     7.737    U_Frame_Buffer/mem_reg_0_14_ENBWREN_cooolgate_en_sig_30
    RAMB36_X2Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.478    14.819    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
                         clock pessimism              0.258    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.397    U_Frame_Buffer/mem_reg_0_14
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.905%)  route 2.194ns (79.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.704     7.236    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.360 r  U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_gate_70_LOPT_REMAP/O
                         net (fo=1, routed)           0.490     7.850    U_Frame_Buffer/mem_reg_0_8_ENBWREN_cooolgate_en_sig_36
    RAMB36_X0Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.492    14.833    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    15.013    
                         clock uncertainty           -0.035    14.977    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.534    U_Frame_Buffer/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.608ns (26.991%)  route 1.645ns (73.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.300     6.832    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.152     6.984 r  U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.345     7.328    U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_sig_35
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.493    14.834    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.180    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.333    U_Frame_Buffer/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.580ns (24.700%)  route 1.768ns (75.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555     5.076    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          1.220     6.752    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X55Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.876 r  U_Frame_Buffer/mem_reg_0_13_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.548     7.424    U_Frame_Buffer/mem_reg_0_13_ENBWREN_cooolgate_en_sig_29
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.495    14.836    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.537    U_Frame_Buffer/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.448    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.787    U_VGA_Controller/U_Pix_CLK_Gen/p_counter[0]
    SLICE_X52Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    U_VGA_Controller/U_Pix_CLK_Gen/p_counter[0]_i_1__0_n_0
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.963    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.120     1.568    U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/mem_reg_mux_sel__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_mux_sel__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.227%)  route 0.200ns (51.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.447    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_Frame_Buffer/mem_reg_mux_sel__14/Q
                         net (fo=13, routed)          0.200     1.788    U_QVGA_Mem_Controller/mem_reg_mux_sel__14
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  U_QVGA_Mem_Controller/mem_mux_sel__14_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_Frame_Buffer/mem_reg_mux_sel__14_1
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__14/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.538    U_Frame_Buffer/mem_reg_mux_sel__14
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.448    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.833    U_VGA_Controller/U_Pix_CLK_Gen/p_counter[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I1_O)        0.044     1.877 r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0_n_0
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.963    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.131     1.579    U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.448    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     1.833    U_VGA_Controller/U_Pix_CLK_Gen/p_counter[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    U_VGA_Controller/U_Pix_CLK_Gen/p_counter[1]_i_1__0_n_0
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.963    U_VGA_Controller/U_Pix_CLK_Gen/clk_IBUF_BUFG
    SLICE_X52Y40         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X52Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_Pixel_clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Pixel_clk_gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.185ns (44.361%)  route 0.232ns (55.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Pixel_clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.847    U_Pixel_clk_gen/p_counter[0]
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.044     1.891 r  U_Pixel_clk_gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_Pixel_clk_gen/pclk_i_1_n_0
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/pclk_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y60          FDCE (Hold_fdce_C_D)         0.107     1.581    U_Pixel_clk_gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/mem_reg_mux_sel__46/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_mux_sel__46/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.230ns (54.414%)  route 0.193ns (45.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.447    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  U_Frame_Buffer/mem_reg_mux_sel__46/Q
                         net (fo=13, routed)          0.193     1.768    U_QVGA_Mem_Controller/mem_reg_mux_sel__46
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.102     1.870 r  U_QVGA_Mem_Controller/mem_mux_sel__46_i_1/O
                         net (fo=1, routed)           0.000     1.870    U_Frame_Buffer/mem_reg_mux_sel__46_1
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U_Frame_Buffer/mem_reg_mux_sel__46/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.107     1.554    U_Frame_Buffer/mem_reg_mux_sel__46
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_Pixel_clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Pixel_clk_gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Pixel_clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.847    U_Pixel_clk_gen/p_counter[0]
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  U_Pixel_clk_gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_Pixel_clk_gen/p_counter[1]_i_1_n_0
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y60          FDCE (Hold_fdce_C_D)         0.091     1.565    U_Pixel_clk_gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_Pixel_clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Pixel_clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_Pixel_clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.236     1.851    U_Pixel_clk_gen/p_counter[0]
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  U_Pixel_clk_gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_Pixel_clk_gen/p_counter[0]_i_1_n_0
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    U_Pixel_clk_gen/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  U_Pixel_clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y60          FDCE (Hold_fdce_C_D)         0.092     1.566    U_Pixel_clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.185ns (20.727%)  route 0.708ns (79.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.552     2.138    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X48Y42         LUT4 (Prop_lut4_I3_O)        0.044     2.182 r  U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_gate_68_LOPT_REMAP/O
                         net (fo=1, routed)           0.156     2.338    U_Frame_Buffer/mem_reg_0_7_ENBWREN_cooolgate_en_sig_35
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.005    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     1.795    U_Frame_Buffer/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Frame_Buffer/mem_reg_0_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.211%)  route 0.782ns (80.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.445    U_Frame_Buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/Q
                         net (fo=12, routed)          0.552     2.138    U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_sig_25
    SLICE_X55Y42         LUT4 (Prop_lut4_I3_O)        0.045     2.183 r  U_Frame_Buffer/mem_reg_0_13_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           0.230     2.413    U_Frame_Buffer/mem_reg_0_13_ENBWREN_cooolgate_en_sig_29
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.006    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                         clock pessimism             -0.244     1.762    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.858    U_Frame_Buffer/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.556    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  U_Frame_Buffer/mem_reg_1_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49  U_Frame_Buffer/mem_reg_mux_sel__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49  U_Frame_Buffer/mem_reg_mux_sel__46/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49  U_Frame_Buffer/mem_reg_mux_sel__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y49  U_Frame_Buffer/mem_reg_mux_sel__46/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/pclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50  U_Frame_Buffer/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/p_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y60   U_Pixel_clk_gen/pclk_reg/C



