//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Tue Oct 29 03:34:32 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_start                      O     1 const
// get_result                     O    32 reg
// RDY_get_result                 O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// start_a                        I    16 reg
// start_b                        I    16 reg
// start_c                        I    32 reg
// start_s                        I     1 reg
// EN_start                       I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTopMAC(CLK,
		RST_N,

		start_a,
		start_b,
		start_c,
		start_s,
		EN_start,
		RDY_start,

		get_result,
		RDY_get_result);
  input  CLK;
  input  RST_N;

  // action method start
  input  [15 : 0] start_a;
  input  [15 : 0] start_b;
  input  [31 : 0] start_c;
  input  start_s;
  input  EN_start;
  output RDY_start;

  // value method get_result
  output [31 : 0] get_result;
  output RDY_get_result;

  // signals for module outputs
  wire [31 : 0] get_result;
  wire RDY_get_result, RDY_start;

  // register rg_a
  reg [15 : 0] rg_a;
  wire [15 : 0] rg_a_D_IN;
  wire rg_a_EN;

  // register rg_b
  reg [15 : 0] rg_b;
  wire [15 : 0] rg_b_D_IN;
  wire rg_b_EN;

  // register rg_c
  reg [31 : 0] rg_c;
  wire [31 : 0] rg_c_D_IN;
  wire rg_c_EN;

  // register rg_inp_valid
  reg rg_inp_valid;
  wire rg_inp_valid_D_IN, rg_inp_valid_EN;

  // register rg_out
  reg [31 : 0] rg_out;
  wire [31 : 0] rg_out_D_IN;
  wire rg_out_EN;

  // register rg_out_valid
  reg rg_out_valid;
  wire rg_out_valid_D_IN, rg_out_valid_EN;

  // register rg_s
  reg rg_s;
  wire rg_s_D_IN, rg_s_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_r1_mac,
       CAN_FIRE_RL_rg_inp_valid__dreg_update,
       CAN_FIRE_RL_rg_out_valid__dreg_update,
       CAN_FIRE_start,
       WILL_FIRE_RL_r1_mac,
       WILL_FIRE_RL_rg_inp_valid__dreg_update,
       WILL_FIRE_RL_rg_out_valid__dreg_update,
       WILL_FIRE_start;

  // remaining internal signals
  wire [32 : 0] IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23,
		IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9,
		IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30,
		IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42,
		IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29,
		IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31,
		IF_INV_y05495_THEN_3_ELSE_1__q18,
		IF_INV_y1584_THEN_3_ELSE_1__q16,
		IF_mant_a_adj5606_BIT_0_AND_y7019_THEN_2_ELSE_0__q21,
		IF_mant_a_adj8609_BIT_0_AND_mant_b_adj8611_BIT_ETC__q26,
		IF_mant_b_adj29572_BIT_0_AND_y30985_THEN_2_ELSE_0__q22,
		IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q3,
		IF_x05494_OR_y05495_THEN_3_ELSE_1__q17,
		IF_x1583_OR_y1584_THEN_3_ELSE_1__q15,
		IF_x3036_AND_y3037_THEN_2_ELSE_0__q12,
		IF_x48057_OR_y48058_THEN_3_ELSE_1__q27,
		IF_x56616_OR_y56617_THEN_3_ELSE_1__q28,
		IF_x6156_OR_y6157_THEN_3_ELSE_1__q13,
		IF_x_BIT_0__BIT_0_1608_THEN_2_ELSE_0__q11,
		IF_x_BIT_0__BIT_0_5628_THEN_2_ELSE_0__q10;
  wire [31 : 0] IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2110,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC__q35,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33,
		IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086,
		IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85,
		IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92,
		IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96,
		IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103,
		IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107,
		IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114,
		IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118,
		IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125,
		IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129,
		INV_mant_a_adj8609__q25,
		INV_mant_b_adj8611__q24,
		SEXT_rg_a_BITS_7_TO_0_079___d2080,
		_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022,
		_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287,
		_theResult_____2__h163839,
		_theResult_____2_fst__h163842,
		_theResult_____2_fst__h37277,
		_theResult_____2_fst__h37281,
		_theResult_____2_fst__h37335,
		_theResult___snd_fst__h70223,
		_theResult___snd_snd_fst__h104134,
		a___1__h1615,
		acc2__h562,
		b___1__h1562,
		b__h1501,
		b__h29028,
		b__h29366,
		carry__h2633,
		carry__h2697,
		carry__h2761,
		carry__h2825,
		carry__h2889,
		carry__h29109,
		carry__h29173,
		carry__h29237,
		carry__h29301,
		carry__h29365,
		carry__h29429,
		carry__h2953,
		carry__h3017,
		cin9431_AND_partial_product9425__q2,
		cin__h29029,
		cin__h29431,
		exp_a__h18601,
		exp_b__h18605,
		exp_diff__h70154,
		exp_diff__h70217,
		exp_diff_sub__h70156,
		exp_diff_sub__h70219,
		fraction___2__h53292,
		fraction___3__h37279,
		mant_a__h18603,
		mant_a_adj__h18609,
		mant_a_adj__h95606,
		mant_b__h18607,
		mant_b_adj__h129572,
		mant_b_adj__h18611,
		mant_mid___1__h163838,
		partial_product__h29023,
		partial_product__h29105,
		partial_product__h29169,
		partial_product__h29233,
		partial_product__h29297,
		partial_product__h29361,
		partial_product__h29425,
		product___1__h1619,
		product__h1510,
		product__h2632,
		product__h2696,
		product__h2760,
		product__h2824,
		product__h2888,
		product__h29108,
		product__h29172,
		product__h29236,
		product__h29300,
		product__h29364,
		product__h29428,
		product__h29492,
		product__h2952,
		product__h3016,
		product__h3080,
		shift_a__h2629,
		shift_a__h2693,
		shift_a__h2757,
		shift_a__h2821,
		shift_a__h2885,
		shift_a__h2949,
		shift_a__h3013,
		sum_exp__h18612,
		sum_mant__h188982,
		x252_OR_y253__q41,
		x718_OR_y719__q40,
		x782_OR_y783__q39,
		x846_OR_y847__q38,
		x910_OR_y911__q37,
		x9130_OR_y9131__q8,
		x9194_OR_y9195__q7,
		x9258_OR_y9259__q6,
		x9322_OR_y9323__q5,
		x9386_OR_y9387__q4,
		x974_OR_y975__q36,
		x__h2655,
		x__h2718,
		x__h2720,
		x__h2782,
		x__h2784,
		x__h2846,
		x__h2848,
		x__h29049,
		x__h2910,
		x__h2912,
		x__h29130,
		x__h29132,
		x__h29194,
		x__h29196,
		x__h29258,
		x__h29260,
		x__h29322,
		x__h29324,
		x__h29386,
		x__h29388,
		x__h29568,
		x__h29584,
		x__h29600,
		x__h29616,
		x__h29632,
		x__h29665,
		x__h29667,
		x__h2974,
		x__h2976,
		x__h3155,
		x__h3171,
		x__h3187,
		x__h3203,
		x__h3219,
		x__h3252,
		x__h3254,
		y__h2719,
		y__h2721,
		y__h2783,
		y__h2785,
		y__h2847,
		y__h2849,
		y__h2911,
		y__h2913,
		y__h29131,
		y__h29133,
		y__h29195,
		y__h29197,
		y__h29259,
		y__h29261,
		y__h29323,
		y__h29325,
		y__h29387,
		y__h29389,
		y__h29666,
		y__h29668,
		y__h2975,
		y__h2977,
		y__h3253,
		y__h3255;
  wire [30 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920,
		IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922;
  wire [29 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696;
  wire [28 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919;
  wire [27 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578;
  wire [26 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918;
  wire [25 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694;
  wire [24 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917;
  wire [23 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576;
  wire [22 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709,
		prod_mant__h18654;
  wire [21 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692;
  wire [20 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708;
  wire [19 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574;
  wire [18 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707;
  wire [17 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690;
  wire [16 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706;
  wire [15 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572;
  wire [14 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705;
  wire [13 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688;
  wire [12 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704;
  wire [11 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570;
  wire [10 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703;
  wire [9 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686;
  wire [8 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909,
	       IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702;
  wire [7 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012,
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387,
	       IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685,
	       INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009,
	       INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568,
	       INV_rg_c_BITS_30_TO_23__q14,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275,
	       prod_exp__h18658,
	       rg_a_BITS_7_TO_0__q34,
	       rg_b_BITS_7_TO_0__q1,
	       x__h38248;
  wire [6 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350,
	       x__h54231;
  wire [5 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684,
	       INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008,
	       INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386;
  wire [4 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349;
  wire [3 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273;
  wire [2 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348;
  wire IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435,
       INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
       INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
       INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
       INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
       INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
       INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
       INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
       INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
       NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154,
       _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328,
       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439,
       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713,
       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233,
       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882,
       _theResult_____3_snd__h70087,
       _theResult_____3_snd__h70092,
       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901,
       rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16,
       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460,
       sign___1__h1563,
       sign_a__h18600,
       x_BIT_0__BIT_0___h45628,
       x_BIT_0__BIT_0___h61608,
       x__h100099,
       x__h100251,
       x__h100403,
       x__h100555,
       x__h100707,
       x__h100859,
       x__h101011,
       x__h101163,
       x__h101315,
       x__h101467,
       x__h101619,
       x__h105494,
       x__h105496,
       x__h105640,
       x__h105642,
       x__h105791,
       x__h105793,
       x__h105836,
       x__h105941,
       x__h105943,
       x__h105986,
       x__h106091,
       x__h106093,
       x__h106136,
       x__h106241,
       x__h106243,
       x__h106286,
       x__h106391,
       x__h106393,
       x__h106436,
       x__h106541,
       x__h106543,
       x__h106586,
       x__h114986,
       x__h115138,
       x__h11516,
       x__h115183,
       x__h115289,
       x__h115334,
       x__h115440,
       x__h115485,
       x__h115591,
       x__h115636,
       x__h115742,
       x__h115787,
       x__h115893,
       x__h115938,
       x__h116089,
       x__h116240,
       x__h116391,
       x__h116542,
       x__h116693,
       x__h11671,
       x__h116844,
       x__h116995,
       x__h117146,
       x__h11718,
       x__h117297,
       x__h117448,
       x__h117599,
       x__h117750,
       x__h117901,
       x__h118052,
       x__h118203,
       x__h11825,
       x__h118354,
       x__h118505,
       x__h118656,
       x__h11872,
       x__h118807,
       x__h118958,
       x__h119109,
       x__h119260,
       x__h119366,
       x__h119411,
       x__h11979,
       x__h12026,
       x__h12133,
       x__h12180,
       x__h122741,
       x__h12287,
       x__h122894,
       x__h123047,
       x__h123200,
       x__h12334,
       x__h123353,
       x__h123506,
       x__h123659,
       x__h123812,
       x__h123965,
       x__h124118,
       x__h124271,
       x__h12441,
       x__h124424,
       x__h124577,
       x__h124730,
       x__h12488,
       x__h124883,
       x__h125036,
       x__h125189,
       x__h125342,
       x__h125495,
       x__h125648,
       x__h125801,
       x__h12595,
       x__h125954,
       x__h12642,
       x__h12749,
       x__h12796,
       x__h12903,
       x__h12950,
       x__h13057,
       x__h13104,
       x__h131329,
       x__h131481,
       x__h131633,
       x__h131785,
       x__h131937,
       x__h132089,
       x__h13211,
       x__h132241,
       x__h132393,
       x__h132545,
       x__h13258,
       x__h132697,
       x__h132849,
       x__h133001,
       x__h133153,
       x__h133305,
       x__h133457,
       x__h133609,
       x__h13365,
       x__h133761,
       x__h133913,
       x__h134065,
       x__h13412,
       x__h134217,
       x__h134369,
       x__h134521,
       x__h134673,
       x__h134825,
       x__h134977,
       x__h135129,
       x__h13519,
       x__h135281,
       x__h135433,
       x__h135585,
       x__h13566,
       x__h13673,
       x__h13720,
       x__h13827,
       x__h13874,
       x__h139649,
       x__h139804,
       x__h13981,
       x__h139851,
       x__h139958,
       x__h140005,
       x__h140112,
       x__h140159,
       x__h140266,
       x__h14028,
       x__h140313,
       x__h140420,
       x__h140467,
       x__h140574,
       x__h140621,
       x__h140728,
       x__h140775,
       x__h140882,
       x__h140929,
       x__h141036,
       x__h141083,
       x__h141190,
       x__h141237,
       x__h141344,
       x__h14135,
       x__h141391,
       x__h141498,
       x__h141545,
       x__h141652,
       x__h141699,
       x__h141806,
       x__h14182,
       x__h141853,
       x__h141960,
       x__h142007,
       x__h142114,
       x__h142161,
       x__h142268,
       x__h142315,
       x__h142422,
       x__h142469,
       x__h142576,
       x__h142623,
       x__h142730,
       x__h142777,
       x__h142884,
       x__h14289,
       x__h142931,
       x__h143038,
       x__h143085,
       x__h143192,
       x__h143239,
       x__h143346,
       x__h14336,
       x__h143393,
       x__h143500,
       x__h143547,
       x__h143654,
       x__h143701,
       x__h143808,
       x__h143855,
       x__h143962,
       x__h144009,
       x__h144268,
       x__h14443,
       x__h14490,
       x__h14597,
       x__h14644,
       x__h1475,
       x__h14751,
       x__h14798,
       x__h148057,
       x__h148207,
       x__h148362,
       x__h148409,
       x__h148516,
       x__h148563,
       x__h148670,
       x__h148717,
       x__h148824,
       x__h148871,
       x__h148978,
       x__h149025,
       x__h14905,
       x__h149132,
       x__h149179,
       x__h149286,
       x__h149333,
       x__h149440,
       x__h149487,
       x__h14952,
       x__h149594,
       x__h149641,
       x__h149748,
       x__h149795,
       x__h149902,
       x__h149949,
       x__h150056,
       x__h150103,
       x__h150210,
       x__h150257,
       x__h150364,
       x__h150411,
       x__h150518,
       x__h150565,
       x__h15059,
       x__h150672,
       x__h150719,
       x__h150826,
       x__h150873,
       x__h150980,
       x__h151027,
       x__h15106,
       x__h151134,
       x__h151181,
       x__h151288,
       x__h151335,
       x__h151442,
       x__h151489,
       x__h151596,
       x__h151643,
       x__h151750,
       x__h151797,
       x__h151904,
       x__h151951,
       x__h152058,
       x__h152105,
       x__h15213,
       x__h152212,
       x__h152259,
       x__h152366,
       x__h152413,
       x__h152520,
       x__h152567,
       x__h15260,
       x__h152826,
       x__h15367,
       x__h15414,
       x__h15521,
       x__h15568,
       x__h156616,
       x__h15675,
       x__h156766,
       x__h156921,
       x__h156968,
       x__h157075,
       x__h157122,
       x__h15722,
       x__h157229,
       x__h157276,
       x__h157383,
       x__h157430,
       x__h157537,
       x__h157584,
       x__h157691,
       x__h157738,
       x__h157845,
       x__h157892,
       x__h157999,
       x__h158046,
       x__h158153,
       x__h158200,
       x__h15829,
       x__h158307,
       x__h158354,
       x__h158461,
       x__h158508,
       x__h158615,
       x__h158662,
       x__h15876,
       x__h158769,
       x__h158816,
       x__h158923,
       x__h158970,
       x__h159077,
       x__h159124,
       x__h159231,
       x__h159278,
       x__h159385,
       x__h159432,
       x__h159539,
       x__h159586,
       x__h159693,
       x__h159740,
       x__h15983,
       x__h159847,
       x__h159894,
       x__h160001,
       x__h160048,
       x__h160155,
       x__h160202,
       x__h16030,
       x__h160309,
       x__h160356,
       x__h160463,
       x__h160510,
       x__h160617,
       x__h160664,
       x__h160771,
       x__h160818,
       x__h160925,
       x__h160972,
       x__h161079,
       x__h161126,
       x__h161385,
       x__h165619,
       x__h165769,
       x__h165919,
       x__h166069,
       x__h166219,
       x__h166369,
       x__h166519,
       x__h166669,
       x__h166819,
       x__h166969,
       x__h167119,
       x__h167269,
       x__h167419,
       x__h167569,
       x__h167719,
       x__h167869,
       x__h168019,
       x__h168169,
       x__h168319,
       x__h168469,
       x__h168619,
       x__h174863,
       x__h175013,
       x__h175163,
       x__h175313,
       x__h175463,
       x__h175613,
       x__h182275,
       x__h182425,
       x__h182575,
       x__h182725,
       x__h182875,
       x__h183025,
       x__h183175,
       x__h183325,
       x__h21148,
       x__h21299,
       x__h21344,
       x__h21449,
       x__h21494,
       x__h21599,
       x__h21644,
       x__h21749,
       x__h21794,
       x__h21899,
       x__h21944,
       x__h22094,
       x__h2487,
       x__h30404,
       x__h30557,
       x__h30603,
       x__h30709,
       x__h30755,
       x__h30861,
       x__h30907,
       x__h31013,
       x__h31059,
       x__h31165,
       x__h31211,
       x__h31317,
       x__h31363,
       x__h31469,
       x__h31515,
       x__h31621,
       x__h31667,
       x__h31773,
       x__h31819,
       x__h31925,
       x__h31971,
       x__h32077,
       x__h32123,
       x__h32229,
       x__h32275,
       x__h32427,
       x__h3847,
       x__h39068,
       x__h39218,
       x__h39368,
       x__h39518,
       x__h39668,
       x__h39818,
       x__h4002,
       x__h4049,
       x__h4156,
       x__h4203,
       x__h4310,
       x__h4357,
       x__h4464,
       x__h4511,
       x__h46156,
       x__h46158,
       x__h4618,
       x__h46304,
       x__h46306,
       x__h46457,
       x__h46459,
       x__h46503,
       x__h46609,
       x__h46611,
       x__h4665,
       x__h46655,
       x__h46761,
       x__h46763,
       x__h46807,
       x__h46913,
       x__h46915,
       x__h46959,
       x__h47065,
       x__h47067,
       x__h47111,
       x__h47219,
       x__h47263,
       x__h4772,
       x__h4819,
       x__h4926,
       x__h4973,
       x__h5080,
       x__h5127,
       x__h5234,
       x__h5281,
       x__h5388,
       x__h5435,
       x__h55051,
       x__h55201,
       x__h55351,
       x__h5542,
       x__h55501,
       x__h55651,
       x__h5589,
       x__h5696,
       x__h5743,
       x__h5850,
       x__h5897,
       x__h6004,
       x__h6051,
       x__h6158,
       x__h6205,
       x__h63036,
       x__h6312,
       x__h63376,
       x__h63526,
       x__h6359,
       x__h63676,
       x__h63826,
       x__h63976,
       x__h64126,
       x__h64276,
       x__h6466,
       x__h6513,
       x__h6620,
       x__h6667,
       x__h6774,
       x__h6821,
       x__h6928,
       x__h6975,
       x__h7082,
       x__h7129,
       x__h71583,
       x__h71729,
       x__h71880,
       x__h71925,
       x__h72030,
       x__h72075,
       x__h72180,
       x__h72225,
       x__h72330,
       x__h7236,
       x__h72375,
       x__h72480,
       x__h72525,
       x__h72630,
       x__h72675,
       x__h7283,
       x__h7390,
       x__h7437,
       x__h7544,
       x__h7591,
       x__h7698,
       x__h7745,
       x__h7852,
       x__h7899,
       x__h8006,
       x__h8053,
       x__h81020,
       x__h81172,
       x__h81217,
       x__h81323,
       x__h81368,
       x__h81474,
       x__h81519,
       x__h8160,
       x__h81625,
       x__h81670,
       x__h81776,
       x__h81821,
       x__h81927,
       x__h81972,
       x__h8207,
       x__h82123,
       x__h82274,
       x__h82425,
       x__h82576,
       x__h82727,
       x__h82878,
       x__h83029,
       x__h8314,
       x__h83180,
       x__h83331,
       x__h83482,
       x__h8361,
       x__h83633,
       x__h83784,
       x__h83935,
       x__h84086,
       x__h84237,
       x__h84388,
       x__h84539,
       x__h84690,
       x__h84841,
       x__h84992,
       x__h85143,
       x__h85294,
       x__h85400,
       x__h85445,
       x__h88775,
       x__h88928,
       x__h89081,
       x__h89234,
       x__h89387,
       x__h89540,
       x__h89693,
       x__h89846,
       x__h89999,
       x__h90152,
       x__h90305,
       x__h90458,
       x__h90611,
       x__h90764,
       x__h90917,
       x__h91070,
       x__h91223,
       x__h91376,
       x__h91529,
       x__h91682,
       x__h91835,
       x__h91988,
       x__h97363,
       x__h97515,
       x__h97667,
       x__h97819,
       x__h97971,
       x__h98123,
       x__h98275,
       x__h98427,
       x__h98579,
       x__h98731,
       x__h98883,
       x__h99035,
       x__h99187,
       x__h99339,
       x__h99491,
       x__h99643,
       x__h99795,
       x__h99947,
       y__h105495,
       y__h105641,
       y__h105686,
       y__h105792,
       y__h105837,
       y__h105942,
       y__h105987,
       y__h106092,
       y__h106137,
       y__h106242,
       y__h106287,
       y__h106392,
       y__h106437,
       y__h106542,
       y__h106587,
       y__h114359,
       y__h114987,
       y__h115032,
       y__h115139,
       y__h11517,
       y__h115184,
       y__h115290,
       y__h115335,
       y__h115441,
       y__h115486,
       y__h115592,
       y__h115637,
       y__h11564,
       y__h115743,
       y__h115788,
       y__h115894,
       y__h115939,
       y__h116045,
       y__h116196,
       y__h116347,
       y__h116498,
       y__h116649,
       y__h11672,
       y__h116800,
       y__h116951,
       y__h117102,
       y__h11719,
       y__h117253,
       y__h117404,
       y__h117555,
       y__h117706,
       y__h117857,
       y__h118008,
       y__h118159,
       y__h11826,
       y__h118310,
       y__h118461,
       y__h118612,
       y__h11873,
       y__h118763,
       y__h118914,
       y__h119065,
       y__h119216,
       y__h119367,
       y__h11980,
       y__h12027,
       y__h12134,
       y__h12181,
       y__h122542,
       y__h122588,
       y__h122696,
       y__h122742,
       y__h122849,
       y__h12288,
       y__h122895,
       y__h123002,
       y__h123048,
       y__h123155,
       y__h123201,
       y__h123308,
       y__h12335,
       y__h123354,
       y__h123461,
       y__h123507,
       y__h123614,
       y__h123660,
       y__h123767,
       y__h123813,
       y__h123920,
       y__h123966,
       y__h124073,
       y__h124119,
       y__h124226,
       y__h124272,
       y__h124379,
       y__h12442,
       y__h124425,
       y__h124532,
       y__h124578,
       y__h124685,
       y__h124731,
       y__h124838,
       y__h124884,
       y__h12489,
       y__h124991,
       y__h125037,
       y__h125144,
       y__h125190,
       y__h125297,
       y__h125343,
       y__h125450,
       y__h125496,
       y__h125603,
       y__h125649,
       y__h125756,
       y__h125802,
       y__h125955,
       y__h12596,
       y__h12643,
       y__h12750,
       y__h12797,
       y__h12904,
       y__h12951,
       y__h130464,
       y__h13058,
       y__h130985,
       y__h13105,
       y__h13212,
       y__h13259,
       y__h13366,
       y__h13413,
       y__h13520,
       y__h13567,
       y__h13674,
       y__h13721,
       y__h13828,
       y__h13875,
       y__h139650,
       y__h139697,
       y__h139805,
       y__h13982,
       y__h139852,
       y__h139959,
       y__h140006,
       y__h140113,
       y__h140160,
       y__h140267,
       y__h14029,
       y__h140314,
       y__h140421,
       y__h140468,
       y__h140575,
       y__h140622,
       y__h140729,
       y__h140776,
       y__h140883,
       y__h140930,
       y__h141037,
       y__h141084,
       y__h141191,
       y__h141238,
       y__h141345,
       y__h14136,
       y__h141392,
       y__h141499,
       y__h141546,
       y__h141653,
       y__h141700,
       y__h141807,
       y__h14183,
       y__h141854,
       y__h141961,
       y__h142008,
       y__h142115,
       y__h142162,
       y__h142269,
       y__h142316,
       y__h142423,
       y__h142470,
       y__h142577,
       y__h142624,
       y__h142731,
       y__h142778,
       y__h142885,
       y__h14290,
       y__h142932,
       y__h143039,
       y__h143086,
       y__h143193,
       y__h143240,
       y__h143347,
       y__h14337,
       y__h143394,
       y__h143501,
       y__h143548,
       y__h143655,
       y__h143702,
       y__h143809,
       y__h143856,
       y__h143963,
       y__h144010,
       y__h144269,
       y__h14444,
       y__h14491,
       y__h14598,
       y__h14645,
       y__h14752,
       y__h1476,
       y__h14799,
       y__h148058,
       y__h148208,
       y__h148255,
       y__h148363,
       y__h148410,
       y__h148517,
       y__h148564,
       y__h148671,
       y__h148718,
       y__h148825,
       y__h148872,
       y__h148979,
       y__h149026,
       y__h14906,
       y__h149133,
       y__h149180,
       y__h149287,
       y__h149334,
       y__h149441,
       y__h149488,
       y__h14953,
       y__h149595,
       y__h149642,
       y__h149749,
       y__h149796,
       y__h149903,
       y__h149950,
       y__h150057,
       y__h150104,
       y__h150211,
       y__h150258,
       y__h150365,
       y__h150412,
       y__h150519,
       y__h150566,
       y__h15060,
       y__h150673,
       y__h150720,
       y__h150827,
       y__h150874,
       y__h150981,
       y__h151028,
       y__h15107,
       y__h151135,
       y__h151182,
       y__h151289,
       y__h151336,
       y__h151443,
       y__h151490,
       y__h151597,
       y__h151644,
       y__h151751,
       y__h151798,
       y__h151905,
       y__h151952,
       y__h152059,
       y__h152106,
       y__h15214,
       y__h152213,
       y__h152260,
       y__h152367,
       y__h152414,
       y__h152521,
       y__h152568,
       y__h15261,
       y__h152827,
       y__h15368,
       y__h15415,
       y__h15522,
       y__h15569,
       y__h156617,
       y__h15676,
       y__h156767,
       y__h156814,
       y__h156922,
       y__h156969,
       y__h157076,
       y__h157123,
       y__h15723,
       y__h157230,
       y__h157277,
       y__h157384,
       y__h157431,
       y__h157538,
       y__h157585,
       y__h157692,
       y__h157739,
       y__h157846,
       y__h157893,
       y__h158000,
       y__h158047,
       y__h158154,
       y__h158201,
       y__h15830,
       y__h158308,
       y__h158355,
       y__h158462,
       y__h158509,
       y__h158616,
       y__h158663,
       y__h15877,
       y__h158770,
       y__h158817,
       y__h158924,
       y__h158971,
       y__h159078,
       y__h159125,
       y__h159232,
       y__h159279,
       y__h159386,
       y__h159433,
       y__h159540,
       y__h159587,
       y__h159694,
       y__h159741,
       y__h15984,
       y__h159848,
       y__h159895,
       y__h160002,
       y__h160049,
       y__h160156,
       y__h160203,
       y__h16031,
       y__h160310,
       y__h160357,
       y__h160464,
       y__h160511,
       y__h160618,
       y__h160665,
       y__h160772,
       y__h160819,
       y__h160926,
       y__h160973,
       y__h161080,
       y__h161127,
       y__h161386,
       y__h182125,
       y__h182276,
       y__h182426,
       y__h182576,
       y__h182726,
       y__h182876,
       y__h183026,
       y__h183176,
       y__h21149,
       y__h21194,
       y__h21300,
       y__h21345,
       y__h21450,
       y__h21495,
       y__h21600,
       y__h21645,
       y__h21750,
       y__h21795,
       y__h21900,
       y__h21945,
       y__h22095,
       y__h2488,
       y__h30405,
       y__h30451,
       y__h30558,
       y__h30604,
       y__h30710,
       y__h30756,
       y__h30862,
       y__h30908,
       y__h31014,
       y__h31060,
       y__h31166,
       y__h31212,
       y__h31318,
       y__h31364,
       y__h31470,
       y__h31516,
       y__h31622,
       y__h31668,
       y__h31774,
       y__h31820,
       y__h31926,
       y__h31972,
       y__h32078,
       y__h32124,
       y__h32230,
       y__h32276,
       y__h32428,
       y__h3848,
       y__h3895,
       y__h4003,
       y__h4050,
       y__h4157,
       y__h4204,
       y__h4311,
       y__h4358,
       y__h4465,
       y__h4512,
       y__h46157,
       y__h4619,
       y__h46305,
       y__h46351,
       y__h46458,
       y__h46504,
       y__h46610,
       y__h46656,
       y__h4666,
       y__h46762,
       y__h46808,
       y__h46914,
       y__h46960,
       y__h47066,
       y__h47112,
       y__h47264,
       y__h4773,
       y__h4820,
       y__h4927,
       y__h4974,
       y__h5081,
       y__h5128,
       y__h5235,
       y__h5282,
       y__h5389,
       y__h5436,
       y__h54901,
       y__h55052,
       y__h55202,
       y__h55352,
       y__h5543,
       y__h55502,
       y__h55652,
       y__h5590,
       y__h5697,
       y__h5744,
       y__h5851,
       y__h5898,
       y__h6005,
       y__h6052,
       y__h6159,
       y__h6206,
       y__h63037,
       y__h6313,
       y__h63226,
       y__h63377,
       y__h63527,
       y__h6360,
       y__h63677,
       y__h63827,
       y__h63977,
       y__h64127,
       y__h6467,
       y__h6514,
       y__h6621,
       y__h6668,
       y__h6775,
       y__h6822,
       y__h6929,
       y__h6976,
       y__h7083,
       y__h7130,
       y__h71584,
       y__h71730,
       y__h71732,
       y__h71775,
       y__h71881,
       y__h71883,
       y__h71926,
       y__h72031,
       y__h72033,
       y__h72076,
       y__h72181,
       y__h72183,
       y__h72226,
       y__h72331,
       y__h72333,
       y__h7237,
       y__h72376,
       y__h72481,
       y__h72483,
       y__h72526,
       y__h72631,
       y__h72633,
       y__h72676,
       y__h7284,
       y__h7391,
       y__h7438,
       y__h7545,
       y__h7592,
       y__h7699,
       y__h7746,
       y__h7853,
       y__h7900,
       y__h8007,
       y__h80393,
       y__h8054,
       y__h81021,
       y__h81066,
       y__h81173,
       y__h81218,
       y__h81324,
       y__h81369,
       y__h81475,
       y__h81520,
       y__h8161,
       y__h81626,
       y__h81671,
       y__h81777,
       y__h81822,
       y__h81928,
       y__h81973,
       y__h82079,
       y__h8208,
       y__h82230,
       y__h82381,
       y__h82532,
       y__h82683,
       y__h82834,
       y__h82985,
       y__h83136,
       y__h8315,
       y__h83287,
       y__h83438,
       y__h83589,
       y__h8362,
       y__h83740,
       y__h83891,
       y__h84042,
       y__h84193,
       y__h84344,
       y__h84495,
       y__h84646,
       y__h84797,
       y__h84948,
       y__h85099,
       y__h85250,
       y__h85401,
       y__h88576,
       y__h88622,
       y__h88730,
       y__h88776,
       y__h88883,
       y__h88929,
       y__h89036,
       y__h89082,
       y__h89189,
       y__h89235,
       y__h89342,
       y__h89388,
       y__h89495,
       y__h89541,
       y__h89648,
       y__h89694,
       y__h89801,
       y__h89847,
       y__h89954,
       y__h90000,
       y__h90107,
       y__h90153,
       y__h90260,
       y__h90306,
       y__h90413,
       y__h90459,
       y__h90566,
       y__h90612,
       y__h90719,
       y__h90765,
       y__h90872,
       y__h90918,
       y__h91025,
       y__h91071,
       y__h91178,
       y__h91224,
       y__h91331,
       y__h91377,
       y__h91484,
       y__h91530,
       y__h91637,
       y__h91683,
       y__h91790,
       y__h91836,
       y__h91989,
       y__h96498,
       y__h97019;

  // action method start
  assign RDY_start = 1'd1 ;
  assign CAN_FIRE_start = 1'd1 ;
  assign WILL_FIRE_start = EN_start ;

  // value method get_result
  assign get_result = rg_out ;
  assign RDY_get_result = rg_out_valid ;

  // rule RL_r1_mac
  assign CAN_FIRE_RL_r1_mac = rg_inp_valid ;
  assign WILL_FIRE_RL_r1_mac = rg_inp_valid ;

  // rule RL_rg_inp_valid__dreg_update
  assign CAN_FIRE_RL_rg_inp_valid__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_inp_valid__dreg_update = 1'd1 ;

  // rule RL_rg_out_valid__dreg_update
  assign CAN_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;

  // register rg_a
  assign rg_a_D_IN = start_a ;
  assign rg_a_EN = EN_start ;

  // register rg_b
  assign rg_b_D_IN = start_b ;
  assign rg_b_EN = EN_start ;

  // register rg_c
  assign rg_c_D_IN = start_c ;
  assign rg_c_EN = EN_start ;

  // register rg_inp_valid
  assign rg_inp_valid_D_IN = EN_start ;
  assign rg_inp_valid_EN = 1'd1 ;

  // register rg_out
  assign rg_out_D_IN =
	     rg_s ?
	       acc2__h562 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697 ;
  assign rg_out_EN = rg_inp_valid ;

  // register rg_out_valid
  assign rg_out_valid_D_IN = rg_inp_valid ;
  assign rg_out_valid_EN = 1'd1 ;

  // register rg_s
  assign rg_s_D_IN = start_s ;
  assign rg_s_EN = EN_start ;

  // remaining internal signals
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 =
	     mant_a_adj__h18609 < mant_b_adj__h18611 ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506 =
	     { y__h139852 ^ x__h139851,
	       y__h139697 ^
	       IF_mant_a_adj8609_BIT_0_AND_mant_b_adj8611_BIT_ETC__q26[1],
	       mant_a_adj__h18609[0] ^ mant_b_adj__h18611[0] } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507 =
	     { y__h140160 ^ x__h140159,
	       y__h140006 ^ x__h140005,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508 =
	     { y__h140468 ^ x__h140467,
	       y__h140314 ^ x__h140313,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509 =
	     { y__h140776 ^ x__h140775,
	       y__h140622 ^ x__h140621,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510 =
	     { y__h141084 ^ x__h141083,
	       y__h140930 ^ x__h140929,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511 =
	     { y__h141392 ^ x__h141391,
	       y__h141238 ^ x__h141237,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512 =
	     { y__h141700 ^ x__h141699,
	       y__h141546 ^ x__h141545,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513 =
	     { y__h142008 ^ x__h142007,
	       y__h141854 ^ x__h141853,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514 =
	     { y__h142316 ^ x__h142315,
	       y__h142162 ^ x__h142161,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515 =
	     { y__h142624 ^ x__h142623,
	       y__h142470 ^ x__h142469,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516 =
	     { y__h142932 ^ x__h142931,
	       y__h142778 ^ x__h142777,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517 =
	     { y__h143240 ^ x__h143239,
	       y__h143086 ^ x__h143085,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518 =
	     { y__h143548 ^ x__h143547,
	       y__h143394 ^ x__h143393,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519 =
	     { y__h143856 ^ x__h143855,
	       y__h143702 ^ x__h143701,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520 =
	     { x__h144268 ^ y__h144269,
	       y__h144010 ^ x__h144009,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706 =
	     { y__h156969 ^ x__h156968,
	       y__h156814 ^ IF_x56616_OR_y56617_THEN_3_ELSE_1__q28[1],
	       ~y__h156617 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707 =
	     { y__h157277 ^ x__h157276,
	       y__h157123 ^ x__h157122,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708 =
	     { y__h157585 ^ x__h157584,
	       y__h157431 ^ x__h157430,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709 =
	     { y__h157893 ^ x__h157892,
	       y__h157739 ^ x__h157738,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710 =
	     { y__h158201 ^ x__h158200,
	       y__h158047 ^ x__h158046,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711 =
	     { y__h158509 ^ x__h158508,
	       y__h158355 ^ x__h158354,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712 =
	     { y__h158817 ^ x__h158816,
	       y__h158663 ^ x__h158662,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713 =
	     { y__h159125 ^ x__h159124,
	       y__h158971 ^ x__h158970,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714 =
	     { y__h159433 ^ x__h159432,
	       y__h159279 ^ x__h159278,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715 =
	     { y__h159741 ^ x__h159740,
	       y__h159587 ^ x__h159586,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716 =
	     { y__h160049 ^ x__h160048,
	       y__h159895 ^ x__h159894,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717 =
	     { y__h160357 ^ x__h160356,
	       y__h160203 ^ x__h160202,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718 =
	     { y__h160665 ^ x__h160664,
	       y__h160511 ^ x__h160510,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719 =
	     { y__h160973 ^ x__h160972,
	       y__h160819 ^ x__h160818,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720 =
	     { x__h161385 ^ y__h161386,
	       y__h161127 ^ x__h161126,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906 =
	     { y__h148410 ^ x__h148409,
	       y__h148255 ^ IF_x48057_OR_y48058_THEN_3_ELSE_1__q27[1],
	       ~y__h148058 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907 =
	     { y__h148718 ^ x__h148717,
	       y__h148564 ^ x__h148563,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908 =
	     { y__h149026 ^ x__h149025,
	       y__h148872 ^ x__h148871,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909 =
	     { y__h149334 ^ x__h149333,
	       y__h149180 ^ x__h149179,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910 =
	     { y__h149642 ^ x__h149641,
	       y__h149488 ^ x__h149487,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911 =
	     { y__h149950 ^ x__h149949,
	       y__h149796 ^ x__h149795,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912 =
	     { y__h150258 ^ x__h150257,
	       y__h150104 ^ x__h150103,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913 =
	     { y__h150566 ^ x__h150565,
	       y__h150412 ^ x__h150411,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914 =
	     { y__h150874 ^ x__h150873,
	       y__h150720 ^ x__h150719,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915 =
	     { y__h151182 ^ x__h151181,
	       y__h151028 ^ x__h151027,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916 =
	     { y__h151490 ^ x__h151489,
	       y__h151336 ^ x__h151335,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917 =
	     { y__h151798 ^ x__h151797,
	       y__h151644 ^ x__h151643,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918 =
	     { y__h152106 ^ x__h152105,
	       y__h151952 ^ x__h151951,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919 =
	     { y__h152414 ^ x__h152413,
	       y__h152260 ^ x__h152259,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920 =
	     { x__h152826 ^ y__h152827,
	       y__h152568 ^ x__h152567,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       rg_c[30:23] :
	       prod_exp__h18658 ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056 =
	     { y__h182276 ^ x__h182275,
	       y__h182125 ^
	       IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31[1],
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057 =
	     { y__h182576 ^ x__h182575,
	       y__h182426 ^ x__h182425,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058 =
	     { y__h182876 ^ x__h182875,
	       y__h182726 ^ x__h182725,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057 } ;
  assign IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ||
	      _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 &&
	      { x_BIT_0__BIT_0___h45628,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      8'b01000000 &&
	      y__h64127) ?
	       32'hFFFFFF81 :
	       32'hFFFFFF80 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356 =
	     (x_BIT_0__BIT_0___h45628 &&
	      { x_BIT_0__BIT_0___h61608,
		x_BIT_0__BIT_0___h45628,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      9'b010000000) ?
	       { 24'd0,
		 x__h55651 & y__h55652,
		 _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350 } :
	       fraction___2__h53292 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387 =
	     { y__h64127 ^ x__h64126,
	       y__h63977 ^ x__h63976,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386 } ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ?
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356 :
	       _theResult_____2_fst__h37277 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[1] &
	      _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[0]) ?
	       33'd4 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059 =
	     { y__h183176 ^ x__h183175,
	       y__h183026 ^ x__h183025,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058 } ;
  assign IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392 =
	     y__h64127 ?
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387 :
	       { y__h63977,
		 y__h63827,
		 y__h63677,
		 y__h63527,
		 y__h63377,
		 y__h63226,
		 x__h63036,
		 y__h63037 } ;
  assign IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42 =
	     (IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[0] &
	      IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43 =
	     (IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[0] &
	      rg_c[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066 =
	     _theResult_____2__h163839[23] ?
	       { 21'd0,
		 x__h183325,
		 IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059 } :
	       { 22'd0,
		 y__h183176,
		 y__h183026,
		 y__h182876,
		 y__h182726,
		 y__h182576,
		 y__h182426,
		 y__h182276,
		 y__h182125,
		 ~IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2110 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[0] ?
	       product__h3080 :
	       32'd0 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[1] ?
	       carry__h3017 :
	       32'd0 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[1] ?
	       product__h3016 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2110 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[2] ?
	       carry__h2953 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[2] ?
	       product__h2952 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[3] ?
	       carry__h2889 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[3] ?
	       product__h2888 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[4] ?
	       carry__h2825 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[4] ?
	       product__h2824 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[5] ?
	       carry__h2761 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[5] ?
	       product__h2760 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[6] ?
	       carry__h2697 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[6] ?
	       product__h2696 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[7] ?
	       product__h2632 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[7] ?
	       carry__h2633 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373 =
	     x__h2487 ^ y__h2488 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375 =
	     y__h8362 ^ x__h8361 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377 =
	     y__h8208 ^ x__h8207 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379 =
	     y__h8054 ^ x__h8053 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381 =
	     y__h7900 ^ x__h7899 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383 =
	     y__h7746 ^ x__h7745 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385 =
	     y__h7592 ^ x__h7591 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387 =
	     y__h7438 ^ x__h7437 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389 =
	     y__h7284 ^ x__h7283 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391 =
	     y__h7130 ^ x__h7129 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393 =
	     y__h6976 ^ x__h6975 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395 =
	     y__h6822 ^ x__h6821 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397 =
	     y__h6668 ^ x__h6667 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399 =
	     y__h6514 ^ x__h6513 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401 =
	     y__h6360 ^ x__h6359 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403 =
	     y__h6206 ^ x__h6205 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405 =
	     y__h6052 ^ x__h6051 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407 =
	     y__h5898 ^ x__h5897 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409 =
	     y__h5744 ^ x__h5743 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411 =
	     y__h5590 ^ x__h5589 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413 =
	     y__h5436 ^ x__h5435 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415 =
	     y__h5282 ^ x__h5281 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417 =
	     y__h5128 ^ x__h5127 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419 =
	     y__h4974 ^ x__h4973 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421 =
	     y__h4820 ^ x__h4819 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423 =
	     y__h4666 ^ x__h4665 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425 =
	     y__h4512 ^ x__h4511 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427 =
	     y__h4358 ^ x__h4357 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429 =
	     y__h4204 ^ x__h4203 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431 =
	     y__h4050 ^ x__h4049 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433 =
	     y__h3895 ^
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42[1] ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[0] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[0] ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470 =
	     (b__h1501[7] ?
		sign___1__h1563 :
		SEXT_rg_a_BITS_7_TO_0_079___d2080[7]) ?
	       product___1__h1619 :
	       product__h1510 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683 =
	     { y__h11873 ^ x__h11872,
	       y__h11719 ^ x__h11718,
	       y__h11564 ^
	       IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43[1],
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[0] ^
	       rg_c[0] } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684 =
	     { y__h12181 ^ x__h12180,
	       y__h12027 ^ x__h12026,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685 =
	     { y__h12489 ^ x__h12488,
	       y__h12335 ^ x__h12334,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686 =
	     { y__h12797 ^ x__h12796,
	       y__h12643 ^ x__h12642,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687 =
	     { y__h13105 ^ x__h13104,
	       y__h12951 ^ x__h12950,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688 =
	     { y__h13413 ^ x__h13412,
	       y__h13259 ^ x__h13258,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689 =
	     { y__h13721 ^ x__h13720,
	       y__h13567 ^ x__h13566,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690 =
	     { y__h14029 ^ x__h14028,
	       y__h13875 ^ x__h13874,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691 =
	     { y__h14337 ^ x__h14336,
	       y__h14183 ^ x__h14182,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692 =
	     { y__h14645 ^ x__h14644,
	       y__h14491 ^ x__h14490,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693 =
	     { y__h14953 ^ x__h14952,
	       y__h14799 ^ x__h14798,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694 =
	     { y__h15261 ^ x__h15260,
	       y__h15107 ^ x__h15106,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695 =
	     { y__h15569 ^ x__h15568,
	       y__h15415 ^ x__h15414,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696 =
	     { y__h15877 ^ x__h15876,
	       y__h15723 ^ x__h15722,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697 =
	     { x__h1475 ^ y__h1476,
	       y__h16031 ^ x__h16030,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC__q35 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2110 &
	     shift_a__h3013 ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29 =
	     (IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] &
	      IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[24] ?
	       _theResult_____2_fst__h163842 :
	       sum_exp__h18612 ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[24] ?
	       _theResult_____2__h163839 :
	       sum_mant__h188982 ;
  assign IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31 =
	     (~IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_INV_y05495_THEN_3_ELSE_1__q18 = (~y__h105495) ? 33'd3 : 33'd1 ;
  assign IF_INV_y1584_THEN_3_ELSE_1__q16 = (~y__h71584) ? 33'd3 : 33'd1 ;
  assign IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086 =
	     b__h1501[7] ? b___1__h1562 : b__h1501 ;
  assign IF_mant_a_adj5606_BIT_0_AND_y7019_THEN_2_ELSE_0__q21 =
	     (mant_a_adj__h95606[0] & y__h97019) ? 33'd2 : 33'd0 ;
  assign IF_mant_a_adj8609_BIT_0_AND_mant_b_adj8611_BIT_ETC__q26 =
	     (mant_a_adj__h18609[0] & mant_b_adj__h18611[0]) ? 33'd2 : 33'd0 ;
  assign IF_mant_b_adj29572_BIT_0_AND_y30985_THEN_2_ELSE_0__q22 =
	     (mant_b_adj__h129572[0] & y__h130985) ? 33'd2 : 33'd0 ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922 =
	     rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 ?
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520 :
	       (IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 ?
		  IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720 :
		  IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920) ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[5] ^
	       x__h165919,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[4] ^
	       x__h165769,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[3] ^
	       x__h165619,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[2] ^
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29[1],
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] ^
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[0] } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[9] ^
	       x__h166519,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[8] ^
	       x__h166369,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[7] ^
	       x__h166219,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[6] ^
	       x__h166069,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[13] ^
	       x__h167119,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[12] ^
	       x__h166969,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[11] ^
	       x__h166819,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[10] ^
	       x__h166669,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[17] ^
	       x__h167719,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[16] ^
	       x__h167569,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[15] ^
	       x__h167419,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[14] ^
	       x__h167269,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[21] ^
	       x__h168319,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[20] ^
	       x__h168169,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[19] ^
	       x__h168019,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[18] ^
	       x__h167869,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003 } ;
  assign IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q3 =
	     (rg_a[7] & rg_b[7]) ? 33'd2 : 33'd0 ;
  assign IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85 =
	     rg_b[1] ? product__h29428 : cin__h29431 ;
  assign IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92 =
	     rg_b[2] ? carry__h29365 : b__h29366 ;
  assign IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96 =
	     rg_b[2] ?
	       product__h29364 :
	       IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85 ;
  assign IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103 =
	     rg_b[3] ?
	       carry__h29301 :
	       IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92 ;
  assign IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107 =
	     rg_b[3] ?
	       product__h29300 :
	       IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96 ;
  assign IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114 =
	     rg_b[4] ?
	       carry__h29237 :
	       IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103 ;
  assign IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118 =
	     rg_b[4] ?
	       product__h29236 :
	       IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107 ;
  assign IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125 =
	     rg_b[5] ?
	       carry__h29173 :
	       IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114 ;
  assign IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129 =
	     rg_b[5] ?
	       product__h29172 :
	       IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118 ;
  assign IF_x05494_OR_y05495_THEN_3_ELSE_1__q17 =
	     (x__h105494 | y__h105495) ? 33'd3 : 33'd1 ;
  assign IF_x1583_OR_y1584_THEN_3_ELSE_1__q15 =
	     (x__h71583 | y__h71584) ? 33'd3 : 33'd1 ;
  assign IF_x3036_AND_y3037_THEN_2_ELSE_0__q12 =
	     (x__h63036 & y__h63037) ? 33'd2 : 33'd0 ;
  assign IF_x48057_OR_y48058_THEN_3_ELSE_1__q27 =
	     (x__h148057 | y__h148058) ? 33'd3 : 33'd1 ;
  assign IF_x56616_OR_y56617_THEN_3_ELSE_1__q28 =
	     (x__h156616 | y__h156617) ? 33'd3 : 33'd1 ;
  assign IF_x6156_OR_y6157_THEN_3_ELSE_1__q13 =
	     (x__h46156 | y__h46157) ? 33'd3 : 33'd1 ;
  assign IF_x_BIT_0__BIT_0_1608_THEN_2_ELSE_0__q11 =
	     x_BIT_0__BIT_0___h61608 ? 33'd2 : 33'd0 ;
  assign IF_x_BIT_0__BIT_0_5628_THEN_2_ELSE_0__q10 =
	     x_BIT_0__BIT_0___h45628 ? 33'd2 : 33'd0 ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140 =
	     { y__h122742 ^ x__h122741,
	       y__h122588 ^
	       IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23[1],
	       ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[0] } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141 =
	     { y__h123048 ^ x__h123047,
	       y__h122895 ^ x__h122894,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142 =
	     { y__h123354 ^ x__h123353,
	       y__h123201 ^ x__h123200,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143 =
	     { y__h123660 ^ x__h123659,
	       y__h123507 ^ x__h123506,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144 =
	     { y__h123966 ^ x__h123965,
	       y__h123813 ^ x__h123812,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145 =
	     { y__h124272 ^ x__h124271,
	       y__h124119 ^ x__h124118,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146 =
	     { y__h124578 ^ x__h124577,
	       y__h124425 ^ x__h124424,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147 =
	     { y__h124884 ^ x__h124883,
	       y__h124731 ^ x__h124730,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148 =
	     { y__h125190 ^ x__h125189,
	       y__h125037 ^ x__h125036,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149 =
	     { y__h125496 ^ x__h125495,
	       y__h125343 ^ x__h125342,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150 =
	     { y__h125802 ^ x__h125801,
	       y__h125649 ^ x__h125648,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699 =
	     { y__h88776 ^ x__h88775,
	       y__h88622 ^
	       IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19[1],
	       ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[0] } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700 =
	     { y__h89082 ^ x__h89081,
	       y__h88929 ^ x__h88928,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701 =
	     { y__h89388 ^ x__h89387,
	       y__h89235 ^ x__h89234,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702 =
	     { y__h89694 ^ x__h89693,
	       y__h89541 ^ x__h89540,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703 =
	     { y__h90000 ^ x__h89999,
	       y__h89847 ^ x__h89846,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704 =
	     { y__h90306 ^ x__h90305,
	       y__h90153 ^ x__h90152,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705 =
	     { y__h90612 ^ x__h90611,
	       y__h90459 ^ x__h90458,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706 =
	     { y__h90918 ^ x__h90917,
	       y__h90765 ^ x__h90764,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707 =
	     { y__h91224 ^ x__h91223,
	       y__h91071 ^ x__h91070,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708 =
	     { y__h91530 ^ x__h91529,
	       y__h91377 ^ x__h91376,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709 =
	     { y__h91836 ^ x__h91835,
	       y__h91683 ^ x__h91682,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708 } ;
  assign INV_mant_a_adj8609__q25 = ~mant_a_adj__h18609 ;
  assign INV_mant_b_adj8611__q24 = ~mant_b_adj__h18611 ;
  assign INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003 =
	     y__h115335 ^ x__h115334 ;
  assign INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002 =
	     y__h115486 ^ x__h115485 ;
  assign INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008 =
	     { y__h115637 ^ x__h115636,
	       INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
	       INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
	       INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
	       INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
	       y__h105495 } ;
  assign INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009 =
	     { y__h115939 ^ x__h115938,
	       y__h115788 ^ x__h115787,
	       INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008 } ;
  assign INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005 =
	     y__h115032 ^ IF_INV_y05495_THEN_3_ELSE_1__q18[1] ;
  assign INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004 =
	     y__h115184 ^ x__h115183 ;
  assign INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564 =
	     y__h81066 ^ IF_INV_y1584_THEN_3_ELSE_1__q16[1] ;
  assign INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563 =
	     y__h81218 ^ x__h81217 ;
  assign INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562 =
	     y__h81369 ^ x__h81368 ;
  assign INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561 =
	     y__h81520 ^ x__h81519 ;
  assign INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567 =
	     { y__h81671 ^ x__h81670,
	       INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
	       INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
	       INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
	       INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
	       y__h71584 } ;
  assign INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568 =
	     { y__h81973 ^ x__h81972,
	       y__h81822 ^ x__h81821,
	       INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567 } ;
  assign INV_rg_c_BITS_30_TO_23__q14 = ~rg_c[30:23] ;
  assign NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154 =
	     !_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882 &&
	     { 8'd0,
	       y__h125955 ^ x__h125954,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150 &
	       rg_c[22:0] } ==
	     32'd0 ;
  assign SEXT_rg_a_BITS_7_TO_0_079___d2080 =
	     { {24{rg_a_BITS_7_TO_0__q34[7]}}, rg_a_BITS_7_TO_0__q34 } ;
  assign _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 =
	     exp_a__h18601 <= exp_b__h18605 ;
  assign _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70156 ;
  assign _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70219 ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439 =
	     mant_a__h18603[{ x__h81474,
			      x__h81323,
			      x__h81172,
			      x__h81020,
			      ~y__h71584 }] ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713 =
	     _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439 &&
	     { 8'd0,
	       y__h91989 ^ x__h91988,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709 &
	       prod_mant__h18654 } ==
	     32'd0 ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832 =
	     { mant_a_adj__h95606[3] ^ x__h97515,
	       mant_a_adj__h95606[2] ^ x__h97363,
	       mant_a_adj__h95606[1] ^
	       IF_mant_a_adj5606_BIT_0_AND_y7019_THEN_2_ELSE_0__q21[1],
	       mant_a_adj__h95606[0] ^ y__h97019 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834 =
	     { mant_a_adj__h95606[7] ^ x__h98123,
	       mant_a_adj__h95606[6] ^ x__h97971,
	       mant_a_adj__h95606[5] ^ x__h97819,
	       mant_a_adj__h95606[4] ^ x__h97667,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836 =
	     { mant_a_adj__h95606[11] ^ x__h98731,
	       mant_a_adj__h95606[10] ^ x__h98579,
	       mant_a_adj__h95606[9] ^ x__h98427,
	       mant_a_adj__h95606[8] ^ x__h98275,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838 =
	     { mant_a_adj__h95606[15] ^ x__h99339,
	       mant_a_adj__h95606[14] ^ x__h99187,
	       mant_a_adj__h95606[13] ^ x__h99035,
	       mant_a_adj__h95606[12] ^ x__h98883,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840 =
	     { mant_a_adj__h95606[19] ^ x__h99947,
	       mant_a_adj__h95606[18] ^ x__h99795,
	       mant_a_adj__h95606[17] ^ x__h99643,
	       mant_a_adj__h95606[16] ^ x__h99491,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842 =
	     { mant_a_adj__h95606[23] ^ x__h100555,
	       mant_a_adj__h95606[22] ^ x__h100403,
	       mant_a_adj__h95606[21] ^ x__h100251,
	       mant_a_adj__h95606[20] ^ x__h100099,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844 =
	     { mant_a_adj__h95606[27] ^ x__h101163,
	       mant_a_adj__h95606[26] ^ x__h101011,
	       mant_a_adj__h95606[25] ^ x__h100859,
	       mant_a_adj__h95606[24] ^ x__h100707,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846 =
	     { mant_a_adj__h95606[31] ^ y__h96498,
	       mant_a_adj__h95606[30] ^ x__h101619,
	       mant_a_adj__h95606[29] ^ x__h101467,
	       mant_a_adj__h95606[28] ^ x__h101315,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147 =
	     x__h29665 | y__h29666 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141 =
	     x__h29049 ^ cin__h29029 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 =
	     y__h32428 ^ x__h32427 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 =
	     y__h31060 ^ x__h31059 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243 =
	     { y__h30604 ^ x__h30603,
	       y__h30451 ^
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9[2],
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[1] ^
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[0],
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[0] } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 =
	     { y__h30908 ^ x__h30907,
	       y__h30756 ^ x__h30755,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348 =
	     { y__h55052 ^ x__h55051,
	       y__h54901 ^ IF_x_BIT_0__BIT_0_1608_THEN_2_ELSE_0__q11[1],
	       ~x_BIT_0__BIT_0___h61608 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349 =
	     { y__h55352 ^ x__h55351,
	       y__h55202 ^ x__h55201,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350 =
	     { y__h55652 ^ x__h55651,
	       y__h55502 ^ x__h55501,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385 =
	     { y__h63527 ^ x__h63526,
	       y__h63377 ^ x__h63376,
	       y__h63226 ^ IF_x3036_AND_y3037_THEN_2_ELSE_0__q12[1],
	       x__h63036 ^ y__h63037 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386 =
	     { y__h63827 ^ x__h63826,
	       y__h63677 ^ x__h63676,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882 =
	     mant_b__h18607[{ x__h115440,
			      x__h115289,
			      x__h115138,
			      x__h114986,
			      ~y__h105495 }] ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273 =
	     { mant_b_adj__h129572[3] ^ x__h131481,
	       mant_b_adj__h129572[2] ^ x__h131329,
	       mant_b_adj__h129572[1] ^
	       IF_mant_b_adj29572_BIT_0_AND_y30985_THEN_2_ELSE_0__q22[1],
	       mant_b_adj__h129572[0] ^ y__h130985 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275 =
	     { mant_b_adj__h129572[7] ^ x__h132089,
	       mant_b_adj__h129572[6] ^ x__h131937,
	       mant_b_adj__h129572[5] ^ x__h131785,
	       mant_b_adj__h129572[4] ^ x__h131633,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277 =
	     { mant_b_adj__h129572[11] ^ x__h132697,
	       mant_b_adj__h129572[10] ^ x__h132545,
	       mant_b_adj__h129572[9] ^ x__h132393,
	       mant_b_adj__h129572[8] ^ x__h132241,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279 =
	     { mant_b_adj__h129572[15] ^ x__h133305,
	       mant_b_adj__h129572[14] ^ x__h133153,
	       mant_b_adj__h129572[13] ^ x__h133001,
	       mant_b_adj__h129572[12] ^ x__h132849,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281 =
	     { mant_b_adj__h129572[19] ^ x__h133913,
	       mant_b_adj__h129572[18] ^ x__h133761,
	       mant_b_adj__h129572[17] ^ x__h133609,
	       mant_b_adj__h129572[16] ^ x__h133457,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283 =
	     { mant_b_adj__h129572[23] ^ x__h134521,
	       mant_b_adj__h129572[22] ^ x__h134369,
	       mant_b_adj__h129572[21] ^ x__h134217,
	       mant_b_adj__h129572[20] ^ x__h134065,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285 =
	     { mant_b_adj__h129572[27] ^ x__h135129,
	       mant_b_adj__h129572[26] ^ x__h134977,
	       mant_b_adj__h129572[25] ^ x__h134825,
	       mant_b_adj__h129572[24] ^ x__h134673,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287 =
	     { mant_b_adj__h129572[31] ^ y__h130464,
	       mant_b_adj__h129572[30] ^ x__h135585,
	       mant_b_adj__h129572[29] ^ x__h135433,
	       mant_b_adj__h129572[28] ^ x__h135281,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285 } ;
  assign _theResult_____2__h163839 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] ?
	       { 8'd0,
		 x__h168619 &
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23],
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23] ^
		 x__h168619,
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22] ^
		 x__h168469,
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005 } :
	       mant_mid___1__h163838 ;
  assign _theResult_____2_fst__h163842 =
	     { 1'd0,
	       IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066 } ;
  assign _theResult_____2_fst__h37277 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ?
	       32'b0 :
	       _theResult_____2_fst__h37281 ;
  assign _theResult_____2_fst__h37281 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 &&
	      { x_BIT_0__BIT_0___h45628,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      8'b01000000) ?
	       _theResult_____2_fst__h37335 :
	       fraction___3__h37279 ;
  assign _theResult_____2_fst__h37335 =
	     { 23'd0,
	       y__h64127 && x__h64276,
	       IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392 } ;
  assign _theResult_____3_snd__h70087 =
	     rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 ?
	       sign_a__h18600 :
	       _theResult_____3_snd__h70092 ;
  assign _theResult_____3_snd__h70092 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 ?
	       rg_c[31] :
	       sign_a__h18600 ;
  assign _theResult___snd_fst__h70223 =
	     _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713 ?
	       mant_a_adj__h95606 :
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846 ;
  assign _theResult___snd_snd_fst__h104134 =
	     NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154 ?
	       mant_b_adj__h129572 :
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287 ;
  assign a___1__h1615 = ~SEXT_rg_a_BITS_7_TO_0_079___d2080 + 32'd1 ;
  assign acc2__h562 =
	     { _theResult_____3_snd__h70087,
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32[7:0],
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33[22:0] } ;
  assign b___1__h1562 = ~b__h1501 + 32'd1 ;
  assign b__h1501 = { {24{rg_b_BITS_7_TO_0__q1[7]}}, rg_b_BITS_7_TO_0__q1 } ;
  assign b__h29028 =
	     rg_b[6] ?
	       carry__h29109 :
	       IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125 ;
  assign b__h29366 = rg_b[1] ? carry__h29429 : 32'd0 ;
  assign carry__h2633 = { x252_OR_y253__q41[30:0], 1'd0 } ;
  assign carry__h2697 = { x718_OR_y719__q40[30:0], 1'd0 } ;
  assign carry__h2761 = { x782_OR_y783__q39[30:0], 1'd0 } ;
  assign carry__h2825 = { x846_OR_y847__q38[30:0], 1'd0 } ;
  assign carry__h2889 = { x910_OR_y911__q37[30:0], 1'd0 } ;
  assign carry__h29109 = { x9130_OR_y9131__q8[30:0], 1'd0 } ;
  assign carry__h29173 = { x9194_OR_y9195__q7[30:0], 1'd0 } ;
  assign carry__h29237 = { x9258_OR_y9259__q6[30:0], 1'd0 } ;
  assign carry__h29301 = { x9322_OR_y9323__q5[30:0], 1'd0 } ;
  assign carry__h29365 = { x9386_OR_y9387__q4[30:0], 1'd0 } ;
  assign carry__h29429 = { cin9431_AND_partial_product9425__q2[30:0], 1'd0 } ;
  assign carry__h2953 = { x974_OR_y975__q36[30:0], 1'd0 } ;
  assign carry__h3017 =
	     { IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC__q35[30:0],
	       1'd0 } ;
  assign cin9431_AND_partial_product9425__q2 =
	     cin__h29431 & partial_product__h29425 ;
  assign cin__h29029 =
	     rg_b[6] ?
	       product__h29108 :
	       IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129 ;
  assign cin__h29431 = rg_b[0] ? product__h29492 : 32'd0 ;
  assign exp_a__h18601 = { 24'd0, prod_exp__h18658 } ;
  assign exp_b__h18605 = { 24'd0, rg_c[30:23] } ;
  assign exp_diff__h70154 =
	     { x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h119366,
	       x__h115893,
	       x__h115742,
	       x__h115591,
	       x__h115440,
	       x__h115289,
	       x__h115138,
	       x__h114986,
	       ~y__h105495 } ;
  assign exp_diff__h70217 =
	     { x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h85400,
	       x__h81927,
	       x__h81776,
	       x__h81625,
	       x__h81474,
	       x__h81323,
	       x__h81172,
	       x__h81020,
	       ~y__h71584 } ;
  assign exp_diff_sub__h70156 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       y__h114359,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119411,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119260,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119109,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019 } ;
  assign exp_diff_sub__h70219 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       y__h80393,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85445,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85294,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85143,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578 } ;
  assign fraction___2__h53292 = { 25'd0, x__h54231 } ;
  assign fraction___3__h37279 = { 24'd0, x__h38248 } ;
  assign mant_a__h18603 = { 9'd1, prod_mant__h18654 } ;
  assign mant_a_adj__h18609 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       _theResult___snd_fst__h70223 :
	       mant_a__h18603 ;
  assign mant_a_adj__h95606 = mant_a__h18603 >> exp_diff__h70217 ;
  assign mant_b__h18607 = { 9'd1, rg_c[22:0] } ;
  assign mant_b_adj__h129572 = mant_b__h18607 >> exp_diff__h70154 ;
  assign mant_b_adj__h18611 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       mant_b__h18607 :
	       _theResult___snd_snd_fst__h104134 ;
  assign mant_mid___1__h163838 =
	     { 9'd0,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23:1] } ;
  assign partial_product__h29023 = { 18'd1, rg_a[6:0], 7'd0 } ;
  assign partial_product__h29105 = { 19'd1, rg_a[6:0], 6'd0 } ;
  assign partial_product__h29169 = { 20'd1, rg_a[6:0], 5'd0 } ;
  assign partial_product__h29233 = { 21'd1, rg_a[6:0], 4'd0 } ;
  assign partial_product__h29297 = { 22'd1, rg_a[6:0], 3'd0 } ;
  assign partial_product__h29361 = { 23'd1, rg_a[6:0], 2'd0 } ;
  assign partial_product__h29425 = { 24'd1, rg_a[6:0], 1'd0 } ;
  assign prod_exp__h18658 =
	     { x__h106543,
	       x__h106393,
	       x__h106243,
	       x__h106093,
	       x__h105943,
	       x__h105793,
	       x__h105642,
	       x__h105496 } ;
  assign prod_mant__h18654 =
	     { IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20[6:0],
	       16'b0 } ;
  assign product___1__h1619 =
	     { ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 } +
	     32'd1 ;
  assign product__h1510 =
	     { IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 } ;
  assign product__h2632 =
	     x__h2655 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174 ;
  assign product__h2696 =
	     x__h3219 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163 ;
  assign product__h2760 =
	     x__h3203 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152 ;
  assign product__h2824 =
	     x__h3187 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141 ;
  assign product__h2888 =
	     x__h3171 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130 ;
  assign product__h29108 =
	     x__h29632 ^
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129 ;
  assign product__h29172 =
	     x__h29616 ^
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118 ;
  assign product__h29236 =
	     x__h29600 ^
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107 ;
  assign product__h29300 =
	     x__h29584 ^
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96 ;
  assign product__h29364 =
	     x__h29568 ^
	     IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85 ;
  assign product__h29428 = partial_product__h29425 ^ cin__h29431 ;
  assign product__h29492 = { 25'd1, rg_a[6:0] } ;
  assign product__h2952 =
	     x__h3155 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119 ;
  assign product__h3016 =
	     shift_a__h3013 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2110 ;
  assign product__h3080 =
	     SEXT_rg_a_BITS_7_TO_0_079___d2080[7] ?
	       a___1__h1615 :
	       SEXT_rg_a_BITS_7_TO_0_079___d2080 ;
  assign rg_a_BITS_7_TO_0__q34 = rg_a[7:0] ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116542,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116391,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116240,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116089,
	       INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117146,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116995,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116844,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116693,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117750,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117599,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117448,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117297,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118354,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118203,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118052,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117901,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118958,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118807,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118656,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118505,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 =
	     x__h106541 | y__h106542 ;
  assign rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 =
	     sign_a__h18600 == rg_c[31] ;
  assign rg_b_BITS_7_TO_0__q1 = rg_b[7:0] ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 =
	     x__h72630 | y__h72631 ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82576,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82425,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82274,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82123,
	       INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83180,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83029,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82878,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82727,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83784,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83633,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83482,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83331,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84388,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84237,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84086,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83935,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84992,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84841,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84690,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84539,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576 } ;
  assign shift_a__h2629 = { product__h3080[24:0], 7'd0 } ;
  assign shift_a__h2693 = { product__h3080[25:0], 6'd0 } ;
  assign shift_a__h2757 = { product__h3080[26:0], 5'd0 } ;
  assign shift_a__h2821 = { product__h3080[27:0], 4'd0 } ;
  assign shift_a__h2885 = { product__h3080[28:0], 3'd0 } ;
  assign shift_a__h2949 = { product__h3080[29:0], 2'd0 } ;
  assign shift_a__h3013 = { product__h3080[30:0], 1'd0 } ;
  assign sign___1__h1563 = ~SEXT_rg_a_BITS_7_TO_0_079___d2080[7] ;
  assign sign_a__h18600 = rg_a[15] ^ rg_b[15] ;
  assign sum_exp__h18612 =
	     { 24'd0,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012 } ;
  assign sum_mant__h188982 =
	     { 9'd0,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22:0] } ;
  assign x252_OR_y253__q41 = x__h3252 | y__h3253 ;
  assign x718_OR_y719__q40 = x__h2718 | y__h2719 ;
  assign x782_OR_y783__q39 = x__h2782 | y__h2783 ;
  assign x846_OR_y847__q38 = x__h2846 | y__h2847 ;
  assign x910_OR_y911__q37 = x__h2910 | y__h2911 ;
  assign x9130_OR_y9131__q8 = x__h29130 | y__h29131 ;
  assign x9194_OR_y9195__q7 = x__h29194 | y__h29195 ;
  assign x9258_OR_y9259__q6 = x__h29258 | y__h29259 ;
  assign x9322_OR_y9323__q5 = x__h29322 | y__h29323 ;
  assign x9386_OR_y9387__q4 = x__h29386 | y__h29387 ;
  assign x974_OR_y975__q36 = x__h2974 | y__h2975 ;
  assign x_BIT_0__BIT_0___h45628 = y__h31212 ^ x__h31211 ;
  assign x_BIT_0__BIT_0___h61608 = y__h31364 ^ x__h31363 ;
  assign x__h100099 = x__h99947 & mant_a_adj__h95606[19] ;
  assign x__h100251 = x__h100099 & mant_a_adj__h95606[20] ;
  assign x__h100403 = x__h100251 & mant_a_adj__h95606[21] ;
  assign x__h100555 = x__h100403 & mant_a_adj__h95606[22] ;
  assign x__h100707 = x__h100555 & mant_a_adj__h95606[23] ;
  assign x__h100859 = x__h100707 & mant_a_adj__h95606[24] ;
  assign x__h101011 = x__h100859 & mant_a_adj__h95606[25] ;
  assign x__h101163 = x__h101011 & mant_a_adj__h95606[26] ;
  assign x__h101315 = x__h101163 & mant_a_adj__h95606[27] ;
  assign x__h101467 = x__h101315 & mant_a_adj__h95606[28] ;
  assign x__h101619 = x__h101467 & mant_a_adj__h95606[29] ;
  assign x__h105494 = x__h105496 & INV_rg_c_BITS_30_TO_23__q14[0] ;
  assign x__h105496 = ~y__h46157 ;
  assign x__h105640 = x__h105642 & INV_rg_c_BITS_30_TO_23__q14[1] ;
  assign x__h105642 = y__h46351 ^ IF_x6156_OR_y6157_THEN_3_ELSE_1__q13[1] ;
  assign x__h105791 = x__h105793 & INV_rg_c_BITS_30_TO_23__q14[2] ;
  assign x__h105793 = y__h46504 ^ x__h46503 ;
  assign x__h105836 = x__h105640 | y__h105641 ;
  assign x__h105941 = x__h105943 & INV_rg_c_BITS_30_TO_23__q14[3] ;
  assign x__h105943 = y__h46656 ^ x__h46655 ;
  assign x__h105986 = x__h105791 | y__h105792 ;
  assign x__h106091 = x__h106093 & INV_rg_c_BITS_30_TO_23__q14[4] ;
  assign x__h106093 = y__h46808 ^ x__h46807 ;
  assign x__h106136 = x__h105941 | y__h105942 ;
  assign x__h106241 = x__h106243 & INV_rg_c_BITS_30_TO_23__q14[5] ;
  assign x__h106243 = y__h46960 ^ x__h46959 ;
  assign x__h106286 = x__h106091 | y__h106092 ;
  assign x__h106391 = x__h106393 & INV_rg_c_BITS_30_TO_23__q14[6] ;
  assign x__h106393 = y__h47112 ^ x__h47111 ;
  assign x__h106436 = x__h106241 | y__h106242 ;
  assign x__h106541 = x__h106543 & INV_rg_c_BITS_30_TO_23__q14[7] ;
  assign x__h106543 = y__h47264 ^ x__h47263 ;
  assign x__h106586 = x__h106391 | y__h106392 ;
  assign x__h114986 = y__h105686 ^ IF_x05494_OR_y05495_THEN_3_ELSE_1__q17[1] ;
  assign x__h115138 = y__h105837 ^ x__h105836 ;
  assign x__h11516 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[1] &
	     rg_c[1] ;
  assign x__h115183 = x__h114986 | y__h114987 ;
  assign x__h115289 = y__h105987 ^ x__h105986 ;
  assign x__h115334 = x__h115138 | y__h115139 ;
  assign x__h115440 = y__h106137 ^ x__h106136 ;
  assign x__h115485 = x__h115289 | y__h115290 ;
  assign x__h115591 = y__h106287 ^ x__h106286 ;
  assign x__h115636 = x__h115440 | y__h115441 ;
  assign x__h115742 = y__h106437 ^ x__h106436 ;
  assign x__h115787 = x__h115591 | y__h115592 ;
  assign x__h115893 = y__h106587 ^ x__h106586 ;
  assign x__h115938 = x__h115742 | y__h115743 ;
  assign x__h116089 = x__h115893 | y__h115894 ;
  assign x__h116240 = x__h119366 | y__h116045 ;
  assign x__h116391 = x__h119366 | y__h116196 ;
  assign x__h116542 = x__h119366 | y__h116347 ;
  assign x__h116693 = x__h119366 | y__h116498 ;
  assign x__h11671 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[2] &
	     rg_c[2] ;
  assign x__h116844 = x__h119366 | y__h116649 ;
  assign x__h116995 = x__h119366 | y__h116800 ;
  assign x__h117146 = x__h119366 | y__h116951 ;
  assign x__h11718 = x__h11516 | y__h11517 ;
  assign x__h117297 = x__h119366 | y__h117102 ;
  assign x__h117448 = x__h119366 | y__h117253 ;
  assign x__h117599 = x__h119366 | y__h117404 ;
  assign x__h117750 = x__h119366 | y__h117555 ;
  assign x__h117901 = x__h119366 | y__h117706 ;
  assign x__h118052 = x__h119366 | y__h117857 ;
  assign x__h118203 = x__h119366 | y__h118008 ;
  assign x__h11825 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[3] &
	     rg_c[3] ;
  assign x__h118354 = x__h119366 | y__h118159 ;
  assign x__h118505 = x__h119366 | y__h118310 ;
  assign x__h118656 = x__h119366 | y__h118461 ;
  assign x__h11872 = x__h11671 | y__h11672 ;
  assign x__h118807 = x__h119366 | y__h118612 ;
  assign x__h118958 = x__h119366 | y__h118763 ;
  assign x__h119109 = x__h119366 | y__h118914 ;
  assign x__h119260 = x__h119366 | y__h119065 ;
  assign x__h119366 =
	     ~rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign x__h119411 = x__h119366 | y__h119216 ;
  assign x__h11979 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[4] &
	     rg_c[4] ;
  assign x__h12026 = x__h11825 | y__h11826 ;
  assign x__h12133 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[5] &
	     rg_c[5] ;
  assign x__h12180 = x__h11979 | y__h11980 ;
  assign x__h122741 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[1] |
	     y__h122542 ;
  assign x__h12287 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[6] &
	     rg_c[6] ;
  assign x__h122894 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[2] |
	     y__h122696 ;
  assign x__h123047 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[3] |
	     y__h122849 ;
  assign x__h123200 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[4] |
	     y__h123002 ;
  assign x__h12334 = x__h12133 | y__h12134 ;
  assign x__h123353 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[5] |
	     y__h123155 ;
  assign x__h123506 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[6] |
	     y__h123308 ;
  assign x__h123659 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[7] |
	     y__h123461 ;
  assign x__h123812 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[8] |
	     y__h123614 ;
  assign x__h123965 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[9] |
	     y__h123767 ;
  assign x__h124118 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[10] |
	     y__h123920 ;
  assign x__h124271 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[11] |
	     y__h124073 ;
  assign x__h12441 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[7] &
	     rg_c[7] ;
  assign x__h124424 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[12] |
	     y__h124226 ;
  assign x__h124577 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[13] |
	     y__h124379 ;
  assign x__h124730 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[14] |
	     y__h124532 ;
  assign x__h12488 = x__h12287 | y__h12288 ;
  assign x__h124883 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[15] |
	     y__h124685 ;
  assign x__h125036 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[16] |
	     y__h124838 ;
  assign x__h125189 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[17] |
	     y__h124991 ;
  assign x__h125342 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[18] |
	     y__h125144 ;
  assign x__h125495 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[19] |
	     y__h125297 ;
  assign x__h125648 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[20] |
	     y__h125450 ;
  assign x__h125801 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[21] |
	     y__h125603 ;
  assign x__h12595 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[8] &
	     rg_c[8] ;
  assign x__h125954 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[22] |
	     y__h125756 ;
  assign x__h12642 = x__h12441 | y__h12442 ;
  assign x__h12749 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[9] &
	     rg_c[9] ;
  assign x__h12796 = x__h12595 | y__h12596 ;
  assign x__h12903 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[10] &
	     rg_c[10] ;
  assign x__h12950 = x__h12749 | y__h12750 ;
  assign x__h13057 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[11] &
	     rg_c[11] ;
  assign x__h13104 = x__h12903 | y__h12904 ;
  assign x__h131329 =
	     IF_mant_b_adj29572_BIT_0_AND_y30985_THEN_2_ELSE_0__q22[1] &
	     mant_b_adj__h129572[1] ;
  assign x__h131481 = x__h131329 & mant_b_adj__h129572[2] ;
  assign x__h131633 = x__h131481 & mant_b_adj__h129572[3] ;
  assign x__h131785 = x__h131633 & mant_b_adj__h129572[4] ;
  assign x__h131937 = x__h131785 & mant_b_adj__h129572[5] ;
  assign x__h132089 = x__h131937 & mant_b_adj__h129572[6] ;
  assign x__h13211 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[12] &
	     rg_c[12] ;
  assign x__h132241 = x__h132089 & mant_b_adj__h129572[7] ;
  assign x__h132393 = x__h132241 & mant_b_adj__h129572[8] ;
  assign x__h132545 = x__h132393 & mant_b_adj__h129572[9] ;
  assign x__h13258 = x__h13057 | y__h13058 ;
  assign x__h132697 = x__h132545 & mant_b_adj__h129572[10] ;
  assign x__h132849 = x__h132697 & mant_b_adj__h129572[11] ;
  assign x__h133001 = x__h132849 & mant_b_adj__h129572[12] ;
  assign x__h133153 = x__h133001 & mant_b_adj__h129572[13] ;
  assign x__h133305 = x__h133153 & mant_b_adj__h129572[14] ;
  assign x__h133457 = x__h133305 & mant_b_adj__h129572[15] ;
  assign x__h133609 = x__h133457 & mant_b_adj__h129572[16] ;
  assign x__h13365 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[13] &
	     rg_c[13] ;
  assign x__h133761 = x__h133609 & mant_b_adj__h129572[17] ;
  assign x__h133913 = x__h133761 & mant_b_adj__h129572[18] ;
  assign x__h134065 = x__h133913 & mant_b_adj__h129572[19] ;
  assign x__h13412 = x__h13211 | y__h13212 ;
  assign x__h134217 = x__h134065 & mant_b_adj__h129572[20] ;
  assign x__h134369 = x__h134217 & mant_b_adj__h129572[21] ;
  assign x__h134521 = x__h134369 & mant_b_adj__h129572[22] ;
  assign x__h134673 = x__h134521 & mant_b_adj__h129572[23] ;
  assign x__h134825 = x__h134673 & mant_b_adj__h129572[24] ;
  assign x__h134977 = x__h134825 & mant_b_adj__h129572[25] ;
  assign x__h135129 = x__h134977 & mant_b_adj__h129572[26] ;
  assign x__h13519 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[14] &
	     rg_c[14] ;
  assign x__h135281 = x__h135129 & mant_b_adj__h129572[27] ;
  assign x__h135433 = x__h135281 & mant_b_adj__h129572[28] ;
  assign x__h135585 = x__h135433 & mant_b_adj__h129572[29] ;
  assign x__h13566 = x__h13365 | y__h13366 ;
  assign x__h13673 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[15] &
	     rg_c[15] ;
  assign x__h13720 = x__h13519 | y__h13520 ;
  assign x__h13827 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[16] &
	     rg_c[16] ;
  assign x__h13874 = x__h13673 | y__h13674 ;
  assign x__h139649 = mant_a_adj__h18609[1] & mant_b_adj__h18611[1] ;
  assign x__h139804 = mant_a_adj__h18609[2] & mant_b_adj__h18611[2] ;
  assign x__h13981 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[17] &
	     rg_c[17] ;
  assign x__h139851 = x__h139649 | y__h139650 ;
  assign x__h139958 = mant_a_adj__h18609[3] & mant_b_adj__h18611[3] ;
  assign x__h140005 = x__h139804 | y__h139805 ;
  assign x__h140112 = mant_a_adj__h18609[4] & mant_b_adj__h18611[4] ;
  assign x__h140159 = x__h139958 | y__h139959 ;
  assign x__h140266 = mant_a_adj__h18609[5] & mant_b_adj__h18611[5] ;
  assign x__h14028 = x__h13827 | y__h13828 ;
  assign x__h140313 = x__h140112 | y__h140113 ;
  assign x__h140420 = mant_a_adj__h18609[6] & mant_b_adj__h18611[6] ;
  assign x__h140467 = x__h140266 | y__h140267 ;
  assign x__h140574 = mant_a_adj__h18609[7] & mant_b_adj__h18611[7] ;
  assign x__h140621 = x__h140420 | y__h140421 ;
  assign x__h140728 = mant_a_adj__h18609[8] & mant_b_adj__h18611[8] ;
  assign x__h140775 = x__h140574 | y__h140575 ;
  assign x__h140882 = mant_a_adj__h18609[9] & mant_b_adj__h18611[9] ;
  assign x__h140929 = x__h140728 | y__h140729 ;
  assign x__h141036 = mant_a_adj__h18609[10] & mant_b_adj__h18611[10] ;
  assign x__h141083 = x__h140882 | y__h140883 ;
  assign x__h141190 = mant_a_adj__h18609[11] & mant_b_adj__h18611[11] ;
  assign x__h141237 = x__h141036 | y__h141037 ;
  assign x__h141344 = mant_a_adj__h18609[12] & mant_b_adj__h18611[12] ;
  assign x__h14135 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[18] &
	     rg_c[18] ;
  assign x__h141391 = x__h141190 | y__h141191 ;
  assign x__h141498 = mant_a_adj__h18609[13] & mant_b_adj__h18611[13] ;
  assign x__h141545 = x__h141344 | y__h141345 ;
  assign x__h141652 = mant_a_adj__h18609[14] & mant_b_adj__h18611[14] ;
  assign x__h141699 = x__h141498 | y__h141499 ;
  assign x__h141806 = mant_a_adj__h18609[15] & mant_b_adj__h18611[15] ;
  assign x__h14182 = x__h13981 | y__h13982 ;
  assign x__h141853 = x__h141652 | y__h141653 ;
  assign x__h141960 = mant_a_adj__h18609[16] & mant_b_adj__h18611[16] ;
  assign x__h142007 = x__h141806 | y__h141807 ;
  assign x__h142114 = mant_a_adj__h18609[17] & mant_b_adj__h18611[17] ;
  assign x__h142161 = x__h141960 | y__h141961 ;
  assign x__h142268 = mant_a_adj__h18609[18] & mant_b_adj__h18611[18] ;
  assign x__h142315 = x__h142114 | y__h142115 ;
  assign x__h142422 = mant_a_adj__h18609[19] & mant_b_adj__h18611[19] ;
  assign x__h142469 = x__h142268 | y__h142269 ;
  assign x__h142576 = mant_a_adj__h18609[20] & mant_b_adj__h18611[20] ;
  assign x__h142623 = x__h142422 | y__h142423 ;
  assign x__h142730 = mant_a_adj__h18609[21] & mant_b_adj__h18611[21] ;
  assign x__h142777 = x__h142576 | y__h142577 ;
  assign x__h142884 = mant_a_adj__h18609[22] & mant_b_adj__h18611[22] ;
  assign x__h14289 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[19] &
	     rg_c[19] ;
  assign x__h142931 = x__h142730 | y__h142731 ;
  assign x__h143038 = mant_a_adj__h18609[23] & mant_b_adj__h18611[23] ;
  assign x__h143085 = x__h142884 | y__h142885 ;
  assign x__h143192 = mant_a_adj__h18609[24] & mant_b_adj__h18611[24] ;
  assign x__h143239 = x__h143038 | y__h143039 ;
  assign x__h143346 = mant_a_adj__h18609[25] & mant_b_adj__h18611[25] ;
  assign x__h14336 = x__h14135 | y__h14136 ;
  assign x__h143393 = x__h143192 | y__h143193 ;
  assign x__h143500 = mant_a_adj__h18609[26] & mant_b_adj__h18611[26] ;
  assign x__h143547 = x__h143346 | y__h143347 ;
  assign x__h143654 = mant_a_adj__h18609[27] & mant_b_adj__h18611[27] ;
  assign x__h143701 = x__h143500 | y__h143501 ;
  assign x__h143808 = mant_a_adj__h18609[28] & mant_b_adj__h18611[28] ;
  assign x__h143855 = x__h143654 | y__h143655 ;
  assign x__h143962 = mant_a_adj__h18609[29] & mant_b_adj__h18611[29] ;
  assign x__h144009 = x__h143808 | y__h143809 ;
  assign x__h144268 = mant_a_adj__h18609[30] ^ mant_b_adj__h18611[30] ;
  assign x__h14443 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[20] &
	     rg_c[20] ;
  assign x__h14490 = x__h14289 | y__h14290 ;
  assign x__h14597 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[21] &
	     rg_c[21] ;
  assign x__h14644 = x__h14443 | y__h14444 ;
  assign x__h1475 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[31] ^
	     rg_c[31] ;
  assign x__h14751 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[22] &
	     rg_c[22] ;
  assign x__h14798 = x__h14597 | y__h14598 ;
  assign x__h148057 = mant_a_adj__h18609[0] & INV_mant_b_adj8611__q24[0] ;
  assign x__h148207 = mant_a_adj__h18609[1] & INV_mant_b_adj8611__q24[1] ;
  assign x__h148362 = mant_a_adj__h18609[2] & INV_mant_b_adj8611__q24[2] ;
  assign x__h148409 = x__h148207 | y__h148208 ;
  assign x__h148516 = mant_a_adj__h18609[3] & INV_mant_b_adj8611__q24[3] ;
  assign x__h148563 = x__h148362 | y__h148363 ;
  assign x__h148670 = mant_a_adj__h18609[4] & INV_mant_b_adj8611__q24[4] ;
  assign x__h148717 = x__h148516 | y__h148517 ;
  assign x__h148824 = mant_a_adj__h18609[5] & INV_mant_b_adj8611__q24[5] ;
  assign x__h148871 = x__h148670 | y__h148671 ;
  assign x__h148978 = mant_a_adj__h18609[6] & INV_mant_b_adj8611__q24[6] ;
  assign x__h149025 = x__h148824 | y__h148825 ;
  assign x__h14905 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[23] &
	     rg_c[23] ;
  assign x__h149132 = mant_a_adj__h18609[7] & INV_mant_b_adj8611__q24[7] ;
  assign x__h149179 = x__h148978 | y__h148979 ;
  assign x__h149286 = mant_a_adj__h18609[8] & INV_mant_b_adj8611__q24[8] ;
  assign x__h149333 = x__h149132 | y__h149133 ;
  assign x__h149440 = mant_a_adj__h18609[9] & INV_mant_b_adj8611__q24[9] ;
  assign x__h149487 = x__h149286 | y__h149287 ;
  assign x__h14952 = x__h14751 | y__h14752 ;
  assign x__h149594 = mant_a_adj__h18609[10] & INV_mant_b_adj8611__q24[10] ;
  assign x__h149641 = x__h149440 | y__h149441 ;
  assign x__h149748 = mant_a_adj__h18609[11] & INV_mant_b_adj8611__q24[11] ;
  assign x__h149795 = x__h149594 | y__h149595 ;
  assign x__h149902 = mant_a_adj__h18609[12] & INV_mant_b_adj8611__q24[12] ;
  assign x__h149949 = x__h149748 | y__h149749 ;
  assign x__h150056 = mant_a_adj__h18609[13] & INV_mant_b_adj8611__q24[13] ;
  assign x__h150103 = x__h149902 | y__h149903 ;
  assign x__h150210 = mant_a_adj__h18609[14] & INV_mant_b_adj8611__q24[14] ;
  assign x__h150257 = x__h150056 | y__h150057 ;
  assign x__h150364 = mant_a_adj__h18609[15] & INV_mant_b_adj8611__q24[15] ;
  assign x__h150411 = x__h150210 | y__h150211 ;
  assign x__h150518 = mant_a_adj__h18609[16] & INV_mant_b_adj8611__q24[16] ;
  assign x__h150565 = x__h150364 | y__h150365 ;
  assign x__h15059 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[24] &
	     rg_c[24] ;
  assign x__h150672 = mant_a_adj__h18609[17] & INV_mant_b_adj8611__q24[17] ;
  assign x__h150719 = x__h150518 | y__h150519 ;
  assign x__h150826 = mant_a_adj__h18609[18] & INV_mant_b_adj8611__q24[18] ;
  assign x__h150873 = x__h150672 | y__h150673 ;
  assign x__h150980 = mant_a_adj__h18609[19] & INV_mant_b_adj8611__q24[19] ;
  assign x__h151027 = x__h150826 | y__h150827 ;
  assign x__h15106 = x__h14905 | y__h14906 ;
  assign x__h151134 = mant_a_adj__h18609[20] & INV_mant_b_adj8611__q24[20] ;
  assign x__h151181 = x__h150980 | y__h150981 ;
  assign x__h151288 = mant_a_adj__h18609[21] & INV_mant_b_adj8611__q24[21] ;
  assign x__h151335 = x__h151134 | y__h151135 ;
  assign x__h151442 = mant_a_adj__h18609[22] & INV_mant_b_adj8611__q24[22] ;
  assign x__h151489 = x__h151288 | y__h151289 ;
  assign x__h151596 = mant_a_adj__h18609[23] & INV_mant_b_adj8611__q24[23] ;
  assign x__h151643 = x__h151442 | y__h151443 ;
  assign x__h151750 = mant_a_adj__h18609[24] & INV_mant_b_adj8611__q24[24] ;
  assign x__h151797 = x__h151596 | y__h151597 ;
  assign x__h151904 = mant_a_adj__h18609[25] & INV_mant_b_adj8611__q24[25] ;
  assign x__h151951 = x__h151750 | y__h151751 ;
  assign x__h152058 = mant_a_adj__h18609[26] & INV_mant_b_adj8611__q24[26] ;
  assign x__h152105 = x__h151904 | y__h151905 ;
  assign x__h15213 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[25] &
	     rg_c[25] ;
  assign x__h152212 = mant_a_adj__h18609[27] & INV_mant_b_adj8611__q24[27] ;
  assign x__h152259 = x__h152058 | y__h152059 ;
  assign x__h152366 = mant_a_adj__h18609[28] & INV_mant_b_adj8611__q24[28] ;
  assign x__h152413 = x__h152212 | y__h152213 ;
  assign x__h152520 = mant_a_adj__h18609[29] & INV_mant_b_adj8611__q24[29] ;
  assign x__h152567 = x__h152366 | y__h152367 ;
  assign x__h15260 = x__h15059 | y__h15060 ;
  assign x__h152826 = mant_a_adj__h18609[30] ^ INV_mant_b_adj8611__q24[30] ;
  assign x__h15367 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[26] &
	     rg_c[26] ;
  assign x__h15414 = x__h15213 | y__h15214 ;
  assign x__h15521 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[27] &
	     rg_c[27] ;
  assign x__h15568 = x__h15367 | y__h15368 ;
  assign x__h156616 = mant_b_adj__h18611[0] & INV_mant_a_adj8609__q25[0] ;
  assign x__h15675 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[28] &
	     rg_c[28] ;
  assign x__h156766 = mant_b_adj__h18611[1] & INV_mant_a_adj8609__q25[1] ;
  assign x__h156921 = mant_b_adj__h18611[2] & INV_mant_a_adj8609__q25[2] ;
  assign x__h156968 = x__h156766 | y__h156767 ;
  assign x__h157075 = mant_b_adj__h18611[3] & INV_mant_a_adj8609__q25[3] ;
  assign x__h157122 = x__h156921 | y__h156922 ;
  assign x__h15722 = x__h15521 | y__h15522 ;
  assign x__h157229 = mant_b_adj__h18611[4] & INV_mant_a_adj8609__q25[4] ;
  assign x__h157276 = x__h157075 | y__h157076 ;
  assign x__h157383 = mant_b_adj__h18611[5] & INV_mant_a_adj8609__q25[5] ;
  assign x__h157430 = x__h157229 | y__h157230 ;
  assign x__h157537 = mant_b_adj__h18611[6] & INV_mant_a_adj8609__q25[6] ;
  assign x__h157584 = x__h157383 | y__h157384 ;
  assign x__h157691 = mant_b_adj__h18611[7] & INV_mant_a_adj8609__q25[7] ;
  assign x__h157738 = x__h157537 | y__h157538 ;
  assign x__h157845 = mant_b_adj__h18611[8] & INV_mant_a_adj8609__q25[8] ;
  assign x__h157892 = x__h157691 | y__h157692 ;
  assign x__h157999 = mant_b_adj__h18611[9] & INV_mant_a_adj8609__q25[9] ;
  assign x__h158046 = x__h157845 | y__h157846 ;
  assign x__h158153 = mant_b_adj__h18611[10] & INV_mant_a_adj8609__q25[10] ;
  assign x__h158200 = x__h157999 | y__h158000 ;
  assign x__h15829 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[29] &
	     rg_c[29] ;
  assign x__h158307 = mant_b_adj__h18611[11] & INV_mant_a_adj8609__q25[11] ;
  assign x__h158354 = x__h158153 | y__h158154 ;
  assign x__h158461 = mant_b_adj__h18611[12] & INV_mant_a_adj8609__q25[12] ;
  assign x__h158508 = x__h158307 | y__h158308 ;
  assign x__h158615 = mant_b_adj__h18611[13] & INV_mant_a_adj8609__q25[13] ;
  assign x__h158662 = x__h158461 | y__h158462 ;
  assign x__h15876 = x__h15675 | y__h15676 ;
  assign x__h158769 = mant_b_adj__h18611[14] & INV_mant_a_adj8609__q25[14] ;
  assign x__h158816 = x__h158615 | y__h158616 ;
  assign x__h158923 = mant_b_adj__h18611[15] & INV_mant_a_adj8609__q25[15] ;
  assign x__h158970 = x__h158769 | y__h158770 ;
  assign x__h159077 = mant_b_adj__h18611[16] & INV_mant_a_adj8609__q25[16] ;
  assign x__h159124 = x__h158923 | y__h158924 ;
  assign x__h159231 = mant_b_adj__h18611[17] & INV_mant_a_adj8609__q25[17] ;
  assign x__h159278 = x__h159077 | y__h159078 ;
  assign x__h159385 = mant_b_adj__h18611[18] & INV_mant_a_adj8609__q25[18] ;
  assign x__h159432 = x__h159231 | y__h159232 ;
  assign x__h159539 = mant_b_adj__h18611[19] & INV_mant_a_adj8609__q25[19] ;
  assign x__h159586 = x__h159385 | y__h159386 ;
  assign x__h159693 = mant_b_adj__h18611[20] & INV_mant_a_adj8609__q25[20] ;
  assign x__h159740 = x__h159539 | y__h159540 ;
  assign x__h15983 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[30] &
	     rg_c[30] ;
  assign x__h159847 = mant_b_adj__h18611[21] & INV_mant_a_adj8609__q25[21] ;
  assign x__h159894 = x__h159693 | y__h159694 ;
  assign x__h160001 = mant_b_adj__h18611[22] & INV_mant_a_adj8609__q25[22] ;
  assign x__h160048 = x__h159847 | y__h159848 ;
  assign x__h160155 = mant_b_adj__h18611[23] & INV_mant_a_adj8609__q25[23] ;
  assign x__h160202 = x__h160001 | y__h160002 ;
  assign x__h16030 = x__h15829 | y__h15830 ;
  assign x__h160309 = mant_b_adj__h18611[24] & INV_mant_a_adj8609__q25[24] ;
  assign x__h160356 = x__h160155 | y__h160156 ;
  assign x__h160463 = mant_b_adj__h18611[25] & INV_mant_a_adj8609__q25[25] ;
  assign x__h160510 = x__h160309 | y__h160310 ;
  assign x__h160617 = mant_b_adj__h18611[26] & INV_mant_a_adj8609__q25[26] ;
  assign x__h160664 = x__h160463 | y__h160464 ;
  assign x__h160771 = mant_b_adj__h18611[27] & INV_mant_a_adj8609__q25[27] ;
  assign x__h160818 = x__h160617 | y__h160618 ;
  assign x__h160925 = mant_b_adj__h18611[28] & INV_mant_a_adj8609__q25[28] ;
  assign x__h160972 = x__h160771 | y__h160772 ;
  assign x__h161079 = mant_b_adj__h18611[29] & INV_mant_a_adj8609__q25[29] ;
  assign x__h161126 = x__h160925 | y__h160926 ;
  assign x__h161385 = mant_b_adj__h18611[30] ^ INV_mant_a_adj8609__q25[30] ;
  assign x__h165619 =
	     IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29[1] &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[2] ;
  assign x__h165769 =
	     x__h165619 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[3] ;
  assign x__h165919 =
	     x__h165769 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[4] ;
  assign x__h166069 =
	     x__h165919 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[5] ;
  assign x__h166219 =
	     x__h166069 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[6] ;
  assign x__h166369 =
	     x__h166219 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[7] ;
  assign x__h166519 =
	     x__h166369 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[8] ;
  assign x__h166669 =
	     x__h166519 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[9] ;
  assign x__h166819 =
	     x__h166669 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[10] ;
  assign x__h166969 =
	     x__h166819 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[11] ;
  assign x__h167119 =
	     x__h166969 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[12] ;
  assign x__h167269 =
	     x__h167119 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[13] ;
  assign x__h167419 =
	     x__h167269 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[14] ;
  assign x__h167569 =
	     x__h167419 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[15] ;
  assign x__h167719 =
	     x__h167569 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[16] ;
  assign x__h167869 =
	     x__h167719 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[17] ;
  assign x__h168019 =
	     x__h167869 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[18] ;
  assign x__h168169 =
	     x__h168019 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[19] ;
  assign x__h168319 =
	     x__h168169 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[20] ;
  assign x__h168469 =
	     x__h168319 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[21] ;
  assign x__h168619 =
	     x__h168469 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22] ;
  assign x__h174863 =
	     IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30[1] &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[1] ;
  assign x__h175013 =
	     x__h174863 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[2] ;
  assign x__h175163 =
	     x__h175013 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[3] ;
  assign x__h175313 =
	     x__h175163 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[4] ;
  assign x__h175463 =
	     x__h175313 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[5] ;
  assign x__h175613 =
	     x__h175463 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[6] ;
  assign x__h182275 =
	     IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31[1] &
	     y__h182125 ;
  assign x__h182425 = x__h182275 & y__h182276 ;
  assign x__h182575 = x__h182425 & y__h182426 ;
  assign x__h182725 = x__h182575 & y__h182576 ;
  assign x__h182875 = x__h182725 & y__h182726 ;
  assign x__h183025 = x__h182875 & y__h182876 ;
  assign x__h183175 = x__h183025 & y__h183026 ;
  assign x__h183325 = x__h183175 & y__h183176 ;
  assign x__h21148 = rg_a[8] & rg_b[8] ;
  assign x__h21299 = rg_a[9] & rg_b[9] ;
  assign x__h21344 = x__h21148 | y__h21149 ;
  assign x__h21449 = rg_a[10] & rg_b[10] ;
  assign x__h21494 = x__h21299 | y__h21300 ;
  assign x__h21599 = rg_a[11] & rg_b[11] ;
  assign x__h21644 = x__h21449 | y__h21450 ;
  assign x__h21749 = rg_a[12] & rg_b[12] ;
  assign x__h21794 = x__h21599 | y__h21600 ;
  assign x__h21899 = rg_a[13] & rg_b[13] ;
  assign x__h21944 = x__h21749 | y__h21750 ;
  assign x__h22094 = x__h21899 | y__h21900 ;
  assign x__h2487 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[31] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[31] ;
  assign x__h2655 =
	     shift_a__h2629 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170 ;
  assign x__h2718 = x__h2720 | y__h2721 ;
  assign x__h2720 =
	     shift_a__h2693 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159 ;
  assign x__h2782 = x__h2784 | y__h2785 ;
  assign x__h2784 =
	     shift_a__h2757 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148 ;
  assign x__h2846 = x__h2848 | y__h2849 ;
  assign x__h2848 =
	     shift_a__h2821 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137 ;
  assign x__h29049 = partial_product__h29023 ^ b__h29028 ;
  assign x__h2910 = x__h2912 | y__h2913 ;
  assign x__h2912 =
	     shift_a__h2885 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126 ;
  assign x__h29130 = x__h29132 | y__h29133 ;
  assign x__h29132 =
	     partial_product__h29105 &
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125 ;
  assign x__h29194 = x__h29196 | y__h29197 ;
  assign x__h29196 =
	     partial_product__h29169 &
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114 ;
  assign x__h29258 = x__h29260 | y__h29261 ;
  assign x__h29260 =
	     partial_product__h29233 &
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103 ;
  assign x__h29322 = x__h29324 | y__h29325 ;
  assign x__h29324 =
	     partial_product__h29297 &
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92 ;
  assign x__h29386 = x__h29388 | y__h29389 ;
  assign x__h29388 = partial_product__h29361 & b__h29366 ;
  assign x__h29568 = partial_product__h29361 ^ b__h29366 ;
  assign x__h29584 =
	     partial_product__h29297 ^
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92 ;
  assign x__h29600 =
	     partial_product__h29233 ^
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103 ;
  assign x__h29616 =
	     partial_product__h29169 ^
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114 ;
  assign x__h29632 =
	     partial_product__h29105 ^
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125 ;
  assign x__h29665 = x__h29667 | y__h29668 ;
  assign x__h29667 = partial_product__h29023 & b__h29028 ;
  assign x__h2974 = x__h2976 | y__h2977 ;
  assign x__h2976 =
	     shift_a__h2949 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116 ;
  assign x__h30404 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[2] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[1] ;
  assign x__h30557 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[3] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[2] ;
  assign x__h30603 = x__h30404 | y__h30405 ;
  assign x__h30709 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[4] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[3] ;
  assign x__h30755 = x__h30557 | y__h30558 ;
  assign x__h30861 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[5] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[4] ;
  assign x__h30907 = x__h30709 | y__h30710 ;
  assign x__h31013 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[6] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[5] ;
  assign x__h31059 = x__h30861 | y__h30862 ;
  assign x__h31165 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[7] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[6] ;
  assign x__h31211 = x__h31013 | y__h31014 ;
  assign x__h31317 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[8] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[7] ;
  assign x__h31363 = x__h31165 | y__h31166 ;
  assign x__h31469 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[9] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[8] ;
  assign x__h31515 = x__h31317 | y__h31318 ;
  assign x__h3155 =
	     shift_a__h2949 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116 ;
  assign x__h31621 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[10] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[9] ;
  assign x__h31667 = x__h31469 | y__h31470 ;
  assign x__h3171 =
	     shift_a__h2885 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126 ;
  assign x__h31773 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[11] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[10] ;
  assign x__h31819 = x__h31621 | y__h31622 ;
  assign x__h3187 =
	     shift_a__h2821 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137 ;
  assign x__h31925 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[12] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[11] ;
  assign x__h31971 = x__h31773 | y__h31774 ;
  assign x__h3203 =
	     shift_a__h2757 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148 ;
  assign x__h32077 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[13] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[12] ;
  assign x__h32123 = x__h31925 | y__h31926 ;
  assign x__h3219 =
	     shift_a__h2693 ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159 ;
  assign x__h32229 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[14] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[13] ;
  assign x__h32275 = x__h32077 | y__h32078 ;
  assign x__h32427 = x__h32229 | y__h32230 ;
  assign x__h3252 = x__h3254 | y__h3255 ;
  assign x__h3254 =
	     shift_a__h2629 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170 ;
  assign x__h38248 =
	     { y__h55652,
	       y__h55502,
	       y__h55352,
	       y__h55202,
	       y__h55052,
	       y__h54901,
	       x_BIT_0__BIT_0___h61608,
	       x_BIT_0__BIT_0___h45628 } ;
  assign x__h3847 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[1] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[1] ;
  assign x__h39068 =
	     IF_x_BIT_0__BIT_0_5628_THEN_2_ELSE_0__q10[1] &
	     x_BIT_0__BIT_0___h61608 ;
  assign x__h39218 = x__h39068 & y__h54901 ;
  assign x__h39368 = x__h39218 & y__h55052 ;
  assign x__h39518 = x__h39368 & y__h55202 ;
  assign x__h39668 = x__h39518 & y__h55352 ;
  assign x__h39818 = x__h39668 & y__h55502 ;
  assign x__h4002 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[2] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[2] ;
  assign x__h4049 = x__h3847 | y__h3848 ;
  assign x__h4156 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[3] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[3] ;
  assign x__h4203 = x__h4002 | y__h4003 ;
  assign x__h4310 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[4] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[4] ;
  assign x__h4357 = x__h4156 | y__h4157 ;
  assign x__h4464 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[5] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[5] ;
  assign x__h4511 = x__h4310 | y__h4311 ;
  assign x__h46156 =
	     x__h46158 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[0] ;
  assign x__h46158 = rg_a[7] ^ rg_b[7] ;
  assign x__h4618 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[6] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[6] ;
  assign x__h46304 =
	     x__h46306 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[1] ;
  assign x__h46306 =
	     y__h21194 ^ IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q3[1] ;
  assign x__h46457 =
	     x__h46459 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[2] ;
  assign x__h46459 = y__h21345 ^ x__h21344 ;
  assign x__h46503 = x__h46304 | y__h46305 ;
  assign x__h46609 =
	     x__h46611 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[3] ;
  assign x__h46611 = y__h21495 ^ x__h21494 ;
  assign x__h4665 = x__h4464 | y__h4465 ;
  assign x__h46655 = x__h46457 | y__h46458 ;
  assign x__h46761 =
	     x__h46763 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[4] ;
  assign x__h46763 = y__h21645 ^ x__h21644 ;
  assign x__h46807 = x__h46609 | y__h46610 ;
  assign x__h46913 =
	     x__h46915 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[5] ;
  assign x__h46915 = y__h21795 ^ x__h21794 ;
  assign x__h46959 = x__h46761 | y__h46762 ;
  assign x__h47065 =
	     x__h47067 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[6] ;
  assign x__h47067 = y__h21945 ^ x__h21944 ;
  assign x__h47111 = x__h46913 | y__h46914 ;
  assign x__h47219 = y__h22095 ^ x__h22094 ;
  assign x__h47263 = x__h47065 | y__h47066 ;
  assign x__h4772 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[7] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[7] ;
  assign x__h4819 = x__h4618 | y__h4619 ;
  assign x__h4926 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[8] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[8] ;
  assign x__h4973 = x__h4772 | y__h4773 ;
  assign x__h5080 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[9] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[9] ;
  assign x__h5127 = x__h4926 | y__h4927 ;
  assign x__h5234 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[10] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[10] ;
  assign x__h5281 = x__h5080 | y__h5081 ;
  assign x__h5388 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[11] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[11] ;
  assign x__h54231 =
	     { y__h55652,
	       y__h55502,
	       y__h55352,
	       y__h55202,
	       y__h55052,
	       y__h54901,
	       x_BIT_0__BIT_0___h61608 } ;
  assign x__h5435 = x__h5234 | y__h5235 ;
  assign x__h55051 =
	     IF_x_BIT_0__BIT_0_1608_THEN_2_ELSE_0__q11[1] & y__h54901 ;
  assign x__h55201 = x__h55051 & y__h55052 ;
  assign x__h55351 = x__h55201 & y__h55202 ;
  assign x__h5542 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[12] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[12] ;
  assign x__h55501 = x__h55351 & y__h55352 ;
  assign x__h55651 = x__h55501 & y__h55502 ;
  assign x__h5589 = x__h5388 | y__h5389 ;
  assign x__h5696 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[13] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[13] ;
  assign x__h5743 = x__h5542 | y__h5543 ;
  assign x__h5850 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[14] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[14] ;
  assign x__h5897 = x__h5696 | y__h5697 ;
  assign x__h6004 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[15] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[15] ;
  assign x__h6051 = x__h5850 | y__h5851 ;
  assign x__h6158 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[16] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[16] ;
  assign x__h6205 = x__h6004 | y__h6005 ;
  assign x__h63036 =
	     x_BIT_0__BIT_0___h61608 ^
	     IF_x_BIT_0__BIT_0_5628_THEN_2_ELSE_0__q10[1] ;
  assign x__h6312 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[17] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[17] ;
  assign x__h63376 = IF_x3036_AND_y3037_THEN_2_ELSE_0__q12[1] & y__h63226 ;
  assign x__h63526 = x__h63376 & y__h63377 ;
  assign x__h6359 = x__h6158 | y__h6159 ;
  assign x__h63676 = x__h63526 & y__h63527 ;
  assign x__h63826 = x__h63676 & y__h63677 ;
  assign x__h63976 = x__h63826 & y__h63827 ;
  assign x__h64126 = x__h63976 & y__h63977 ;
  assign x__h64276 = x__h64126 & y__h64127 ;
  assign x__h6466 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[18] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[18] ;
  assign x__h6513 = x__h6312 | y__h6313 ;
  assign x__h6620 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[19] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[19] ;
  assign x__h6667 = x__h6466 | y__h6467 ;
  assign x__h6774 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[20] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[20] ;
  assign x__h6821 = x__h6620 | y__h6621 ;
  assign x__h6928 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[21] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[21] ;
  assign x__h6975 = x__h6774 | y__h6775 ;
  assign x__h7082 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[22] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[22] ;
  assign x__h7129 = x__h6928 | y__h6929 ;
  assign x__h71583 = rg_c[23] & y__h46157 ;
  assign x__h71729 = rg_c[24] & y__h71732 ;
  assign x__h71880 = rg_c[25] & y__h71883 ;
  assign x__h71925 = x__h71729 | y__h71730 ;
  assign x__h72030 = rg_c[26] & y__h72033 ;
  assign x__h72075 = x__h71880 | y__h71881 ;
  assign x__h72180 = rg_c[27] & y__h72183 ;
  assign x__h72225 = x__h72030 | y__h72031 ;
  assign x__h72330 = rg_c[28] & y__h72333 ;
  assign x__h7236 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[23] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[23] ;
  assign x__h72375 = x__h72180 | y__h72181 ;
  assign x__h72480 = rg_c[29] & y__h72483 ;
  assign x__h72525 = x__h72330 | y__h72331 ;
  assign x__h72630 = rg_c[30] & y__h72633 ;
  assign x__h72675 = x__h72480 | y__h72481 ;
  assign x__h7283 = x__h7082 | y__h7083 ;
  assign x__h7390 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[24] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[24] ;
  assign x__h7437 = x__h7236 | y__h7237 ;
  assign x__h7544 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[25] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[25] ;
  assign x__h7591 = x__h7390 | y__h7391 ;
  assign x__h7698 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[26] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[26] ;
  assign x__h7745 = x__h7544 | y__h7545 ;
  assign x__h7852 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[27] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[27] ;
  assign x__h7899 = x__h7698 | y__h7699 ;
  assign x__h8006 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[28] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[28] ;
  assign x__h8053 = x__h7852 | y__h7853 ;
  assign x__h81020 = y__h71775 ^ IF_x1583_OR_y1584_THEN_3_ELSE_1__q15[1] ;
  assign x__h81172 = y__h71926 ^ x__h71925 ;
  assign x__h81217 = x__h81020 | y__h81021 ;
  assign x__h81323 = y__h72076 ^ x__h72075 ;
  assign x__h81368 = x__h81172 | y__h81173 ;
  assign x__h81474 = y__h72226 ^ x__h72225 ;
  assign x__h81519 = x__h81323 | y__h81324 ;
  assign x__h8160 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[29] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[29] ;
  assign x__h81625 = y__h72376 ^ x__h72375 ;
  assign x__h81670 = x__h81474 | y__h81475 ;
  assign x__h81776 = y__h72526 ^ x__h72525 ;
  assign x__h81821 = x__h81625 | y__h81626 ;
  assign x__h81927 = y__h72676 ^ x__h72675 ;
  assign x__h81972 = x__h81776 | y__h81777 ;
  assign x__h8207 = x__h8006 | y__h8007 ;
  assign x__h82123 = x__h81927 | y__h81928 ;
  assign x__h82274 = x__h85400 | y__h82079 ;
  assign x__h82425 = x__h85400 | y__h82230 ;
  assign x__h82576 = x__h85400 | y__h82381 ;
  assign x__h82727 = x__h85400 | y__h82532 ;
  assign x__h82878 = x__h85400 | y__h82683 ;
  assign x__h83029 = x__h85400 | y__h82834 ;
  assign x__h8314 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[30] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[30] ;
  assign x__h83180 = x__h85400 | y__h82985 ;
  assign x__h83331 = x__h85400 | y__h83136 ;
  assign x__h83482 = x__h85400 | y__h83287 ;
  assign x__h8361 = x__h8160 | y__h8161 ;
  assign x__h83633 = x__h85400 | y__h83438 ;
  assign x__h83784 = x__h85400 | y__h83589 ;
  assign x__h83935 = x__h85400 | y__h83740 ;
  assign x__h84086 = x__h85400 | y__h83891 ;
  assign x__h84237 = x__h85400 | y__h84042 ;
  assign x__h84388 = x__h85400 | y__h84193 ;
  assign x__h84539 = x__h85400 | y__h84344 ;
  assign x__h84690 = x__h85400 | y__h84495 ;
  assign x__h84841 = x__h85400 | y__h84646 ;
  assign x__h84992 = x__h85400 | y__h84797 ;
  assign x__h85143 = x__h85400 | y__h84948 ;
  assign x__h85294 = x__h85400 | y__h85099 ;
  assign x__h85400 =
	     ~rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign x__h85445 = x__h85400 | y__h85250 ;
  assign x__h88775 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[1] |
	     y__h88576 ;
  assign x__h88928 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[2] |
	     y__h88730 ;
  assign x__h89081 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[3] |
	     y__h88883 ;
  assign x__h89234 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[4] |
	     y__h89036 ;
  assign x__h89387 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[5] |
	     y__h89189 ;
  assign x__h89540 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[6] |
	     y__h89342 ;
  assign x__h89693 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[7] |
	     y__h89495 ;
  assign x__h89846 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[8] |
	     y__h89648 ;
  assign x__h89999 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[9] |
	     y__h89801 ;
  assign x__h90152 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[10] |
	     y__h89954 ;
  assign x__h90305 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[11] |
	     y__h90107 ;
  assign x__h90458 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[12] |
	     y__h90260 ;
  assign x__h90611 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[13] |
	     y__h90413 ;
  assign x__h90764 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[14] |
	     y__h90566 ;
  assign x__h90917 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[15] |
	     y__h90719 ;
  assign x__h91070 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[16] |
	     y__h90872 ;
  assign x__h91223 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[17] |
	     y__h91025 ;
  assign x__h91376 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[18] |
	     y__h91178 ;
  assign x__h91529 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[19] |
	     y__h91331 ;
  assign x__h91682 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[20] |
	     y__h91484 ;
  assign x__h91835 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[21] |
	     y__h91637 ;
  assign x__h91988 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[22] |
	     y__h91790 ;
  assign x__h97363 =
	     IF_mant_a_adj5606_BIT_0_AND_y7019_THEN_2_ELSE_0__q21[1] &
	     mant_a_adj__h95606[1] ;
  assign x__h97515 = x__h97363 & mant_a_adj__h95606[2] ;
  assign x__h97667 = x__h97515 & mant_a_adj__h95606[3] ;
  assign x__h97819 = x__h97667 & mant_a_adj__h95606[4] ;
  assign x__h97971 = x__h97819 & mant_a_adj__h95606[5] ;
  assign x__h98123 = x__h97971 & mant_a_adj__h95606[6] ;
  assign x__h98275 = x__h98123 & mant_a_adj__h95606[7] ;
  assign x__h98427 = x__h98275 & mant_a_adj__h95606[8] ;
  assign x__h98579 = x__h98427 & mant_a_adj__h95606[9] ;
  assign x__h98731 = x__h98579 & mant_a_adj__h95606[10] ;
  assign x__h98883 = x__h98731 & mant_a_adj__h95606[11] ;
  assign x__h99035 = x__h98883 & mant_a_adj__h95606[12] ;
  assign x__h99187 = x__h99035 & mant_a_adj__h95606[13] ;
  assign x__h99339 = x__h99187 & mant_a_adj__h95606[14] ;
  assign x__h99491 = x__h99339 & mant_a_adj__h95606[15] ;
  assign x__h99643 = x__h99491 & mant_a_adj__h95606[16] ;
  assign x__h99795 = x__h99643 & mant_a_adj__h95606[17] ;
  assign x__h99947 = x__h99795 & mant_a_adj__h95606[18] ;
  assign y__h105495 = x__h105496 ^ INV_rg_c_BITS_30_TO_23__q14[0] ;
  assign y__h105641 = IF_x05494_OR_y05495_THEN_3_ELSE_1__q17[1] & y__h105686 ;
  assign y__h105686 = x__h105642 ^ INV_rg_c_BITS_30_TO_23__q14[1] ;
  assign y__h105792 = x__h105836 & y__h105837 ;
  assign y__h105837 = x__h105793 ^ INV_rg_c_BITS_30_TO_23__q14[2] ;
  assign y__h105942 = x__h105986 & y__h105987 ;
  assign y__h105987 = x__h105943 ^ INV_rg_c_BITS_30_TO_23__q14[3] ;
  assign y__h106092 = x__h106136 & y__h106137 ;
  assign y__h106137 = x__h106093 ^ INV_rg_c_BITS_30_TO_23__q14[4] ;
  assign y__h106242 = x__h106286 & y__h106287 ;
  assign y__h106287 = x__h106243 ^ INV_rg_c_BITS_30_TO_23__q14[5] ;
  assign y__h106392 = x__h106436 & y__h106437 ;
  assign y__h106437 = x__h106393 ^ INV_rg_c_BITS_30_TO_23__q14[6] ;
  assign y__h106542 = x__h106586 & y__h106587 ;
  assign y__h106587 = x__h106543 ^ INV_rg_c_BITS_30_TO_23__q14[7] ;
  assign y__h114359 = x__h119366 | y__h119367 ;
  assign y__h114987 = IF_INV_y05495_THEN_3_ELSE_1__q18[1] & y__h115032 ;
  assign y__h115032 = ~x__h114986 ;
  assign y__h115139 = x__h115183 & y__h115184 ;
  assign y__h11517 =
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43[1] &
	     y__h11564 ;
  assign y__h115184 = ~x__h115138 ;
  assign y__h115290 = x__h115334 & y__h115335 ;
  assign y__h115335 = ~x__h115289 ;
  assign y__h115441 = x__h115485 & y__h115486 ;
  assign y__h115486 = ~x__h115440 ;
  assign y__h115592 = x__h115636 & y__h115637 ;
  assign y__h115637 = ~x__h115591 ;
  assign y__h11564 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[1] ^
	     rg_c[1] ;
  assign y__h115743 = x__h115787 & y__h115788 ;
  assign y__h115788 = ~x__h115742 ;
  assign y__h115894 = x__h115938 & y__h115939 ;
  assign y__h115939 = ~x__h115893 ;
  assign y__h116045 =
	     x__h116089 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116196 =
	     x__h116240 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116347 =
	     x__h116391 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116498 =
	     x__h116542 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116649 =
	     x__h116693 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11672 = x__h11718 & y__h11719 ;
  assign y__h116800 =
	     x__h116844 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116951 =
	     x__h116995 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117102 =
	     x__h117146 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11719 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[2] ^
	     rg_c[2] ;
  assign y__h117253 =
	     x__h117297 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117404 =
	     x__h117448 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117555 =
	     x__h117599 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117706 =
	     x__h117750 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117857 =
	     x__h117901 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118008 =
	     x__h118052 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118159 =
	     x__h118203 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11826 = x__h11872 & y__h11873 ;
  assign y__h118310 =
	     x__h118354 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118461 =
	     x__h118505 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118612 =
	     x__h118656 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11873 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[3] ^
	     rg_c[3] ;
  assign y__h118763 =
	     x__h118807 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118914 =
	     x__h118958 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119065 =
	     x__h119109 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119216 =
	     x__h119260 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119367 =
	     x__h119411 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11980 = x__h12026 & y__h12027 ;
  assign y__h12027 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[4] ^
	     rg_c[4] ;
  assign y__h12134 = x__h12180 & y__h12181 ;
  assign y__h12181 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[5] ^
	     rg_c[5] ;
  assign y__h122542 =
	     IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23[1] &
	     y__h122588 ;
  assign y__h122588 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[1] ;
  assign y__h122696 = x__h122741 & y__h122742 ;
  assign y__h122742 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[2] ;
  assign y__h122849 = x__h122894 & y__h122895 ;
  assign y__h12288 = x__h12334 & y__h12335 ;
  assign y__h122895 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[3] ;
  assign y__h123002 = x__h123047 & y__h123048 ;
  assign y__h123048 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[4] ;
  assign y__h123155 = x__h123200 & y__h123201 ;
  assign y__h123201 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[5] ;
  assign y__h123308 = x__h123353 & y__h123354 ;
  assign y__h12335 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[6] ^
	     rg_c[6] ;
  assign y__h123354 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[6] ;
  assign y__h123461 = x__h123506 & y__h123507 ;
  assign y__h123507 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[7] ;
  assign y__h123614 = x__h123659 & y__h123660 ;
  assign y__h123660 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[8] ;
  assign y__h123767 = x__h123812 & y__h123813 ;
  assign y__h123813 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[9] ;
  assign y__h123920 = x__h123965 & y__h123966 ;
  assign y__h123966 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[10] ;
  assign y__h124073 = x__h124118 & y__h124119 ;
  assign y__h124119 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[11] ;
  assign y__h124226 = x__h124271 & y__h124272 ;
  assign y__h124272 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[12] ;
  assign y__h124379 = x__h124424 & y__h124425 ;
  assign y__h12442 = x__h12488 & y__h12489 ;
  assign y__h124425 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[13] ;
  assign y__h124532 = x__h124577 & y__h124578 ;
  assign y__h124578 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[14] ;
  assign y__h124685 = x__h124730 & y__h124731 ;
  assign y__h124731 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[15] ;
  assign y__h124838 = x__h124883 & y__h124884 ;
  assign y__h124884 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[16] ;
  assign y__h12489 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[7] ^
	     rg_c[7] ;
  assign y__h124991 = x__h125036 & y__h125037 ;
  assign y__h125037 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[17] ;
  assign y__h125144 = x__h125189 & y__h125190 ;
  assign y__h125190 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[18] ;
  assign y__h125297 = x__h125342 & y__h125343 ;
  assign y__h125343 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[19] ;
  assign y__h125450 = x__h125495 & y__h125496 ;
  assign y__h125496 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[20] ;
  assign y__h125603 = x__h125648 & y__h125649 ;
  assign y__h125649 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[21] ;
  assign y__h125756 = x__h125801 & y__h125802 ;
  assign y__h125802 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[22] ;
  assign y__h125955 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[23] ;
  assign y__h12596 = x__h12642 & y__h12643 ;
  assign y__h12643 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[8] ^
	     rg_c[8] ;
  assign y__h12750 = x__h12796 & y__h12797 ;
  assign y__h12797 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[9] ^
	     rg_c[9] ;
  assign y__h12904 = x__h12950 & y__h12951 ;
  assign y__h12951 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[10] ^
	     rg_c[10] ;
  assign y__h130464 = x__h135585 & mant_b_adj__h129572[30] ;
  assign y__h13058 = x__h13104 & y__h13105 ;
  assign y__h130985 =
	     mant_b__h18607[{ INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
			      INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
			      INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
			      INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
			      y__h105495 }] ;
  assign y__h13105 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[11] ^
	     rg_c[11] ;
  assign y__h13212 = x__h13258 & y__h13259 ;
  assign y__h13259 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[12] ^
	     rg_c[12] ;
  assign y__h13366 = x__h13412 & y__h13413 ;
  assign y__h13413 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[13] ^
	     rg_c[13] ;
  assign y__h13520 = x__h13566 & y__h13567 ;
  assign y__h13567 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[14] ^
	     rg_c[14] ;
  assign y__h13674 = x__h13720 & y__h13721 ;
  assign y__h13721 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[15] ^
	     rg_c[15] ;
  assign y__h13828 = x__h13874 & y__h13875 ;
  assign y__h13875 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[16] ^
	     rg_c[16] ;
  assign y__h139650 =
	     IF_mant_a_adj8609_BIT_0_AND_mant_b_adj8611_BIT_ETC__q26[1] &
	     y__h139697 ;
  assign y__h139697 = mant_a_adj__h18609[1] ^ mant_b_adj__h18611[1] ;
  assign y__h139805 = x__h139851 & y__h139852 ;
  assign y__h13982 = x__h14028 & y__h14029 ;
  assign y__h139852 = mant_a_adj__h18609[2] ^ mant_b_adj__h18611[2] ;
  assign y__h139959 = x__h140005 & y__h140006 ;
  assign y__h140006 = mant_a_adj__h18609[3] ^ mant_b_adj__h18611[3] ;
  assign y__h140113 = x__h140159 & y__h140160 ;
  assign y__h140160 = mant_a_adj__h18609[4] ^ mant_b_adj__h18611[4] ;
  assign y__h140267 = x__h140313 & y__h140314 ;
  assign y__h14029 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[17] ^
	     rg_c[17] ;
  assign y__h140314 = mant_a_adj__h18609[5] ^ mant_b_adj__h18611[5] ;
  assign y__h140421 = x__h140467 & y__h140468 ;
  assign y__h140468 = mant_a_adj__h18609[6] ^ mant_b_adj__h18611[6] ;
  assign y__h140575 = x__h140621 & y__h140622 ;
  assign y__h140622 = mant_a_adj__h18609[7] ^ mant_b_adj__h18611[7] ;
  assign y__h140729 = x__h140775 & y__h140776 ;
  assign y__h140776 = mant_a_adj__h18609[8] ^ mant_b_adj__h18611[8] ;
  assign y__h140883 = x__h140929 & y__h140930 ;
  assign y__h140930 = mant_a_adj__h18609[9] ^ mant_b_adj__h18611[9] ;
  assign y__h141037 = x__h141083 & y__h141084 ;
  assign y__h141084 = mant_a_adj__h18609[10] ^ mant_b_adj__h18611[10] ;
  assign y__h141191 = x__h141237 & y__h141238 ;
  assign y__h141238 = mant_a_adj__h18609[11] ^ mant_b_adj__h18611[11] ;
  assign y__h141345 = x__h141391 & y__h141392 ;
  assign y__h14136 = x__h14182 & y__h14183 ;
  assign y__h141392 = mant_a_adj__h18609[12] ^ mant_b_adj__h18611[12] ;
  assign y__h141499 = x__h141545 & y__h141546 ;
  assign y__h141546 = mant_a_adj__h18609[13] ^ mant_b_adj__h18611[13] ;
  assign y__h141653 = x__h141699 & y__h141700 ;
  assign y__h141700 = mant_a_adj__h18609[14] ^ mant_b_adj__h18611[14] ;
  assign y__h141807 = x__h141853 & y__h141854 ;
  assign y__h14183 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[18] ^
	     rg_c[18] ;
  assign y__h141854 = mant_a_adj__h18609[15] ^ mant_b_adj__h18611[15] ;
  assign y__h141961 = x__h142007 & y__h142008 ;
  assign y__h142008 = mant_a_adj__h18609[16] ^ mant_b_adj__h18611[16] ;
  assign y__h142115 = x__h142161 & y__h142162 ;
  assign y__h142162 = mant_a_adj__h18609[17] ^ mant_b_adj__h18611[17] ;
  assign y__h142269 = x__h142315 & y__h142316 ;
  assign y__h142316 = mant_a_adj__h18609[18] ^ mant_b_adj__h18611[18] ;
  assign y__h142423 = x__h142469 & y__h142470 ;
  assign y__h142470 = mant_a_adj__h18609[19] ^ mant_b_adj__h18611[19] ;
  assign y__h142577 = x__h142623 & y__h142624 ;
  assign y__h142624 = mant_a_adj__h18609[20] ^ mant_b_adj__h18611[20] ;
  assign y__h142731 = x__h142777 & y__h142778 ;
  assign y__h142778 = mant_a_adj__h18609[21] ^ mant_b_adj__h18611[21] ;
  assign y__h142885 = x__h142931 & y__h142932 ;
  assign y__h14290 = x__h14336 & y__h14337 ;
  assign y__h142932 = mant_a_adj__h18609[22] ^ mant_b_adj__h18611[22] ;
  assign y__h143039 = x__h143085 & y__h143086 ;
  assign y__h143086 = mant_a_adj__h18609[23] ^ mant_b_adj__h18611[23] ;
  assign y__h143193 = x__h143239 & y__h143240 ;
  assign y__h143240 = mant_a_adj__h18609[24] ^ mant_b_adj__h18611[24] ;
  assign y__h143347 = x__h143393 & y__h143394 ;
  assign y__h14337 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[19] ^
	     rg_c[19] ;
  assign y__h143394 = mant_a_adj__h18609[25] ^ mant_b_adj__h18611[25] ;
  assign y__h143501 = x__h143547 & y__h143548 ;
  assign y__h143548 = mant_a_adj__h18609[26] ^ mant_b_adj__h18611[26] ;
  assign y__h143655 = x__h143701 & y__h143702 ;
  assign y__h143702 = mant_a_adj__h18609[27] ^ mant_b_adj__h18611[27] ;
  assign y__h143809 = x__h143855 & y__h143856 ;
  assign y__h143856 = mant_a_adj__h18609[28] ^ mant_b_adj__h18611[28] ;
  assign y__h143963 = x__h144009 & y__h144010 ;
  assign y__h144010 = mant_a_adj__h18609[29] ^ mant_b_adj__h18611[29] ;
  assign y__h144269 = x__h143962 | y__h143963 ;
  assign y__h14444 = x__h14490 & y__h14491 ;
  assign y__h14491 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[20] ^
	     rg_c[20] ;
  assign y__h14598 = x__h14644 & y__h14645 ;
  assign y__h14645 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[21] ^
	     rg_c[21] ;
  assign y__h14752 = x__h14798 & y__h14799 ;
  assign y__h1476 = x__h15983 | y__h15984 ;
  assign y__h14799 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[22] ^
	     rg_c[22] ;
  assign y__h148058 = mant_a_adj__h18609[0] ^ INV_mant_b_adj8611__q24[0] ;
  assign y__h148208 = IF_x48057_OR_y48058_THEN_3_ELSE_1__q27[1] & y__h148255 ;
  assign y__h148255 = mant_a_adj__h18609[1] ^ INV_mant_b_adj8611__q24[1] ;
  assign y__h148363 = x__h148409 & y__h148410 ;
  assign y__h148410 = mant_a_adj__h18609[2] ^ INV_mant_b_adj8611__q24[2] ;
  assign y__h148517 = x__h148563 & y__h148564 ;
  assign y__h148564 = mant_a_adj__h18609[3] ^ INV_mant_b_adj8611__q24[3] ;
  assign y__h148671 = x__h148717 & y__h148718 ;
  assign y__h148718 = mant_a_adj__h18609[4] ^ INV_mant_b_adj8611__q24[4] ;
  assign y__h148825 = x__h148871 & y__h148872 ;
  assign y__h148872 = mant_a_adj__h18609[5] ^ INV_mant_b_adj8611__q24[5] ;
  assign y__h148979 = x__h149025 & y__h149026 ;
  assign y__h149026 = mant_a_adj__h18609[6] ^ INV_mant_b_adj8611__q24[6] ;
  assign y__h14906 = x__h14952 & y__h14953 ;
  assign y__h149133 = x__h149179 & y__h149180 ;
  assign y__h149180 = mant_a_adj__h18609[7] ^ INV_mant_b_adj8611__q24[7] ;
  assign y__h149287 = x__h149333 & y__h149334 ;
  assign y__h149334 = mant_a_adj__h18609[8] ^ INV_mant_b_adj8611__q24[8] ;
  assign y__h149441 = x__h149487 & y__h149488 ;
  assign y__h149488 = mant_a_adj__h18609[9] ^ INV_mant_b_adj8611__q24[9] ;
  assign y__h14953 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[23] ^
	     rg_c[23] ;
  assign y__h149595 = x__h149641 & y__h149642 ;
  assign y__h149642 = mant_a_adj__h18609[10] ^ INV_mant_b_adj8611__q24[10] ;
  assign y__h149749 = x__h149795 & y__h149796 ;
  assign y__h149796 = mant_a_adj__h18609[11] ^ INV_mant_b_adj8611__q24[11] ;
  assign y__h149903 = x__h149949 & y__h149950 ;
  assign y__h149950 = mant_a_adj__h18609[12] ^ INV_mant_b_adj8611__q24[12] ;
  assign y__h150057 = x__h150103 & y__h150104 ;
  assign y__h150104 = mant_a_adj__h18609[13] ^ INV_mant_b_adj8611__q24[13] ;
  assign y__h150211 = x__h150257 & y__h150258 ;
  assign y__h150258 = mant_a_adj__h18609[14] ^ INV_mant_b_adj8611__q24[14] ;
  assign y__h150365 = x__h150411 & y__h150412 ;
  assign y__h150412 = mant_a_adj__h18609[15] ^ INV_mant_b_adj8611__q24[15] ;
  assign y__h150519 = x__h150565 & y__h150566 ;
  assign y__h150566 = mant_a_adj__h18609[16] ^ INV_mant_b_adj8611__q24[16] ;
  assign y__h15060 = x__h15106 & y__h15107 ;
  assign y__h150673 = x__h150719 & y__h150720 ;
  assign y__h150720 = mant_a_adj__h18609[17] ^ INV_mant_b_adj8611__q24[17] ;
  assign y__h150827 = x__h150873 & y__h150874 ;
  assign y__h150874 = mant_a_adj__h18609[18] ^ INV_mant_b_adj8611__q24[18] ;
  assign y__h150981 = x__h151027 & y__h151028 ;
  assign y__h151028 = mant_a_adj__h18609[19] ^ INV_mant_b_adj8611__q24[19] ;
  assign y__h15107 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[24] ^
	     rg_c[24] ;
  assign y__h151135 = x__h151181 & y__h151182 ;
  assign y__h151182 = mant_a_adj__h18609[20] ^ INV_mant_b_adj8611__q24[20] ;
  assign y__h151289 = x__h151335 & y__h151336 ;
  assign y__h151336 = mant_a_adj__h18609[21] ^ INV_mant_b_adj8611__q24[21] ;
  assign y__h151443 = x__h151489 & y__h151490 ;
  assign y__h151490 = mant_a_adj__h18609[22] ^ INV_mant_b_adj8611__q24[22] ;
  assign y__h151597 = x__h151643 & y__h151644 ;
  assign y__h151644 = mant_a_adj__h18609[23] ^ INV_mant_b_adj8611__q24[23] ;
  assign y__h151751 = x__h151797 & y__h151798 ;
  assign y__h151798 = mant_a_adj__h18609[24] ^ INV_mant_b_adj8611__q24[24] ;
  assign y__h151905 = x__h151951 & y__h151952 ;
  assign y__h151952 = mant_a_adj__h18609[25] ^ INV_mant_b_adj8611__q24[25] ;
  assign y__h152059 = x__h152105 & y__h152106 ;
  assign y__h152106 = mant_a_adj__h18609[26] ^ INV_mant_b_adj8611__q24[26] ;
  assign y__h15214 = x__h15260 & y__h15261 ;
  assign y__h152213 = x__h152259 & y__h152260 ;
  assign y__h152260 = mant_a_adj__h18609[27] ^ INV_mant_b_adj8611__q24[27] ;
  assign y__h152367 = x__h152413 & y__h152414 ;
  assign y__h152414 = mant_a_adj__h18609[28] ^ INV_mant_b_adj8611__q24[28] ;
  assign y__h152521 = x__h152567 & y__h152568 ;
  assign y__h152568 = mant_a_adj__h18609[29] ^ INV_mant_b_adj8611__q24[29] ;
  assign y__h15261 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[25] ^
	     rg_c[25] ;
  assign y__h152827 = x__h152520 | y__h152521 ;
  assign y__h15368 = x__h15414 & y__h15415 ;
  assign y__h15415 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[26] ^
	     rg_c[26] ;
  assign y__h15522 = x__h15568 & y__h15569 ;
  assign y__h15569 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[27] ^
	     rg_c[27] ;
  assign y__h156617 = mant_b_adj__h18611[0] ^ INV_mant_a_adj8609__q25[0] ;
  assign y__h15676 = x__h15722 & y__h15723 ;
  assign y__h156767 = IF_x56616_OR_y56617_THEN_3_ELSE_1__q28[1] & y__h156814 ;
  assign y__h156814 = mant_b_adj__h18611[1] ^ INV_mant_a_adj8609__q25[1] ;
  assign y__h156922 = x__h156968 & y__h156969 ;
  assign y__h156969 = mant_b_adj__h18611[2] ^ INV_mant_a_adj8609__q25[2] ;
  assign y__h157076 = x__h157122 & y__h157123 ;
  assign y__h157123 = mant_b_adj__h18611[3] ^ INV_mant_a_adj8609__q25[3] ;
  assign y__h15723 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[28] ^
	     rg_c[28] ;
  assign y__h157230 = x__h157276 & y__h157277 ;
  assign y__h157277 = mant_b_adj__h18611[4] ^ INV_mant_a_adj8609__q25[4] ;
  assign y__h157384 = x__h157430 & y__h157431 ;
  assign y__h157431 = mant_b_adj__h18611[5] ^ INV_mant_a_adj8609__q25[5] ;
  assign y__h157538 = x__h157584 & y__h157585 ;
  assign y__h157585 = mant_b_adj__h18611[6] ^ INV_mant_a_adj8609__q25[6] ;
  assign y__h157692 = x__h157738 & y__h157739 ;
  assign y__h157739 = mant_b_adj__h18611[7] ^ INV_mant_a_adj8609__q25[7] ;
  assign y__h157846 = x__h157892 & y__h157893 ;
  assign y__h157893 = mant_b_adj__h18611[8] ^ INV_mant_a_adj8609__q25[8] ;
  assign y__h158000 = x__h158046 & y__h158047 ;
  assign y__h158047 = mant_b_adj__h18611[9] ^ INV_mant_a_adj8609__q25[9] ;
  assign y__h158154 = x__h158200 & y__h158201 ;
  assign y__h158201 = mant_b_adj__h18611[10] ^ INV_mant_a_adj8609__q25[10] ;
  assign y__h15830 = x__h15876 & y__h15877 ;
  assign y__h158308 = x__h158354 & y__h158355 ;
  assign y__h158355 = mant_b_adj__h18611[11] ^ INV_mant_a_adj8609__q25[11] ;
  assign y__h158462 = x__h158508 & y__h158509 ;
  assign y__h158509 = mant_b_adj__h18611[12] ^ INV_mant_a_adj8609__q25[12] ;
  assign y__h158616 = x__h158662 & y__h158663 ;
  assign y__h158663 = mant_b_adj__h18611[13] ^ INV_mant_a_adj8609__q25[13] ;
  assign y__h15877 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[29] ^
	     rg_c[29] ;
  assign y__h158770 = x__h158816 & y__h158817 ;
  assign y__h158817 = mant_b_adj__h18611[14] ^ INV_mant_a_adj8609__q25[14] ;
  assign y__h158924 = x__h158970 & y__h158971 ;
  assign y__h158971 = mant_b_adj__h18611[15] ^ INV_mant_a_adj8609__q25[15] ;
  assign y__h159078 = x__h159124 & y__h159125 ;
  assign y__h159125 = mant_b_adj__h18611[16] ^ INV_mant_a_adj8609__q25[16] ;
  assign y__h159232 = x__h159278 & y__h159279 ;
  assign y__h159279 = mant_b_adj__h18611[17] ^ INV_mant_a_adj8609__q25[17] ;
  assign y__h159386 = x__h159432 & y__h159433 ;
  assign y__h159433 = mant_b_adj__h18611[18] ^ INV_mant_a_adj8609__q25[18] ;
  assign y__h159540 = x__h159586 & y__h159587 ;
  assign y__h159587 = mant_b_adj__h18611[19] ^ INV_mant_a_adj8609__q25[19] ;
  assign y__h159694 = x__h159740 & y__h159741 ;
  assign y__h159741 = mant_b_adj__h18611[20] ^ INV_mant_a_adj8609__q25[20] ;
  assign y__h15984 = x__h16030 & y__h16031 ;
  assign y__h159848 = x__h159894 & y__h159895 ;
  assign y__h159895 = mant_b_adj__h18611[21] ^ INV_mant_a_adj8609__q25[21] ;
  assign y__h160002 = x__h160048 & y__h160049 ;
  assign y__h160049 = mant_b_adj__h18611[22] ^ INV_mant_a_adj8609__q25[22] ;
  assign y__h160156 = x__h160202 & y__h160203 ;
  assign y__h160203 = mant_b_adj__h18611[23] ^ INV_mant_a_adj8609__q25[23] ;
  assign y__h16031 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[30] ^
	     rg_c[30] ;
  assign y__h160310 = x__h160356 & y__h160357 ;
  assign y__h160357 = mant_b_adj__h18611[24] ^ INV_mant_a_adj8609__q25[24] ;
  assign y__h160464 = x__h160510 & y__h160511 ;
  assign y__h160511 = mant_b_adj__h18611[25] ^ INV_mant_a_adj8609__q25[25] ;
  assign y__h160618 = x__h160664 & y__h160665 ;
  assign y__h160665 = mant_b_adj__h18611[26] ^ INV_mant_a_adj8609__q25[26] ;
  assign y__h160772 = x__h160818 & y__h160819 ;
  assign y__h160819 = mant_b_adj__h18611[27] ^ INV_mant_a_adj8609__q25[27] ;
  assign y__h160926 = x__h160972 & y__h160973 ;
  assign y__h160973 = mant_b_adj__h18611[28] ^ INV_mant_a_adj8609__q25[28] ;
  assign y__h161080 = x__h161126 & y__h161127 ;
  assign y__h161127 = mant_b_adj__h18611[29] ^ INV_mant_a_adj8609__q25[29] ;
  assign y__h161386 = x__h161079 | y__h161080 ;
  assign y__h182125 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[1] ^
	     IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30[1] ;
  assign y__h182276 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[2] ^
	     x__h174863 ;
  assign y__h182426 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[3] ^
	     x__h175013 ;
  assign y__h182576 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[4] ^
	     x__h175163 ;
  assign y__h182726 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[5] ^
	     x__h175313 ;
  assign y__h182876 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[6] ^
	     x__h175463 ;
  assign y__h183026 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[7] ^
	     x__h175613 ;
  assign y__h183176 =
	     x__h175613 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[7] ;
  assign y__h21149 =
	     IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q3[1] & y__h21194 ;
  assign y__h21194 = rg_a[8] ^ rg_b[8] ;
  assign y__h21300 = x__h21344 & y__h21345 ;
  assign y__h21345 = rg_a[9] ^ rg_b[9] ;
  assign y__h21450 = x__h21494 & y__h21495 ;
  assign y__h21495 = rg_a[10] ^ rg_b[10] ;
  assign y__h21600 = x__h21644 & y__h21645 ;
  assign y__h21645 = rg_a[11] ^ rg_b[11] ;
  assign y__h21750 = x__h21794 & y__h21795 ;
  assign y__h21795 = rg_a[12] ^ rg_b[12] ;
  assign y__h21900 = x__h21944 & y__h21945 ;
  assign y__h21945 = rg_a[13] ^ rg_b[13] ;
  assign y__h22095 = rg_a[14] ^ rg_b[14] ;
  assign y__h2488 = x__h8314 | y__h8315 ;
  assign y__h2719 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163 &
	     shift_a__h2693 ;
  assign y__h2721 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2159 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2163 ;
  assign y__h2783 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152 &
	     shift_a__h2757 ;
  assign y__h2785 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2148 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2152 ;
  assign y__h2847 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141 &
	     shift_a__h2821 ;
  assign y__h2849 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2137 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2141 ;
  assign y__h2911 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130 &
	     shift_a__h2885 ;
  assign y__h2913 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2126 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2130 ;
  assign y__h29131 =
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129 &
	     partial_product__h29105 ;
  assign y__h29133 =
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d125 &
	     IF_rg_b_1_BIT_5_6_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d129 ;
  assign y__h29195 =
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118 &
	     partial_product__h29169 ;
  assign y__h29197 =
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d114 &
	     IF_rg_b_1_BIT_4_8_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d118 ;
  assign y__h29259 =
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107 &
	     partial_product__h29233 ;
  assign y__h29261 =
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d103 &
	     IF_rg_b_1_BIT_3_0_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d107 ;
  assign y__h29323 =
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96 &
	     partial_product__h29297 ;
  assign y__h29325 =
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d92 &
	     IF_rg_b_1_BIT_2_2_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d96 ;
  assign y__h29387 =
	     IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85 &
	     partial_product__h29361 ;
  assign y__h29389 =
	     b__h29366 &
	     IF_rg_b_1_BIT_1_4_THEN_1_CONCAT_rg_a_BITS_6_TO_ETC___d85 ;
  assign y__h29666 = cin__h29029 & partial_product__h29023 ;
  assign y__h29668 = b__h29028 & cin__h29029 ;
  assign y__h2975 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119 &
	     shift_a__h2949 ;
  assign y__h2977 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2116 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2119 ;
  assign y__h30405 =
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9[2] &
	     y__h30451 ;
  assign y__h30451 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[2] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[1] ;
  assign y__h30558 = x__h30603 & y__h30604 ;
  assign y__h30604 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[3] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[2] ;
  assign y__h30710 = x__h30755 & y__h30756 ;
  assign y__h30756 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[4] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[3] ;
  assign y__h30862 = x__h30907 & y__h30908 ;
  assign y__h30908 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[5] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[4] ;
  assign y__h31014 = x__h31059 & y__h31060 ;
  assign y__h31060 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[6] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[5] ;
  assign y__h31166 = x__h31211 & y__h31212 ;
  assign y__h31212 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[7] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[6] ;
  assign y__h31318 = x__h31363 & y__h31364 ;
  assign y__h31364 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[8] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[7] ;
  assign y__h31470 = x__h31515 & y__h31516 ;
  assign y__h31516 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[9] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[8] ;
  assign y__h31622 = x__h31667 & y__h31668 ;
  assign y__h31668 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[10] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[9] ;
  assign y__h31774 = x__h31819 & y__h31820 ;
  assign y__h31820 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[11] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[10] ;
  assign y__h31926 = x__h31971 & y__h31972 ;
  assign y__h31972 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[12] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[11] ;
  assign y__h32078 = x__h32123 & y__h32124 ;
  assign y__h32124 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[13] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[12] ;
  assign y__h32230 = x__h32275 & y__h32276 ;
  assign y__h32276 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[14] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[13] ;
  assign y__h32428 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[15] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[14] ;
  assign y__h3253 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174 &
	     shift_a__h2629 ;
  assign y__h3255 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2170 &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2174 ;
  assign y__h3848 =
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42[1] &
	     y__h3895 ;
  assign y__h3895 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[1] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[1] ;
  assign y__h4003 = x__h4049 & y__h4050 ;
  assign y__h4050 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[2] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[2] ;
  assign y__h4157 = x__h4203 & y__h4204 ;
  assign y__h4204 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[3] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[3] ;
  assign y__h4311 = x__h4357 & y__h4358 ;
  assign y__h4358 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[4] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[4] ;
  assign y__h4465 = x__h4511 & y__h4512 ;
  assign y__h4512 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[5] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[5] ;
  assign y__h46157 =
	     x__h46158 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[0] ;
  assign y__h4619 = x__h4665 & y__h4666 ;
  assign y__h46305 = IF_x6156_OR_y6157_THEN_3_ELSE_1__q13[1] & y__h46351 ;
  assign y__h46351 =
	     x__h46306 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[1] ;
  assign y__h46458 = x__h46503 & y__h46504 ;
  assign y__h46504 =
	     x__h46459 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[2] ;
  assign y__h46610 = x__h46655 & y__h46656 ;
  assign y__h46656 =
	     x__h46611 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[3] ;
  assign y__h4666 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[6] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[6] ;
  assign y__h46762 = x__h46807 & y__h46808 ;
  assign y__h46808 =
	     x__h46763 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[4] ;
  assign y__h46914 = x__h46959 & y__h46960 ;
  assign y__h46960 =
	     x__h46915 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[5] ;
  assign y__h47066 = x__h47111 & y__h47112 ;
  assign y__h47112 =
	     x__h47067 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[6] ;
  assign y__h47264 =
	     x__h47219 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[7] ;
  assign y__h4773 = x__h4819 & y__h4820 ;
  assign y__h4820 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[7] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[7] ;
  assign y__h4927 = x__h4973 & y__h4974 ;
  assign y__h4974 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[8] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[8] ;
  assign y__h5081 = x__h5127 & y__h5128 ;
  assign y__h5128 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[9] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[9] ;
  assign y__h5235 = x__h5281 & y__h5282 ;
  assign y__h5282 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[10] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[10] ;
  assign y__h5389 = x__h5435 & y__h5436 ;
  assign y__h5436 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[11] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[11] ;
  assign y__h54901 = y__h31516 ^ x__h31515 ;
  assign y__h55052 = y__h31668 ^ x__h31667 ;
  assign y__h55202 = y__h31820 ^ x__h31819 ;
  assign y__h55352 = y__h31972 ^ x__h31971 ;
  assign y__h5543 = x__h5589 & y__h5590 ;
  assign y__h55502 = y__h32124 ^ x__h32123 ;
  assign y__h55652 = y__h32276 ^ x__h32275 ;
  assign y__h5590 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[12] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[12] ;
  assign y__h5697 = x__h5743 & y__h5744 ;
  assign y__h5744 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[13] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[13] ;
  assign y__h5851 = x__h5897 & y__h5898 ;
  assign y__h5898 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[14] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[14] ;
  assign y__h6005 = x__h6051 & y__h6052 ;
  assign y__h6052 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[15] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[15] ;
  assign y__h6159 = x__h6205 & y__h6206 ;
  assign y__h6206 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[16] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[16] ;
  assign y__h63037 = ~x_BIT_0__BIT_0___h45628 ;
  assign y__h6313 = x__h6359 & y__h6360 ;
  assign y__h63226 = y__h54901 ^ x__h39068 ;
  assign y__h63377 = y__h55052 ^ x__h39218 ;
  assign y__h63527 = y__h55202 ^ x__h39368 ;
  assign y__h6360 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[17] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[17] ;
  assign y__h63677 = y__h55352 ^ x__h39518 ;
  assign y__h63827 = y__h55502 ^ x__h39668 ;
  assign y__h63977 = y__h55652 ^ x__h39818 ;
  assign y__h64127 = x__h39818 & y__h55652 ;
  assign y__h6467 = x__h6513 & y__h6514 ;
  assign y__h6514 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[18] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[18] ;
  assign y__h6621 = x__h6667 & y__h6668 ;
  assign y__h6668 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[19] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[19] ;
  assign y__h6775 = x__h6821 & y__h6822 ;
  assign y__h6822 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[20] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[20] ;
  assign y__h6929 = x__h6975 & y__h6976 ;
  assign y__h6976 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[21] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[21] ;
  assign y__h7083 = x__h7129 & y__h7130 ;
  assign y__h7130 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[22] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[22] ;
  assign y__h71584 = rg_c[23] ^ y__h46157 ;
  assign y__h71730 = IF_x1583_OR_y1584_THEN_3_ELSE_1__q15[1] & y__h71775 ;
  assign y__h71732 = ~x__h105642 ;
  assign y__h71775 = rg_c[24] ^ y__h71732 ;
  assign y__h71881 = x__h71925 & y__h71926 ;
  assign y__h71883 = ~x__h105793 ;
  assign y__h71926 = rg_c[25] ^ y__h71883 ;
  assign y__h72031 = x__h72075 & y__h72076 ;
  assign y__h72033 = ~x__h105943 ;
  assign y__h72076 = rg_c[26] ^ y__h72033 ;
  assign y__h72181 = x__h72225 & y__h72226 ;
  assign y__h72183 = ~x__h106093 ;
  assign y__h72226 = rg_c[27] ^ y__h72183 ;
  assign y__h72331 = x__h72375 & y__h72376 ;
  assign y__h72333 = ~x__h106243 ;
  assign y__h7237 = x__h7283 & y__h7284 ;
  assign y__h72376 = rg_c[28] ^ y__h72333 ;
  assign y__h72481 = x__h72525 & y__h72526 ;
  assign y__h72483 = ~x__h106393 ;
  assign y__h72526 = rg_c[29] ^ y__h72483 ;
  assign y__h72631 = x__h72675 & y__h72676 ;
  assign y__h72633 = ~x__h106543 ;
  assign y__h72676 = rg_c[30] ^ y__h72633 ;
  assign y__h7284 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[23] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[23] ;
  assign y__h7391 = x__h7437 & y__h7438 ;
  assign y__h7438 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[24] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[24] ;
  assign y__h7545 = x__h7591 & y__h7592 ;
  assign y__h7592 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[25] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[25] ;
  assign y__h7699 = x__h7745 & y__h7746 ;
  assign y__h7746 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[26] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[26] ;
  assign y__h7853 = x__h7899 & y__h7900 ;
  assign y__h7900 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[27] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[27] ;
  assign y__h8007 = x__h8053 & y__h8054 ;
  assign y__h80393 = x__h85400 | y__h85401 ;
  assign y__h8054 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[28] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[28] ;
  assign y__h81021 = IF_INV_y1584_THEN_3_ELSE_1__q16[1] & y__h81066 ;
  assign y__h81066 = ~x__h81020 ;
  assign y__h81173 = x__h81217 & y__h81218 ;
  assign y__h81218 = ~x__h81172 ;
  assign y__h81324 = x__h81368 & y__h81369 ;
  assign y__h81369 = ~x__h81323 ;
  assign y__h81475 = x__h81519 & y__h81520 ;
  assign y__h81520 = ~x__h81474 ;
  assign y__h8161 = x__h8207 & y__h8208 ;
  assign y__h81626 = x__h81670 & y__h81671 ;
  assign y__h81671 = ~x__h81625 ;
  assign y__h81777 = x__h81821 & y__h81822 ;
  assign y__h81822 = ~x__h81776 ;
  assign y__h81928 = x__h81972 & y__h81973 ;
  assign y__h81973 = ~x__h81927 ;
  assign y__h82079 =
	     x__h82123 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h8208 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[29] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[29] ;
  assign y__h82230 =
	     x__h82274 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82381 =
	     x__h82425 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82532 =
	     x__h82576 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82683 =
	     x__h82727 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82834 =
	     x__h82878 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82985 =
	     x__h83029 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83136 =
	     x__h83180 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h8315 = x__h8361 & y__h8362 ;
  assign y__h83287 =
	     x__h83331 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83438 =
	     x__h83482 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83589 =
	     x__h83633 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h8362 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[30] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[30] ;
  assign y__h83740 =
	     x__h83784 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83891 =
	     x__h83935 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84042 =
	     x__h84086 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84193 =
	     x__h84237 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84344 =
	     x__h84388 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84495 =
	     x__h84539 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84646 =
	     x__h84690 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84797 =
	     x__h84841 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84948 =
	     x__h84992 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85099 =
	     x__h85143 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85250 =
	     x__h85294 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85401 =
	     x__h85445 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h88576 =
	     IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19[1] &
	     y__h88622 ;
  assign y__h88622 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[1] ;
  assign y__h88730 = x__h88775 & y__h88776 ;
  assign y__h88776 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[2] ;
  assign y__h88883 = x__h88928 & y__h88929 ;
  assign y__h88929 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[3] ;
  assign y__h89036 = x__h89081 & y__h89082 ;
  assign y__h89082 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[4] ;
  assign y__h89189 = x__h89234 & y__h89235 ;
  assign y__h89235 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[5] ;
  assign y__h89342 = x__h89387 & y__h89388 ;
  assign y__h89388 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[6] ;
  assign y__h89495 = x__h89540 & y__h89541 ;
  assign y__h89541 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[7] ;
  assign y__h89648 = x__h89693 & y__h89694 ;
  assign y__h89694 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[8] ;
  assign y__h89801 = x__h89846 & y__h89847 ;
  assign y__h89847 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[9] ;
  assign y__h89954 = x__h89999 & y__h90000 ;
  assign y__h90000 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[10] ;
  assign y__h90107 = x__h90152 & y__h90153 ;
  assign y__h90153 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[11] ;
  assign y__h90260 = x__h90305 & y__h90306 ;
  assign y__h90306 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[12] ;
  assign y__h90413 = x__h90458 & y__h90459 ;
  assign y__h90459 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[13] ;
  assign y__h90566 = x__h90611 & y__h90612 ;
  assign y__h90612 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[14] ;
  assign y__h90719 = x__h90764 & y__h90765 ;
  assign y__h90765 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[15] ;
  assign y__h90872 = x__h90917 & y__h90918 ;
  assign y__h90918 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[16] ;
  assign y__h91025 = x__h91070 & y__h91071 ;
  assign y__h91071 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[17] ;
  assign y__h91178 = x__h91223 & y__h91224 ;
  assign y__h91224 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[18] ;
  assign y__h91331 = x__h91376 & y__h91377 ;
  assign y__h91377 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[19] ;
  assign y__h91484 = x__h91529 & y__h91530 ;
  assign y__h91530 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[20] ;
  assign y__h91637 = x__h91682 & y__h91683 ;
  assign y__h91683 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[21] ;
  assign y__h91790 = x__h91835 & y__h91836 ;
  assign y__h91836 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[22] ;
  assign y__h91989 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[23] ;
  assign y__h96498 = x__h101619 & mant_a_adj__h95606[30] ;
  assign y__h97019 =
	     mant_a__h18603[{ INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
			      INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
			      INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
			      INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
			      y__h71584 }] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_a <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_b <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_c <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_inp_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_out <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_s <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_a_EN) rg_a <= `BSV_ASSIGNMENT_DELAY rg_a_D_IN;
	if (rg_b_EN) rg_b <= `BSV_ASSIGNMENT_DELAY rg_b_D_IN;
	if (rg_c_EN) rg_c <= `BSV_ASSIGNMENT_DELAY rg_c_D_IN;
	if (rg_inp_valid_EN)
	  rg_inp_valid <= `BSV_ASSIGNMENT_DELAY rg_inp_valid_D_IN;
	if (rg_out_EN) rg_out <= `BSV_ASSIGNMENT_DELAY rg_out_D_IN;
	if (rg_out_valid_EN)
	  rg_out_valid <= `BSV_ASSIGNMENT_DELAY rg_out_valid_D_IN;
	if (rg_s_EN) rg_s <= `BSV_ASSIGNMENT_DELAY rg_s_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_a = 16'hAAAA;
    rg_b = 16'hAAAA;
    rg_c = 32'hAAAAAAAA;
    rg_inp_valid = 1'h0;
    rg_out = 32'hAAAAAAAA;
    rg_out_valid = 1'h0;
    rg_s = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkTopMAC

