Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Nov 26 11:36:24 2018
| Host         : Johannes-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alarme_carro_control_sets_placed.rpt
| Design       : alarme_carro
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              70 |           11 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------------------------+------------------+----------------+
|             Clock Signal            | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+------------------------------------+------------------+----------------+
|  led_estado_reg[0]/G0               |               |                                    |                1 |              2 |
|  led_estado_reg[1]/G0               |               |                                    |                1 |              2 |
|  clk_IBUF_BUFG                      |               | estado_anterior_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                      |               | estado_anterior_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                      |               | estado_anterior[1]_i_2_n_0         |                1 |              2 |
|  estado_anterior_reg[0]_LDC_i_1_n_0 |               | estado_anterior_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  led_estado_reg[0]_i_1_n_0          |               | led_estado_reg[2]_i_1_n_0          |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                |               | count[0]_i_2_n_0                   |                8 |             64 |
+-------------------------------------+---------------+------------------------------------+------------------+----------------+


