// Seed: 2053882828
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire module_0;
  assign id_3 = 1;
  always @(-1'b0) begin : LABEL_0
    disable id_4;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd45,
    parameter id_7  = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4
  );
  inout tri0 id_4;
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_5 = id_9;
  assign id_8[1] = -1;
  wire _id_11;
  wire [id_11 : -1] id_12;
  assign id_4 = 1;
  assign id_1[id_7] = -1;
endmodule
