$date
    Thu Mar  5 16:28:35 2020
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module bluejay_datapath_tb $end
$var reg 1 ! reset_all $end
$var reg 1 " GPIO0 $end
$var reg 1 # GPIO1 $end
$var reg 1 $ WR_N $end
$var reg 1 % TXE_N $end
$var reg 1 & new_frame_i $end
$var reg 1 ' clk_100 $end
$var reg 1 ( RD_N $end
$var reg 1 ) clk_i $end
$var real 1 * SIM_DATA_IN $end
$var reg 1 + SIM_DATA_IN_WR $end
$var reg 1 , RESET_N $end
$var real 1 - usb_data_o $end
$var reg 1 . RX_F $end
$var reg 1 / OE_N $end
$scope module usb_fifo0 $end
$var reg 1 " GPIO0 $end
$var reg 1 # GPIO1 $end
$var reg 1 $ WR_N $end
$var reg 1 ' CLK $end
$var reg 1 % TXE_N $end
$var reg 1 ( RD_N $end
$var reg 1 , RESET_N $end
$var reg 1 + SIM_DATA_IN_WR $end
$var real 1 * SIM_DATA_IN $end
$var real 1 - DATA $end
$var reg 1 . RX_F $end
$var reg 1 / OE_N $end
$upscope $end
$scope module usb_to_bluejay_if0 $end
$var reg 1 / fifo_output_enable_o $end
$var reg 1 0 next_line_rdy_o $end
$var reg 1 " next_line_rdy_i $end
$var reg 1 1 get_next_word_i $end
$var real 1 - data_i $end
$var reg 1 # next_frame_rdy_i $end
$var real 1 2 data_o $end
$var reg 1 3 next_frame_rdy_o $end
$var reg 1 , reset_o $end
$var reg 1 ) clk_o $end
$var reg 1 ' clk_i $end
$var reg 1 . fifo_empty_i $end
$var reg 1 ! reset_i $end
$var reg 1 ( get_next_word_o $end
$var reg 1 4 fifo_empty_o $end
$upscope $end
$scope module bluejay_data0 $end
$var reg 11 5 v_counter $end
$var reg 1 0 next_line_rdy_i $end
$var reg 1 & new_frame_i $end
$var reg 1 6 end_of_image_reached $end
$var real 1 2 data_i $end
$var reg 1 7 sync_o $end
$var real 1 8 data_o $end
$var reg 1 9 update_o $end
$var reg 8 : h_counter $end
$var string 3 ; state $end
$var reg 8 < state_timeout_counter $end
$var reg 1 1 get_next_word_o $end
$var reg 1 ) clk_i $end
$var reg 1 = invert_o $end
$var reg 1 > get_next_word_cmd $end
$var reg 1 4 fifo_empty_i $end
$var reg 1 ? data_output_active_cmd $end
$var reg 1 ! reset_i $end
$var reg 1 @ valid_o $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
1$
1%
0&
0'
1(
0)
s0 *
0+
1,
s0 -
1.
1/
00
01
s0 2
03
04
b00000000000 5
06
07
s0 8
09
b00000000 :
sIDLE ;
b00000000 <
0=
0>
0?
0@
$end
0(
#5
1'
0/
1)
#10
0'
0)
#15
1'
