INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/BSI_Adder_Wrapper_level2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder_Wrapper_level2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/BSI_Adder_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/BSI_Adder_Wrapper_level1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder_Wrapper_level1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/BSI_Memory_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Memory_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/bsi_mem_output_side.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsi_mem_output_side
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/input_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/output_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/HJ_project3.srcs/sources_1/new/output_mem_to_R0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mem_to_R0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sim_1/new/cla_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_TB
