{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696883594709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696883594717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 13:33:14 2023 " "Processing started: Mon Oct 09 13:33:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696883594717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883594717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883594717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696883595098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696883595098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(11) " "Verilog HDL information at task2.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696883603905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603906 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(26) " "Verilog HDL Expression warning at DE1_SoC.sv(26): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(27) " "Verilog HDL Expression warning at DE1_SoC.sv(27): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(28) " "Verilog HDL Expression warning at DE1_SoC.sv(28): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(29) " "Verilog HDL Expression warning at DE1_SoC.sv(29): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(30) " "Verilog HDL Expression warning at DE1_SoC.sv(30): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(31) " "Verilog HDL Expression warning at DE1_SoC.sv(31): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(32) " "Verilog HDL Expression warning at DE1_SoC.sv(32): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(33) " "Verilog HDL Expression warning at DE1_SoC.sv(33): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(34) " "Verilog HDL Expression warning at DE1_SoC.sv(34): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(35) " "Verilog HDL Expression warning at DE1_SoC.sv(35): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603908 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(36) " "Verilog HDL Expression warning at DE1_SoC.sv(36): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(37) " "Verilog HDL Expression warning at DE1_SoC.sv(37): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(38) " "Verilog HDL Expression warning at DE1_SoC.sv(38): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(39) " "Verilog HDL Expression warning at DE1_SoC.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(46) " "Verilog HDL Expression warning at DE1_SoC.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(47) " "Verilog HDL Expression warning at DE1_SoC.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(49) " "Verilog HDL Expression warning at DE1_SoC.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(50) " "Verilog HDL Expression warning at DE1_SoC.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(51) " "Verilog HDL Expression warning at DE1_SoC.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(58) " "Verilog HDL Expression warning at DE1_SoC.sv(58): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(59) " "Verilog HDL Expression warning at DE1_SoC.sv(59): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(61) " "Verilog HDL Expression warning at DE1_SoC.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(62) " "Verilog HDL Expression warning at DE1_SoC.sv(62): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(63) " "Verilog HDL Expression warning at DE1_SoC.sv(63): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603913 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "task1_tb task3_tb.sv(3) " "Verilog HDL error at task3_tb.sv(3): module \"task1_tb\" cannot be declared more than once" {  } { { "task3_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3_tb.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1696883603915 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "task1_tb task1_tb.sv(3) " "HDL info at task1_tb.sv(3): see declaration for object \"task1_tb\"" {  } { { "task1_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1_tb.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696883603916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file task3_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696883603917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883603953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696883604032 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 09 13:33:24 2023 " "Processing ended: Mon Oct 09 13:33:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696883604032 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696883604032 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696883604032 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696883604032 ""}
