Logfile for Reveal Analyzer
Version: Diamond 3.12.1.454
Platform: Windows8 64bit
Filename: C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
First created: Fri 25. Feb 16:42:10 2022
[16:42:22] runProject on device [1. LCMXO2-1200HC] using C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer_analyser.rva [POP_timer_Reveal.rvl]
[16:42:22] Connecting cableserver to run Reveal debugger....
[16:42:22] @Connect
[16:42:22] @SetSharableApplications,2,Reveal,Mico
[16:42:24] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:42:24] @LockCable
[16:42:24] @GetServerStatus
[16:42:24] @Read
[16:42:24] @SetTargetDevice,0
[16:42:24] Connecting core0....
[16:42:24] @ShiftIR,8,0,ER1
[16:42:24] @ShiftDR,21,0,data (select core0)
[16:42:24] @ShiftIR,8,0,ER2
[16:42:24] Configuring core0....
[16:42:24] @JumpState,RUN_TEST_IDLE
[16:42:24] @JumpState,RUN_TEST_IDLE
[16:42:24] @JumpState,RUN_TEST_IDLE
[16:42:24] @ShiftIR,8,0,NOP
[16:42:24] @JumpState,RUN_TEST_IDLE
[16:42:24] @ShiftIR,8,0,ER2
[16:42:24] @Set Odd Parity readback
[16:42:24] @Set Odd Parity
[16:42:24] @Set LA Start/Stop readback
[16:42:24] @Set LA Start/Stop 
[16:42:24] #Reveal IP Version = 1_6_042617
[16:42:24] @Get Pattern
[16:42:24] #pattern readout = a5a5
[16:42:24] pattern readout passed!
[16:42:24] @Get Tracy Signature
[16:42:24] @Get Tracy Signature
[16:42:24] #signature from core0 = 414386639
[16:42:24] signature from core0 passed!
[16:42:24] @Set Opcode Value
[16:42:24] @Set Mask Value
[16:42:24] @Set Opcode Value
[16:42:24] @Set Mask Value
[16:42:24] @Set Opcode Value
[16:42:24] @Set Mask Value
[16:42:24] @Set Opcode Value
[16:42:24] @Set Mask Value
[16:42:24] @Set Then Num
[16:42:24] @Set NEXT THEN
[16:42:24] @Set Cnt Cntg
[16:42:24] @Set Event Count
[16:42:24] @Get BurstWrite CRC
[16:42:24] @Set Truth Tbl Addr Cnter Init
[16:42:24] @Set Truth Table Prog
[16:42:24] Configuring in burst mode....
[16:42:24] @Get BurstWrite CRC
[16:42:24] @Enable TE Trig
[16:42:24] @Enable Trig Output OR All readback
[16:42:24] @Enable Trig Output OR All
[16:42:24] @Set Pre-Trig Sample
[16:42:24] @Set Post-Trig Sample
[16:42:24] finished configuration of core0
[16:42:24] Starting all active cores....
[16:42:24] @ShiftIR,8,0,ER1
[16:42:24] @ShiftDR,21,0,data (select active cores)
[16:42:24] @ShiftIR,8,0,ER2
[16:42:24] @Set LA Start cores
[16:42:24] @UnlockCable
[16:42:24] Running all active cores....
[16:42:24] @LockCable
[16:42:24] Polling trigger memory of core0....
[16:42:24] @ShiftIR,8,0,ER1
[16:42:24] @ShiftDR,21,0,data (select core0)
[16:42:24] @ShiftIR,8,0,ER2
[16:42:24] @Get Force Trigger bit
[16:42:24] #TM_CTL_0=3
[16:42:24] @Get Trig Detected Cnt
[16:42:24] #numDetectedTriggers = 0
[16:42:24] @Get Mem Block Full Cnt
[16:42:24] #memFullCnt = 0
[16:42:24] detected 0 triggers of core0
[16:42:24] captured 0 memory blocks of core0
[16:42:24] @UnlockCable
[16:42:25] Running all active cores....
[16:42:25] @LockCable
[16:42:25] Polling trigger memory of core0....
[16:42:25] @ShiftIR,8,0,ER1
[16:42:25] @ShiftDR,21,0,data (select core0)
[16:42:25] @ShiftIR,8,0,ER2
[16:42:25] @Get Force Trigger bit
[16:42:25] #TM_CTL_0=3
[16:42:25] @Get Trig Detected Cnt
[16:42:25] #numDetectedTriggers = 0
[16:42:26] @Get Mem Block Full Cnt
[16:42:26] #memFullCnt = 0
[16:42:26] detected 0 triggers of core0
[16:42:26] captured 0 memory blocks of core0
[16:42:26] @UnlockCable
[16:42:27] Running all active cores....
[16:42:27] @LockCable
[16:42:27] Polling trigger memory of core0....
[16:42:27] @ShiftIR,8,0,ER1
[16:42:27] @ShiftDR,21,0,data (select core0)
[16:42:27] @ShiftIR,8,0,ER2
[16:42:27] @Get Force Trigger bit
[16:42:27] #TM_CTL_0=3
[16:42:27] @Get Trig Detected Cnt
[16:42:27] #numDetectedTriggers = 0
[16:42:27] @Get Mem Block Full Cnt
[16:42:27] #memFullCnt = 0
[16:42:27] detected 0 triggers of core0
[16:42:27] captured 0 memory blocks of core0
[16:42:27] @UnlockCable
[16:42:28] Running all active cores....
[16:42:28] @LockCable
[16:42:28] Polling trigger memory of core0....
[16:42:28] @ShiftIR,8,0,ER1
[16:42:28] @ShiftDR,21,0,data (select core0)
[16:42:28] @ShiftIR,8,0,ER2
[16:42:28] @Get Force Trigger bit
[16:42:28] #TM_CTL_0=3
[16:42:28] @Get Trig Detected Cnt
[16:42:28] #numDetectedTriggers = 0
[16:42:28] @Get Mem Block Full Cnt
[16:42:28] #memFullCnt = 0
[16:42:28] detected 0 triggers of core0
[16:42:28] captured 0 memory blocks of core0
[16:42:28] @UnlockCable
[16:42:29] Running all active cores....
[16:42:29] @LockCable
[16:42:29] Polling trigger memory of core0....
[16:42:29] @ShiftIR,8,0,ER1
[16:42:29] @ShiftDR,21,0,data (select core0)
[16:42:29] @ShiftIR,8,0,ER2
[16:42:29] @Get Force Trigger bit
[16:42:29] #TM_CTL_0=3
[16:42:29] @Get Trig Detected Cnt
[16:42:29] #numDetectedTriggers = 0
[16:42:29] @Get Mem Block Full Cnt
[16:42:29] #memFullCnt = 0
[16:42:29] detected 0 triggers of core0
[16:42:29] captured 0 memory blocks of core0
[16:42:29] @UnlockCable
[16:42:30] Running all active cores....
[16:42:30] @LockCable
[16:42:30] Polling trigger memory of core0....
[16:42:30] @ShiftIR,8,0,ER1
[16:42:30] @ShiftDR,21,0,data (select core0)
[16:42:30] @ShiftIR,8,0,ER2
[16:42:30] @Get Force Trigger bit
[16:42:30] #TM_CTL_0=3
[16:42:30] @Get Trig Detected Cnt
[16:42:30] #numDetectedTriggers = 0
[16:42:30] @Get Mem Block Full Cnt
[16:42:30] #memFullCnt = 0
[16:42:30] detected 0 triggers of core0
[16:42:30] captured 0 memory blocks of core0
[16:42:30] @UnlockCable
[16:42:31] Running all active cores....
[16:42:31] @LockCable
[16:42:31] Polling trigger memory of core0....
[16:42:31] @ShiftIR,8,0,ER1
[16:42:31] @ShiftDR,21,0,data (select core0)
[16:42:31] @ShiftIR,8,0,ER2
[16:42:31] @Get Force Trigger bit
[16:42:31] #TM_CTL_0=3
[16:42:31] @Get Trig Detected Cnt
[16:42:31] #numDetectedTriggers = 0
[16:42:31] @Get Mem Block Full Cnt
[16:42:31] #memFullCnt = 0
[16:42:31] detected 0 triggers of core0
[16:42:31] captured 0 memory blocks of core0
[16:42:31] @UnlockCable
[16:42:32] Running all active cores....
[16:42:32] @LockCable
[16:42:32] Polling trigger memory of core0....
[16:42:32] @ShiftIR,8,0,ER1
[16:42:32] @ShiftDR,21,0,data (select core0)
[16:42:32] @ShiftIR,8,0,ER2
[16:42:32] @Get Force Trigger bit
[16:42:32] #TM_CTL_0=3
[16:42:32] @Get Trig Detected Cnt
[16:42:32] #numDetectedTriggers = 0
[16:42:32] @Get Mem Block Full Cnt
[16:42:32] #memFullCnt = 0
[16:42:32] detected 0 triggers of core0
[16:42:32] captured 0 memory blocks of core0
[16:42:32] @UnlockCable
[16:42:33] Running all active cores....
[16:42:33] @LockCable
[16:42:33] Polling trigger memory of core0....
[16:42:33] @ShiftIR,8,0,ER1
[16:42:33] @ShiftDR,21,0,data (select core0)
[16:42:33] @ShiftIR,8,0,ER2
[16:42:33] @Get Force Trigger bit
[16:42:33] #TM_CTL_0=3
[16:42:33] @Get Trig Detected Cnt
[16:42:33] #numDetectedTriggers = 0
[16:42:33] @Get Mem Block Full Cnt
[16:42:33] #memFullCnt = 0
[16:42:33] detected 0 triggers of core0
[16:42:33] captured 0 memory blocks of core0
[16:42:33] @UnlockCable
[16:42:34] Running all active cores....
[16:42:34] @LockCable
[16:42:34] Polling trigger memory of core0....
[16:42:34] @ShiftIR,8,0,ER1
[16:42:34] @ShiftDR,21,0,data (select core0)
[16:42:34] @ShiftIR,8,0,ER2
[16:42:34] @Get Force Trigger bit
[16:42:34] #TM_CTL_0=3
[16:42:34] @Get Trig Detected Cnt
[16:42:34] #numDetectedTriggers = 0
[16:42:34] @Get Mem Block Full Cnt
[16:42:34] #memFullCnt = 0
[16:42:34] detected 0 triggers of core0
[16:42:34] captured 0 memory blocks of core0
[16:42:34] @UnlockCable
[16:42:35] Running all active cores....
[16:42:35] @LockCable
[16:42:35] Polling trigger memory of core0....
[16:42:35] @ShiftIR,8,0,ER1
[16:42:35] @ShiftDR,21,0,data (select core0)
[16:42:35] @ShiftIR,8,0,ER2
[16:42:35] @Get Force Trigger bit
[16:42:35] #TM_CTL_0=3
[16:42:35] @Get Trig Detected Cnt
[16:42:35] #numDetectedTriggers = 0
[16:42:35] @Get Mem Block Full Cnt
[16:42:35] #memFullCnt = 0
[16:42:35] detected 0 triggers of core0
[16:42:35] captured 0 memory blocks of core0
[16:42:35] @UnlockCable
[16:42:36] Running all active cores....
[16:42:36] @LockCable
[16:42:36] Polling trigger memory of core0....
[16:42:36] @ShiftIR,8,0,ER1
[16:42:36] @ShiftDR,21,0,data (select core0)
[16:42:36] @ShiftIR,8,0,ER2
[16:42:36] @Get Force Trigger bit
[16:42:36] #TM_CTL_0=3
[16:42:36] @Get Trig Detected Cnt
[16:42:36] #numDetectedTriggers = 0
[16:42:36] @Get Mem Block Full Cnt
[16:42:36] #memFullCnt = 0
[16:42:36] detected 0 triggers of core0
[16:42:36] captured 0 memory blocks of core0
[16:42:36] @UnlockCable
[16:42:37] Running all active cores....
[16:42:37] @LockCable
[16:42:37] Polling trigger memory of core0....
[16:42:37] @ShiftIR,8,0,ER1
[16:42:37] @ShiftDR,21,0,data (select core0)
[16:42:37] @ShiftIR,8,0,ER2
[16:42:37] @Get Force Trigger bit
[16:42:37] #TM_CTL_0=3
[16:42:37] @Get Trig Detected Cnt
[16:42:37] #numDetectedTriggers = 0
[16:42:37] @Get Mem Block Full Cnt
[16:42:37] #memFullCnt = 0
[16:42:37] detected 0 triggers of core0
[16:42:37] captured 0 memory blocks of core0
[16:42:37] @UnlockCable
[16:42:38] Running all active cores....
[16:42:38] @LockCable
[16:42:38] Polling trigger memory of core0....
[16:42:38] @ShiftIR,8,0,ER1
[16:42:38] @ShiftDR,21,0,data (select core0)
[16:42:38] @ShiftIR,8,0,ER2
[16:42:38] @Get Force Trigger bit
[16:42:38] #TM_CTL_0=3
[16:42:38] @Get Trig Detected Cnt
[16:42:38] #numDetectedTriggers = 0
[16:42:38] @Get Mem Block Full Cnt
[16:42:38] #memFullCnt = 0
[16:42:38] detected 0 triggers of core0
[16:42:38] captured 0 memory blocks of core0
[16:42:38] @UnlockCable
[16:42:39] Running all active cores....
[16:42:39] @LockCable
[16:42:39] Polling trigger memory of core0....
[16:42:39] @ShiftIR,8,0,ER1
[16:42:39] @ShiftDR,21,0,data (select core0)
[16:42:39] @ShiftIR,8,0,ER2
[16:42:39] @Get Force Trigger bit
[16:42:39] #TM_CTL_0=3
[16:42:39] @Get Trig Detected Cnt
[16:42:39] #numDetectedTriggers = 0
[16:42:39] @Get Mem Block Full Cnt
[16:42:39] #memFullCnt = 0
[16:42:39] detected 0 triggers of core0
[16:42:39] captured 0 memory blocks of core0
[16:42:39] @UnlockCable
[16:42:40] Running all active cores....
[16:42:40] @LockCable
[16:42:40] Polling trigger memory of core0....
[16:42:40] @ShiftIR,8,0,ER1
[16:42:40] @ShiftDR,21,0,data (select core0)
[16:42:40] @ShiftIR,8,0,ER2
[16:42:40] @Get Force Trigger bit
[16:42:40] #TM_CTL_0=3
[16:42:40] @Get Trig Detected Cnt
[16:42:40] #numDetectedTriggers = 0
[16:42:40] @Get Mem Block Full Cnt
[16:42:40] #memFullCnt = 0
[16:42:40] detected 0 triggers of core0
[16:42:40] captured 0 memory blocks of core0
[16:42:40] @UnlockCable
[16:42:41] Running all active cores....
[16:42:41] @LockCable
[16:42:41] Polling trigger memory of core0....
[16:42:41] @ShiftIR,8,0,ER1
[16:42:41] @ShiftDR,21,0,data (select core0)
[16:42:41] @ShiftIR,8,0,ER2
[16:42:41] @Get Force Trigger bit
[16:42:41] #TM_CTL_0=5
[16:42:41] @Get Trig Detected Cnt
[16:42:41] #numDetectedTriggers = 1
[16:42:41] @Get Mem Block Full Cnt
[16:42:41] #memFullCnt = 1
[16:42:41] Downloading trigger memory of core0....
[16:42:41] @Is LA Armed
[16:42:41] @Set LA Start/Stop readback
[16:42:41] @Set LA Start/Stop 
[16:42:41] @Set LA Start/Stop readback
[16:42:41] @Set LA Start/Stop 
[16:42:41] @Get Trig Detected Cnt
[16:42:41] #numDetectedTriggers = 1
[16:42:41] @Get Mem Block Full Cnt
[16:42:41] #memFullCnt = 1
[16:42:41] @Get Last Addr Written
[16:42:41] #lastAddrWritten = 11
[16:42:41] @Get Multiple Trig Enbl
[16:42:41] #traceWidth=20, userSelectedTriggers=1, numTrigEnable=1
[16:42:41] @Get BurstRead CRC
[16:42:41] @Set Trace Mem Cnter Init
[16:42:41] Uploading in burst mode....
[16:42:41] @ShiftDR,640,1,data (burst read)
[16:42:41] @GetTDO,data,640
[16:42:41] @Get BurstRead CRC
[16:42:41] @Get BurstRead CRC
[16:42:41] @Get Pre-Trig Sample Num
[16:42:41] @Get Post-Trig Sample Num
[16:42:41] @Get Pre-Trig Samples Captured
[16:42:41] @Get Trig Ptr
[16:42:41] #trigPtr = 19
[16:42:41] #dataSize=3, numRead=32, trace_out=32
[16:42:41] #trig0={blockPosition:0,triggerPosition:2}
[16:42:41] finished download trigger memory of core0
[16:42:41] @UnlockCable
[16:42:41] @ReleaseCablePort
[16:42:41] @Disconnect
[16:42:41] All messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
Last closed: Fri 25. Feb 16:52:03 2022
