// Seed: 2844578933
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wand id_2,
    input uwire id_3,
    output tri id_4
    , id_11,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  wire id_12;
endmodule
module module_1 (
    inout wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  module_0(
      id_3, id_1, id_5, id_2, id_3, id_0, id_1, id_1, id_0, id_5
  );
  tri id_8;
  always @(id_0 or negedge id_2) begin
    id_8 = 1'b0;
  end
endmodule
