// Seed: 4239856132
module module_0 ();
  always @(*) begin
    $display(id_1);
    id_1 += 1'b0;
    id_1 = #id_2 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    output wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8
);
  reg id_10;
  module_0();
  always @(*)
    if (1 + 1'b0) id_10 <= id_1;
    else begin
      $display;
    end
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15 = id_12;
  assign id_10 = 1;
endmodule
