-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_length_check is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataFifo_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    ipDataFifo_V_full_n : IN STD_LOGIC;
    ipDataFifo_V_write : OUT STD_LOGIC;
    lengthCheckIn_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    lengthCheckIn_V_data_V_empty_n : IN STD_LOGIC;
    lengthCheckIn_V_data_V_read : OUT STD_LOGIC;
    lengthCheckIn_V_keep_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    lengthCheckIn_V_keep_V_empty_n : IN STD_LOGIC;
    lengthCheckIn_V_keep_V_read : OUT STD_LOGIC;
    lengthCheckIn_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    lengthCheckIn_V_last_V_empty_n : IN STD_LOGIC;
    lengthCheckIn_V_last_V_read : OUT STD_LOGIC );
end;


architecture behav of ip_handler_length_check is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm0_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_st2_fsm1_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st0_fsm1_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm0 : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm0_0 : STD_LOGIC;
    signal ap_sig_bdd_23 : BOOLEAN;
    signal ap_CS_fsm1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding of ap_CS_fsm1 : signal is "none";
    signal ap_sig_cseq_ST_st0_fsm1_0 : STD_LOGIC;
    signal ap_sig_bdd_34 : BOOLEAN;
    signal lengthCheckIn_V_data_V0_status : STD_LOGIC;
    signal tmp_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_nbreadreq_fu_106_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_53 : BOOLEAN;
    signal tmp_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal filterPacket_V_load_reg_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_458 : STD_LOGIC_VECTOR (0 downto 0);
    signal lengthCheckState_load_reg_477 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_91 : BOOLEAN;
    signal ap_sig_cseq_ST_st2_fsm1_1 : STD_LOGIC;
    signal ap_sig_bdd_97 : BOOLEAN;
    signal dip_leftToWrite_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal filterPacket_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lengthCheckState : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dip_wordCount_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal wordBuffer_Array_data_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal wordBuffer_Array_data_V_ce0 : STD_LOGIC;
    signal wordBuffer_Array_data_V_we0 : STD_LOGIC;
    signal wordBuffer_Array_data_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wordBuffer_Array_data_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wordBuffer_Array_keep_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal wordBuffer_Array_keep_V_ce0 : STD_LOGIC;
    signal wordBuffer_Array_keep_V_we0 : STD_LOGIC;
    signal wordBuffer_Array_keep_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal wordBuffer_Array_keep_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal wordBuffer_Array_last_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal wordBuffer_Array_last_V_ce0 : STD_LOGIC;
    signal wordBuffer_Array_last_V_we0 : STD_LOGIC;
    signal wordBuffer_Array_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal wordBuffer_Array_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_6_reg_462 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_reg_467 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_309_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal lengthCheckState_load_load_fu_313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal lengthCheckState_flag_1_phi_fu_138_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0 : STD_LOGIC_VECTOR (1 downto 0);
    signal lengthCheckState_new_1_phi_fu_154_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal dip_wordCount_V_flag_phi_fu_171_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_362_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0 : STD_LOGIC_VECTOR (1 downto 0);
    signal dip_wordCount_V_new_phi_fu_188_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal lengthCheckState_flag_2_phi_fu_204_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0 : STD_LOGIC_VECTOR (1 downto 0);
    signal lengthCheckState_new_2_phi_fu_216_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal dip_wordCount_V_flag_1_phi_fu_227_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0 : STD_LOGIC_VECTOR (1 downto 0);
    signal dip_wordCount_V_new_1_phi_fu_239_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lengthCheckIn_V_data_V0_update : STD_LOGIC;
    signal tmp_2141_fu_417_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_1_fu_428_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp128_fu_439_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_8_fu_289_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_i_fu_321_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_fu_335_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_228 : BOOLEAN;
    signal ap_sig_bdd_104 : BOOLEAN;
    signal ap_sig_bdd_270 : BOOLEAN;
    signal ap_sig_bdd_66 : BOOLEAN;
    signal ap_sig_bdd_79 : BOOLEAN;
    signal ap_sig_bdd_88 : BOOLEAN;
    signal ap_sig_bdd_251 : BOOLEAN;

    component ip_handler_length_check_wordBuffer_Array_data_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ip_handler_length_check_wordBuffer_Array_keep_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ip_handler_length_check_wordBuffer_Array_last_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    wordBuffer_Array_data_V_U : component ip_handler_length_check_wordBuffer_Array_data_V
    generic map (
        DataWidth => 64,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wordBuffer_Array_data_V_address0,
        ce0 => wordBuffer_Array_data_V_ce0,
        we0 => wordBuffer_Array_data_V_we0,
        d0 => wordBuffer_Array_data_V_d0,
        q0 => wordBuffer_Array_data_V_q0);

    wordBuffer_Array_keep_V_U : component ip_handler_length_check_wordBuffer_Array_keep_V
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wordBuffer_Array_keep_V_address0,
        ce0 => wordBuffer_Array_keep_V_ce0,
        we0 => wordBuffer_Array_keep_V_we0,
        d0 => wordBuffer_Array_keep_V_d0,
        q0 => wordBuffer_Array_keep_V_q0);

    wordBuffer_Array_last_V_U : component ip_handler_length_check_wordBuffer_Array_last_V
    generic map (
        DataWidth => 1,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wordBuffer_Array_last_V_address0,
        ce0 => wordBuffer_Array_last_V_ce0,
        we0 => wordBuffer_Array_last_V_we0,
        d0 => wordBuffer_Array_last_V_d0,
        q0 => wordBuffer_Array_last_V_q0);





    -- the current state (ap_CS_fsm0) of the state machine. --
    ap_CS_fsm0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
            else
                ap_CS_fsm0 <= ap_NS_fsm0;
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm1) of the state machine. --
    ap_CS_fsm1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
            else
                ap_CS_fsm1 <= ap_NS_fsm1;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- dip_leftToWrite_V assign process. --
    dip_leftToWrite_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_104) then
                if (ap_sig_bdd_228) then 
                    dip_leftToWrite_V <= ap_const_lv2_2;
                elsif ((tmp_fu_279_p2 = ap_const_lv1_0)) then 
                    dip_leftToWrite_V <= tmp_8_fu_289_p2;
                end if;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = dip_wordCount_V_flag_1_phi_fu_227_p4)))) then
                dip_wordCount_V <= dip_wordCount_V_new_1_phi_fu_239_p4;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and (ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1))) then
                filterPacket_V <= tmp_7_fu_343_p2;
                tmp_7_reg_481 <= tmp_7_fu_343_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                filterPacket_V_load_reg_454 <= filterPacket_V;
                tmp_reg_450 <= tmp_fu_279_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = lengthCheckState_flag_2_phi_fu_204_p4)))) then
                lengthCheckState <= lengthCheckState_new_2_phi_fu_216_p4;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                lengthCheckState_load_reg_477 <= lengthCheckState;
                tmp_data_V_6_reg_462 <= lengthCheckIn_V_data_V_dout;
                tmp_keep_V_reg_467 <= lengthCheckIn_V_keep_V_dout;
                tmp_last_V_reg_472 <= lengthCheckIn_V_last_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                tmp_2_reg_458 <= tmp_2_nbreadreq_fu_106_p5;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm1) of the state machine. --
    ap_NS_fsm1_assign_proc : process (ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_CS_fsm1, ap_sig_bdd_53, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm1 is
            when ap_ST_st2_fsm1_1 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and not(ap_sig_bdd_53))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (not((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and ap_sig_bdd_53)))) then
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                else
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                end if;
            when ap_ST_st0_fsm1_0 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                else
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                end if;
            when others =>  
                ap_NS_fsm1 <= "XX";
        end case;
    end process;

    -- the next state (ap_NS_fsm0) of the state machine. --
    ap_NS_fsm0_assign_proc : process (ap_done_reg, ap_CS_fsm0, ap_sig_bdd_53, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm0 is
            when ap_ST_st1_fsm0_0 => 
                ap_NS_fsm0 <= ap_ST_st1_fsm0_0;
            when others =>  
                ap_NS_fsm0 <= "X";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_cseq_ST_st0_fsm1_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st0_fsm1_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_53, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0 <= "X";
    ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0 <= "X";
    ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0 <= "XX";
    ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0 <= "XX";
    ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0 <= "X";
    ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0 <= "X";
    ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0 <= "XX";
    ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0 <= "XX";
    ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 <= lengthCheckState_load_reg_477;

    -- ap_sig_bdd_104 assign process. --
    ap_sig_bdd_104_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_53, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_104 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))));
    end process;


    -- ap_sig_bdd_228 assign process. --
    ap_sig_bdd_228_assign_proc : process(tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5, tmp_last_V_fu_309_p1)
    begin
                ap_sig_bdd_228 <= (not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not((ap_const_lv1_0 = tmp_last_V_fu_309_p1)));
    end process;


    -- ap_sig_bdd_23 assign process. --
    ap_sig_bdd_23_assign_proc : process(ap_CS_fsm0)
    begin
                ap_sig_bdd_23 <= (ap_CS_fsm0(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_251 assign process. --
    ap_sig_bdd_251_assign_proc : process(ap_done_reg, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_251 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)));
    end process;


    -- ap_sig_bdd_270 assign process. --
    ap_sig_bdd_270_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5)
    begin
                ap_sig_bdd_270 <= ((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)));
    end process;


    -- ap_sig_bdd_34 assign process. --
    ap_sig_bdd_34_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_34 <= (ap_const_lv1_1 = ap_CS_fsm1(0 downto 0));
    end process;


    -- ap_sig_bdd_53 assign process. --
    ap_sig_bdd_53_assign_proc : process(ap_start, ap_done_reg, lengthCheckIn_V_data_V0_status, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5)
    begin
                ap_sig_bdd_53 <= (((lengthCheckIn_V_data_V0_status = ap_const_logic_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5))) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_66 assign process. --
    ap_sig_bdd_66_assign_proc : process(tmp_reg_450, filterPacket_V_load_reg_454)
    begin
                ap_sig_bdd_66 <= ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_lv1_0 = filterPacket_V_load_reg_454));
    end process;


    -- ap_sig_bdd_79 assign process. --
    ap_sig_bdd_79_assign_proc : process(tmp_reg_450, filterPacket_V_load_reg_454, tmp_2_reg_458, lengthCheckState_load_reg_477)
    begin
                ap_sig_bdd_79 <= ((ap_const_lv1_0 = filterPacket_V_load_reg_454) and not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2));
    end process;


    -- ap_sig_bdd_88 assign process. --
    ap_sig_bdd_88_assign_proc : process(tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, tmp_7_reg_481)
    begin
                ap_sig_bdd_88 <= (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_481));
    end process;


    -- ap_sig_bdd_91 assign process. --
    ap_sig_bdd_91_assign_proc : process(ipDataFifo_V_full_n, tmp_reg_450, filterPacket_V_load_reg_454, tmp_2_reg_458, lengthCheckState_load_reg_477, tmp_7_reg_481)
    begin
                ap_sig_bdd_91 <= (((ipDataFifo_V_full_n = ap_const_logic_0) and (ap_const_lv1_0 = tmp_reg_450) and (ap_const_lv1_0 = filterPacket_V_load_reg_454)) or ((ipDataFifo_V_full_n = ap_const_logic_0) and (ap_const_lv1_0 = filterPacket_V_load_reg_454) and not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2)) or ((ipDataFifo_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_481)));
    end process;


    -- ap_sig_bdd_97 assign process. --
    ap_sig_bdd_97_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_97 <= (ap_const_lv1_1 = ap_CS_fsm1(1 downto 1));
    end process;


    -- ap_sig_cseq_ST_st0_fsm1_0 assign process. --
    ap_sig_cseq_ST_st0_fsm1_0_assign_proc : process(ap_sig_bdd_34)
    begin
        if (ap_sig_bdd_34) then 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm0_0 assign process. --
    ap_sig_cseq_ST_st1_fsm0_0_assign_proc : process(ap_sig_bdd_23)
    begin
        if (ap_sig_bdd_23) then 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm1_1 assign process. --
    ap_sig_cseq_ST_st2_fsm1_1_assign_proc : process(ap_sig_bdd_97)
    begin
        if (ap_sig_bdd_97) then 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- dip_wordCount_V_flag_1_phi_fu_227_p4 assign process. --
    dip_wordCount_V_flag_1_phi_fu_227_p4_assign_proc : process(tmp_last_V_fu_309_p1, dip_wordCount_V_flag_phi_fu_171_p8, ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0, ap_sig_bdd_270)
    begin
        if (ap_sig_bdd_270) then
            if ((ap_const_lv1_0 = tmp_last_V_fu_309_p1)) then 
                dip_wordCount_V_flag_1_phi_fu_227_p4 <= dip_wordCount_V_flag_phi_fu_171_p8;
            elsif (not((ap_const_lv1_0 = tmp_last_V_fu_309_p1))) then 
                dip_wordCount_V_flag_1_phi_fu_227_p4 <= ap_const_lv1_1;
            else 
                dip_wordCount_V_flag_1_phi_fu_227_p4 <= ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0;
            end if;
        else 
            dip_wordCount_V_flag_1_phi_fu_227_p4 <= ap_reg_phiprechg_dip_wordCount_V_flag_1_reg_224pp0_it0;
        end if; 
    end process;


    -- dip_wordCount_V_flag_phi_fu_171_p8 assign process. --
    dip_wordCount_V_flag_phi_fu_171_p8_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5, lengthCheckState_load_load_fu_313_p1, ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1))) then 
            dip_wordCount_V_flag_phi_fu_171_p8 <= ap_const_lv1_1;
        elsif ((((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not((ap_const_lv2_2 = lengthCheckState_load_load_fu_313_p1)) and not((ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1)) and not((ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1))) or ((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_2 = lengthCheckState_load_load_fu_313_p1)) or ((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1)))) then 
            dip_wordCount_V_flag_phi_fu_171_p8 <= ap_const_lv1_0;
        else 
            dip_wordCount_V_flag_phi_fu_171_p8 <= ap_reg_phiprechg_dip_wordCount_V_flag_reg_168pp0_it0;
        end if; 
    end process;


    -- dip_wordCount_V_new_1_phi_fu_239_p4 assign process. --
    dip_wordCount_V_new_1_phi_fu_239_p4_assign_proc : process(tmp_last_V_fu_309_p1, dip_wordCount_V_new_phi_fu_188_p8, ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0, ap_sig_bdd_270)
    begin
        if (ap_sig_bdd_270) then
            if ((ap_const_lv1_0 = tmp_last_V_fu_309_p1)) then 
                dip_wordCount_V_new_1_phi_fu_239_p4 <= dip_wordCount_V_new_phi_fu_188_p8;
            elsif (not((ap_const_lv1_0 = tmp_last_V_fu_309_p1))) then 
                dip_wordCount_V_new_1_phi_fu_239_p4 <= ap_const_lv2_0;
            else 
                dip_wordCount_V_new_1_phi_fu_239_p4 <= ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0;
            end if;
        else 
            dip_wordCount_V_new_1_phi_fu_239_p4 <= ap_reg_phiprechg_dip_wordCount_V_new_1_reg_236pp0_it0;
        end if; 
    end process;


    -- dip_wordCount_V_new_phi_fu_188_p8 assign process. --
    dip_wordCount_V_new_phi_fu_188_p8_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5, lengthCheckState_load_load_fu_313_p1, tmp_9_fu_362_p2, ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1))) then 
            dip_wordCount_V_new_phi_fu_188_p8 <= tmp_9_fu_362_p2;
        else 
            dip_wordCount_V_new_phi_fu_188_p8 <= ap_reg_phiprechg_dip_wordCount_V_new_reg_185pp0_it0;
        end if; 
    end process;


    -- ipDataFifo_V_din assign process. --
    ipDataFifo_V_din_assign_proc : process(tmp_2141_fu_417_p4, tmp_1_fu_428_p4, tmp128_fu_439_p4, ap_sig_bdd_66, ap_sig_bdd_79, ap_sig_bdd_88, ap_sig_bdd_251)
    begin
        if (ap_sig_bdd_251) then
            if (ap_sig_bdd_88) then 
                ipDataFifo_V_din <= tmp128_fu_439_p4;
            elsif (ap_sig_bdd_79) then 
                ipDataFifo_V_din <= tmp_1_fu_428_p4;
            elsif (ap_sig_bdd_66) then 
                ipDataFifo_V_din <= tmp_2141_fu_417_p4;
            else 
                ipDataFifo_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ipDataFifo_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- ipDataFifo_V_write assign process. --
    ipDataFifo_V_write_assign_proc : process(ap_done_reg, tmp_reg_450, filterPacket_V_load_reg_454, tmp_2_reg_458, lengthCheckState_load_reg_477, tmp_7_reg_481, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if ((((ap_const_lv1_0 = tmp_reg_450) and (ap_const_lv1_0 = filterPacket_V_load_reg_454) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or ((ap_const_lv1_0 = filterPacket_V_load_reg_454) and not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_481) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            ipDataFifo_V_write <= ap_const_logic_1;
        else 
            ipDataFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;

    lengthCheckIn_V_data_V0_status <= (lengthCheckIn_V_data_V_empty_n and lengthCheckIn_V_keep_V_empty_n and lengthCheckIn_V_last_V_empty_n);

    -- lengthCheckIn_V_data_V0_update assign process. --
    lengthCheckIn_V_data_V0_update_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5, ap_sig_bdd_53, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_53 or (ap_sig_bdd_91 and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            lengthCheckIn_V_data_V0_update <= ap_const_logic_1;
        else 
            lengthCheckIn_V_data_V0_update <= ap_const_logic_0;
        end if; 
    end process;

    lengthCheckIn_V_data_V_read <= lengthCheckIn_V_data_V0_update;
    lengthCheckIn_V_keep_V_read <= lengthCheckIn_V_data_V0_update;
    lengthCheckIn_V_last_V_read <= lengthCheckIn_V_data_V0_update;

    -- lengthCheckState_flag_1_phi_fu_138_p8 assign process. --
    lengthCheckState_flag_1_phi_fu_138_p8_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, tmp_fu_279_p2, tmp_2_nbreadreq_fu_106_p5, lengthCheckState_load_load_fu_313_p1, ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0, tmp_s_fu_355_p2)
    begin
        if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1))) then 
            lengthCheckState_flag_1_phi_fu_138_p8 <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1))) then 
            lengthCheckState_flag_1_phi_fu_138_p8 <= tmp_s_fu_355_p2;
        elsif ((((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and not((ap_const_lv2_2 = lengthCheckState_load_load_fu_313_p1)) and not((ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1)) and not((ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1))) or ((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_fu_279_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_2_nbreadreq_fu_106_p5)) and (ap_const_lv2_2 = lengthCheckState_load_load_fu_313_p1)))) then 
            lengthCheckState_flag_1_phi_fu_138_p8 <= ap_const_lv1_0;
        else 
            lengthCheckState_flag_1_phi_fu_138_p8 <= ap_reg_phiprechg_lengthCheckState_flag_1_reg_135pp0_it0;
        end if; 
    end process;


    -- lengthCheckState_flag_2_phi_fu_204_p4 assign process. --
    lengthCheckState_flag_2_phi_fu_204_p4_assign_proc : process(tmp_last_V_fu_309_p1, lengthCheckState_flag_1_phi_fu_138_p8, ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0, ap_sig_bdd_270)
    begin
        if (ap_sig_bdd_270) then
            if ((ap_const_lv1_0 = tmp_last_V_fu_309_p1)) then 
                lengthCheckState_flag_2_phi_fu_204_p4 <= lengthCheckState_flag_1_phi_fu_138_p8;
            elsif (not((ap_const_lv1_0 = tmp_last_V_fu_309_p1))) then 
                lengthCheckState_flag_2_phi_fu_204_p4 <= ap_const_lv1_1;
            else 
                lengthCheckState_flag_2_phi_fu_204_p4 <= ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0;
            end if;
        else 
            lengthCheckState_flag_2_phi_fu_204_p4 <= ap_reg_phiprechg_lengthCheckState_flag_2_reg_201pp0_it0;
        end if; 
    end process;

    lengthCheckState_load_load_fu_313_p1 <= lengthCheckState;

    -- lengthCheckState_new_1_phi_fu_154_p8 assign process. --
    lengthCheckState_new_1_phi_fu_154_p8_assign_proc : process(lengthCheckState_load_load_fu_313_p1, ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0, ap_sig_bdd_270)
    begin
        if (ap_sig_bdd_270) then
            if ((ap_const_lv2_1 = lengthCheckState_load_load_fu_313_p1)) then 
                lengthCheckState_new_1_phi_fu_154_p8 <= ap_const_lv2_2;
            elsif ((ap_const_lv2_0 = lengthCheckState_load_load_fu_313_p1)) then 
                lengthCheckState_new_1_phi_fu_154_p8 <= ap_const_lv2_1;
            else 
                lengthCheckState_new_1_phi_fu_154_p8 <= ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0;
            end if;
        else 
            lengthCheckState_new_1_phi_fu_154_p8 <= ap_reg_phiprechg_lengthCheckState_new_1_reg_151pp0_it0;
        end if; 
    end process;


    -- lengthCheckState_new_2_phi_fu_216_p4 assign process. --
    lengthCheckState_new_2_phi_fu_216_p4_assign_proc : process(tmp_last_V_fu_309_p1, lengthCheckState_new_1_phi_fu_154_p8, ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0, ap_sig_bdd_270)
    begin
        if (ap_sig_bdd_270) then
            if ((ap_const_lv1_0 = tmp_last_V_fu_309_p1)) then 
                lengthCheckState_new_2_phi_fu_216_p4 <= lengthCheckState_new_1_phi_fu_154_p8;
            elsif (not((ap_const_lv1_0 = tmp_last_V_fu_309_p1))) then 
                lengthCheckState_new_2_phi_fu_216_p4 <= ap_const_lv2_0;
            else 
                lengthCheckState_new_2_phi_fu_216_p4 <= ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0;
            end if;
        else 
            lengthCheckState_new_2_phi_fu_216_p4 <= ap_reg_phiprechg_lengthCheckState_new_2_reg_213pp0_it0;
        end if; 
    end process;

    p_Result_i_fu_321_p4 <= lengthCheckIn_V_data_V_dout(15 downto 8);
    tmp128_fu_439_p4 <= ((wordBuffer_Array_last_V_q0 & wordBuffer_Array_keep_V_q0) & wordBuffer_Array_data_V_q0);
    tmp_10_fu_331_p1 <= lengthCheckIn_V_data_V_dout(8 - 1 downto 0);
    tmp_1_fu_428_p4 <= ((wordBuffer_Array_last_V_q0 & wordBuffer_Array_keep_V_q0) & wordBuffer_Array_data_V_q0);
    tmp_2141_fu_417_p4 <= ((wordBuffer_Array_last_V_q0 & wordBuffer_Array_keep_V_q0) & wordBuffer_Array_data_V_q0);
    tmp_2_nbreadreq_fu_106_p5 <= (0=>(lengthCheckIn_V_data_V_empty_n and lengthCheckIn_V_keep_V_empty_n and lengthCheckIn_V_last_V_empty_n), others=>'-');
    tmp_7_fu_343_p2 <= "1" when (unsigned(tmp_i_fu_335_p3) > unsigned(ap_const_lv16_8000)) else "0";
    tmp_8_fu_289_p2 <= std_logic_vector(unsigned(dip_leftToWrite_V) + unsigned(ap_const_lv2_3));
    tmp_9_fu_362_p2 <= std_logic_vector(unsigned(dip_wordCount_V) + unsigned(ap_const_lv2_1));
    tmp_fu_279_p2 <= "1" when (dip_leftToWrite_V = ap_const_lv2_0) else "0";
    tmp_i_fu_335_p3 <= (tmp_10_fu_331_p1 & p_Result_i_fu_321_p4);
    tmp_last_V_fu_309_p1 <= lengthCheckIn_V_last_V_dout;
    tmp_s_fu_355_p2 <= "1" when (dip_wordCount_V = ap_const_lv2_1) else "0";
    wordBuffer_Array_data_V_address0 <= ap_const_lv1_1;

    -- wordBuffer_Array_data_V_ce0 assign process. --
    wordBuffer_Array_data_V_ce0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_data_V_ce0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- wordBuffer_Array_data_V_d0 assign process. --
    wordBuffer_Array_data_V_d0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1, tmp_data_V_6_reg_462)
    begin
        if (((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)))) then 
            wordBuffer_Array_data_V_d0 <= ap_const_lv64_0;
        elsif (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)))) then 
            wordBuffer_Array_data_V_d0 <= tmp_data_V_6_reg_462;
        else 
            wordBuffer_Array_data_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- wordBuffer_Array_data_V_we0 assign process. --
    wordBuffer_Array_data_V_we0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_data_V_we0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    wordBuffer_Array_keep_V_address0 <= ap_const_lv1_1;

    -- wordBuffer_Array_keep_V_ce0 assign process. --
    wordBuffer_Array_keep_V_ce0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_keep_V_ce0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- wordBuffer_Array_keep_V_d0 assign process. --
    wordBuffer_Array_keep_V_d0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1, tmp_keep_V_reg_467)
    begin
        if (((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)))) then 
            wordBuffer_Array_keep_V_d0 <= ap_const_lv8_0;
        elsif (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)))) then 
            wordBuffer_Array_keep_V_d0 <= tmp_keep_V_reg_467;
        else 
            wordBuffer_Array_keep_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    -- wordBuffer_Array_keep_V_we0 assign process. --
    wordBuffer_Array_keep_V_we0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_keep_V_we0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    wordBuffer_Array_last_V_address0 <= ap_const_lv1_1;

    -- wordBuffer_Array_last_V_ce0 assign process. --
    wordBuffer_Array_last_V_ce0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_last_V_ce0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- wordBuffer_Array_last_V_d0 assign process. --
    wordBuffer_Array_last_V_d0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1, tmp_last_V_reg_472)
    begin
        if (((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)))) then 
            wordBuffer_Array_last_V_d0 <= ap_const_lv1_0;
        elsif (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)))) then 
            wordBuffer_Array_last_V_d0 <= tmp_last_V_reg_472;
        else 
            wordBuffer_Array_last_V_d0 <= "X";
        end if; 
    end process;


    -- wordBuffer_Array_last_V_we0 assign process. --
    wordBuffer_Array_last_V_we0_assign_proc : process(ap_done_reg, tmp_reg_450, tmp_2_reg_458, lengthCheckState_load_reg_477, ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0, ap_sig_bdd_91, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (lengthCheckState_load_reg_477 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))) or (not((ap_const_lv1_0 = tmp_reg_450)) and not((ap_const_lv1_0 = tmp_2_reg_458)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91)) and (ap_reg_ppstg_lengthCheckState_load_reg_477_pp0_it0 = ap_const_lv2_0)) or ((ap_const_lv1_0 = tmp_reg_450) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_91))))) then 
            wordBuffer_Array_last_V_we0 <= ap_const_logic_1;
        else 
            wordBuffer_Array_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
