

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 17:38:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.573 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  0.595 us|  0.595 us|  120|  120|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_1_fu_72            |fir_Pipeline_1            |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_sample_loop_fu_85  |fir_Pipeline_sample_loop  |      103|      103|   0.515 us|   0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     375|     646|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      58|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     418|     708|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |              Instance              |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                     |control_s_axi             |        0|   0|   36|   40|    0|
    |grp_fir_Pipeline_1_fu_72            |fir_Pipeline_1            |        0|   0|    6|   51|    0|
    |grp_fir_Pipeline_sample_loop_fu_85  |fir_Pipeline_sample_loop  |        0|   0|  333|  555|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                               |                          |        0|   0|  375|  646|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_Pipeline_sample_loop_fu_85_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  58|         12|   35|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   5|   0|    5|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                     |   1|   0|    1|          0|
    |ap_rst_reg_1                                     |   1|   0|    1|          0|
    |ap_rst_reg_2                                     |   1|   0|    1|          0|
    |grp_fir_Pipeline_1_fu_72_ap_start_reg            |   1|   0|    1|          0|
    |grp_fir_Pipeline_sample_loop_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |out_r_TDATA_reg                                  |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |  43|   0|   43|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           fir|  return value|
|in_r_TDATA             |   in|   32|           axis|          in_r|       pointer|
|in_r_TVALID            |   in|    1|           axis|          in_r|       pointer|
|in_r_TREADY            |  out|    1|           axis|          in_r|       pointer|
|out_r_TDATA            |  out|   32|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

