{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509314163714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509314163730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 14:56:03 2017 " "Processing started: Sun Oct 29 14:56:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509314163730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509314163730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PCIe_CV -c PCIe_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PCIe_CV -c PCIe_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509314163730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509314166028 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 364 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1509314175559 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 364 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1509314175559 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 364 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1509314175559 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma_ch.sv" 195 -1 0 } } { "pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_tx_pma.sv" 259 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_pma.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_pma.sv" 364 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } } { "pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 1075 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 5970 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 3476 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 2004 0 0 } } { "pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 2078 0 0 } } { "pcie_cv_qsys/synthesis/pcie_cv_qsys.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/pcie_cv_qsys/synthesis/pcie_cv_qsys.v" 613 0 0 } } { "PCIe_CV.v" "" { Text "C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v" 26 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1509314175559 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509314175621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509314176330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 14:56:16 2017 " "Processing ended: Sun Oct 29 14:56:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509314176330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509314176330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509314176330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509314176330 ""}
