------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 5.158
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 6.506
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'aud_bclk'
Slack : 14.964
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'sys_clk'
Slack : 16.816
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'aud_bclk'
Slack : 0.432
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.453
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'sys_clk'
Slack : 0.485
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'sys_clk'
Slack : 9.643
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 9.715
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.716
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'aud_bclk'
Slack : 19.554
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 5.474
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 6.669
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'aud_bclk'
Slack : 15.072
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'sys_clk'
Slack : 16.986
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'aud_bclk'
Slack : 0.414
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'sys_clk'
Slack : 0.430
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'sys_clk'
Slack : 9.583
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 9.715
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.716
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'aud_bclk'
Slack : 19.427
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.998
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 8.471
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'aud_bclk'
Slack : 18.327
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'sys_clk'
Slack : 18.606
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'aud_bclk'
Slack : 0.128
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.166
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'sys_clk'
Slack : 0.201
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'sys_clk'
Slack : 9.435
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
Slack : 9.734
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
Slack : 9.795
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'aud_bclk'
Slack : 19.295
TNS   : 0.000

------------------------------------------------------------
