
all: syn

syn: 
	sbt "runMain ecp5_jtag.Ecp5JtagDemoVerilogSyn"

sim: 
	sbt "runMain ecp5_jtag.Ecp5JtagDemoVerilogSim"

