 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Thu Nov  5 12:29:38 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32ic.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the c.lw instruction of the RISC-V C extension for the clw covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32IC")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*C.*);def TEST_CASE_1=True;",clw)

RVTEST_SIGBASE( x1,signature_x1_1)

// rs1 == rd, rd==x14, rs1==x14, imm_val > 0, imm_val == 64
// opcode: c.lw; op1:x14; dest:x14; immval:64
TEST_LOAD(x1,x2,0,x14,x14,64,0,c.lw,0)

// rs1 != rd, rd==x13, rs1==x15, imm_val == 0, 
// opcode: c.lw; op1:x15; dest:x13; immval:0
TEST_LOAD(x1,x2,0,x15,x13,0,4,c.lw,0)

// rd==x9, rs1==x12, imm_val == 4, 
// opcode: c.lw; op1:x12; dest:x9; immval:4
TEST_LOAD(x1,x2,0,x12,x9,4,8,c.lw,0)

// rd==x11, rs1==x10, imm_val == 8, 
// opcode: c.lw; op1:x10; dest:x11; immval:8
TEST_LOAD(x1,x2,0,x10,x11,8,12,c.lw,0)

// rd==x10, rs1==x11, imm_val == 16, 
// opcode: c.lw; op1:x11; dest:x10; immval:16
TEST_LOAD(x1,x2,0,x11,x10,16,16,c.lw,0)

// rd==x15, rs1==x8, imm_val == 32, 
// opcode: c.lw; op1:x8; dest:x15; immval:32
TEST_LOAD(x1,x2,0,x8,x15,32,20,c.lw,0)

// rd==x12, rs1==x9, imm_val == 120, 
// opcode: c.lw; op1:x9; dest:x12; immval:120
TEST_LOAD(x1,x2,0,x9,x12,120,24,c.lw,0)

// rd==x8, rs1==x13, imm_val == 116, 
// opcode: c.lw; op1:x13; dest:x8; immval:116
TEST_LOAD(x1,x2,0,x13,x8,116,28,c.lw,0)

// imm_val == 108, 
// opcode: c.lw; op1:x11; dest:x10; immval:108
TEST_LOAD(x1,x2,0,x11,x10,108,32,c.lw,0)

// imm_val == 92, 
// opcode: c.lw; op1:x11; dest:x10; immval:92
TEST_LOAD(x1,x2,0,x11,x10,92,36,c.lw,0)

// imm_val == 60, 
// opcode: c.lw; op1:x11; dest:x10; immval:60
TEST_LOAD(x1,x2,0,x11,x10,60,40,c.lw,0)

// imm_val == 84, 
// opcode: c.lw; op1:x11; dest:x10; immval:84
TEST_LOAD(x1,x2,0,x11,x10,84,44,c.lw,0)

// imm_val == 40, 
// opcode: c.lw; op1:x11; dest:x10; immval:40
TEST_LOAD(x1,x2,0,x11,x10,40,48,c.lw,0)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x1_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x1_1:
    .fill 13*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
