// Seed: 3740722928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_5 = 1;
  logic [7:0] id_8;
  always id_3 = id_8[1 : 1];
  supply0 id_9;
  parameter id_10 = 1;
  assign id_9 = 1;
  assign id_9 = -1;
  wire id_11;
  parameter id_12 = 1'b0;
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    output tri  id_2,
    output tri1 id_3,
    inout  tri0 id_4,
    input  wire id_5,
    input  tri  id_6,
    input  tri0 id_7
);
  tri id_9;
  assign id_2 = 1 == 1'b0;
  assign id_4 = id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
endmodule
