

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Wed Aug 12 15:23:59 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _TRISD	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FEE                     __pcinit:
    54                           	callstack 0
    55  007FEE                     start_initialization:
    56                           	callstack 0
    57  007FEE                     __initialization:
    58                           	callstack 0
    59  007FEE                     end_of_initialization:
    60                           	callstack 0
    61  007FEE                     __end_of__initialization:
    62                           	callstack 0
    63  007FEE  0100               	movlb	0
    64  007FF0  EFFA  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 11 in file "newmain.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    90 ;;      Params:         0       0       0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103  007FF4                     __ptext0:
   104                           	callstack 0
   105  007FF4                     _main:
   106                           	callstack 31
   107  007FF4                     
   108                           ;newmain.c: 12:     TRISD=0b11110000;
   109  007FF4  0EF0               	movlw	240
   110  007FF6  6E95               	movwf	149,c	;volatile
   111                           
   112                           ;newmain.c: 13:     PORTD=0b00001010;
   113  007FF8  0E0A               	movlw	10
   114  007FFA  6E83               	movwf	131,c	;volatile
   115  007FFC  EF00  F000         	goto	start
   116  008000                     __end_of_main:
   117                           	callstack 0
   118  0000                     
   119                           	psect	rparam
   120  0000                     
   121                           	psect	idloc
   122                           
   123                           ;Config register IDLOC0 @ 0x200000
   124                           ;	unspecified, using default values
   125  200000                     	org	2097152
   126  200000  FF                 	db	255
   127                           
   128                           ;Config register IDLOC1 @ 0x200001
   129                           ;	unspecified, using default values
   130  200001                     	org	2097153
   131  200001  FF                 	db	255
   132                           
   133                           ;Config register IDLOC2 @ 0x200002
   134                           ;	unspecified, using default values
   135  200002                     	org	2097154
   136  200002  FF                 	db	255
   137                           
   138                           ;Config register IDLOC3 @ 0x200003
   139                           ;	unspecified, using default values
   140  200003                     	org	2097155
   141  200003  FF                 	db	255
   142                           
   143                           ;Config register IDLOC4 @ 0x200004
   144                           ;	unspecified, using default values
   145  200004                     	org	2097156
   146  200004  FF                 	db	255
   147                           
   148                           ;Config register IDLOC5 @ 0x200005
   149                           ;	unspecified, using default values
   150  200005                     	org	2097157
   151  200005  FF                 	db	255
   152                           
   153                           ;Config register IDLOC6 @ 0x200006
   154                           ;	unspecified, using default values
   155  200006                     	org	2097158
   156  200006  FF                 	db	255
   157                           
   158                           ;Config register IDLOC7 @ 0x200007
   159                           ;	unspecified, using default values
   160  200007                     	org	2097159
   161  200007  FF                 	db	255
   162                           
   163                           	psect	config
   164                           
   165                           ;Config register CONFIG1L @ 0x300000
   166                           ;	unspecified, using default values
   167                           ;	PLL Prescaler Selection bits
   168                           ;	PLLDIV = 0x0, unprogrammed default
   169                           ;	System Clock Postscaler Selection bits
   170                           ;	CPUDIV = 0x0, unprogrammed default
   171                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   172                           ;	USBDIV = 0x0, unprogrammed default
   173  300000                     	org	3145728
   174  300000  00                 	db	0
   175                           
   176                           ;Config register CONFIG1H @ 0x300001
   177                           ;	unspecified, using default values
   178                           ;	Oscillator Selection bits
   179                           ;	FOSC = 0x5, unprogrammed default
   180                           ;	Fail-Safe Clock Monitor Enable bit
   181                           ;	FCMEN = 0x0, unprogrammed default
   182                           ;	Internal/External Oscillator Switchover bit
   183                           ;	IESO = 0x0, unprogrammed default
   184  300001                     	org	3145729
   185  300001  05                 	db	5
   186                           
   187                           ;Config register CONFIG2L @ 0x300002
   188                           ;	unspecified, using default values
   189                           ;	Power-up Timer Enable bit
   190                           ;	PWRT = 0x1, unprogrammed default
   191                           ;	Brown-out Reset Enable bits
   192                           ;	BOR = 0x3, unprogrammed default
   193                           ;	Brown-out Reset Voltage bits
   194                           ;	BORV = 0x3, unprogrammed default
   195                           ;	USB Voltage Regulator Enable bit
   196                           ;	VREGEN = 0x0, unprogrammed default
   197  300002                     	org	3145730
   198  300002  1F                 	db	31
   199                           
   200                           ;Config register CONFIG2H @ 0x300003
   201                           ;	unspecified, using default values
   202                           ;	Watchdog Timer Enable bit
   203                           ;	WDT = 0x1, unprogrammed default
   204                           ;	Watchdog Timer Postscale Select bits
   205                           ;	WDTPS = 0xF, unprogrammed default
   206  300003                     	org	3145731
   207  300003  1F                 	db	31
   208                           
   209                           ; Padding undefined space
   210  300004                     	org	3145732
   211  300004  FF                 	db	255
   212                           
   213                           ;Config register CONFIG3H @ 0x300005
   214                           ;	unspecified, using default values
   215                           ;	CCP2 MUX bit
   216                           ;	CCP2MX = 0x1, unprogrammed default
   217                           ;	PORTB A/D Enable bit
   218                           ;	PBADEN = 0x1, unprogrammed default
   219                           ;	Low-Power Timer 1 Oscillator Enable bit
   220                           ;	LPT1OSC = 0x0, unprogrammed default
   221                           ;	MCLR Pin Enable bit
   222                           ;	MCLRE = 0x1, unprogrammed default
   223  300005                     	org	3145733
   224  300005  83                 	db	131
   225                           
   226                           ;Config register CONFIG4L @ 0x300006
   227                           ;	unspecified, using default values
   228                           ;	Stack Full/Underflow Reset Enable bit
   229                           ;	STVREN = 0x1, unprogrammed default
   230                           ;	Single-Supply ICSP Enable bit
   231                           ;	LVP = 0x1, unprogrammed default
   232                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   233                           ;	ICPRT = 0x0, unprogrammed default
   234                           ;	Extended Instruction Set Enable bit
   235                           ;	XINST = 0x0, unprogrammed default
   236                           ;	Background Debugger Enable bit
   237                           ;	DEBUG = 0x1, unprogrammed default
   238  300006                     	org	3145734
   239  300006  85                 	db	133
   240                           
   241                           ; Padding undefined space
   242  300007                     	org	3145735
   243  300007  FF                 	db	255
   244                           
   245                           ;Config register CONFIG5L @ 0x300008
   246                           ;	unspecified, using default values
   247                           ;	Code Protection bit
   248                           ;	CP0 = 0x1, unprogrammed default
   249                           ;	Code Protection bit
   250                           ;	CP1 = 0x1, unprogrammed default
   251                           ;	Code Protection bit
   252                           ;	CP2 = 0x1, unprogrammed default
   253                           ;	Code Protection bit
   254                           ;	CP3 = 0x1, unprogrammed default
   255  300008                     	org	3145736
   256  300008  0F                 	db	15
   257                           
   258                           ;Config register CONFIG5H @ 0x300009
   259                           ;	unspecified, using default values
   260                           ;	Boot Block Code Protection bit
   261                           ;	CPB = 0x1, unprogrammed default
   262                           ;	Data EEPROM Code Protection bit
   263                           ;	CPD = 0x1, unprogrammed default
   264  300009                     	org	3145737
   265  300009  C0                 	db	192
   266                           
   267                           ;Config register CONFIG6L @ 0x30000A
   268                           ;	unspecified, using default values
   269                           ;	Write Protection bit
   270                           ;	WRT0 = 0x1, unprogrammed default
   271                           ;	Write Protection bit
   272                           ;	WRT1 = 0x1, unprogrammed default
   273                           ;	Write Protection bit
   274                           ;	WRT2 = 0x1, unprogrammed default
   275                           ;	Write Protection bit
   276                           ;	WRT3 = 0x1, unprogrammed default
   277  30000A                     	org	3145738
   278  30000A  0F                 	db	15
   279                           
   280                           ;Config register CONFIG6H @ 0x30000B
   281                           ;	unspecified, using default values
   282                           ;	Configuration Register Write Protection bit
   283                           ;	WRTC = 0x1, unprogrammed default
   284                           ;	Boot Block Write Protection bit
   285                           ;	WRTB = 0x1, unprogrammed default
   286                           ;	Data EEPROM Write Protection bit
   287                           ;	WRTD = 0x1, unprogrammed default
   288  30000B                     	org	3145739
   289  30000B  E0                 	db	224
   290                           
   291                           ;Config register CONFIG7L @ 0x30000C
   292                           ;	unspecified, using default values
   293                           ;	Table Read Protection bit
   294                           ;	EBTR0 = 0x1, unprogrammed default
   295                           ;	Table Read Protection bit
   296                           ;	EBTR1 = 0x1, unprogrammed default
   297                           ;	Table Read Protection bit
   298                           ;	EBTR2 = 0x1, unprogrammed default
   299                           ;	Table Read Protection bit
   300                           ;	EBTR3 = 0x1, unprogrammed default
   301  30000C                     	org	3145740
   302  30000C  0F                 	db	15
   303                           
   304                           ;Config register CONFIG7H @ 0x30000D
   305                           ;	unspecified, using default values
   306                           ;	Boot Block Table Read Protection bit
   307                           ;	EBTRB = 0x1, unprogrammed default
   308  30000D                     	org	3145741
   309  30000D  40                 	db	64
   310                           tosu	equ	0xFFF
   311                           tosh	equ	0xFFE
   312                           tosl	equ	0xFFD
   313                           stkptr	equ	0xFFC
   314                           pclatu	equ	0xFFB
   315                           pclath	equ	0xFFA
   316                           pcl	equ	0xFF9
   317                           tblptru	equ	0xFF8
   318                           tblptrh	equ	0xFF7
   319                           tblptrl	equ	0xFF6
   320                           tablat	equ	0xFF5
   321                           prodh	equ	0xFF4
   322                           prodl	equ	0xFF3
   323                           indf0	equ	0xFEF
   324                           postinc0	equ	0xFEE
   325                           postdec0	equ	0xFED
   326                           preinc0	equ	0xFEC
   327                           plusw0	equ	0xFEB
   328                           fsr0h	equ	0xFEA
   329                           fsr0l	equ	0xFE9
   330                           wreg	equ	0xFE8
   331                           indf1	equ	0xFE7
   332                           postinc1	equ	0xFE6
   333                           postdec1	equ	0xFE5
   334                           preinc1	equ	0xFE4
   335                           plusw1	equ	0xFE3
   336                           fsr1h	equ	0xFE2
   337                           fsr1l	equ	0xFE1
   338                           bsr	equ	0xFE0
   339                           indf2	equ	0xFDF
   340                           postinc2	equ	0xFDE
   341                           postdec2	equ	0xFDD
   342                           preinc2	equ	0xFDC
   343                           plusw2	equ	0xFDB
   344                           fsr2h	equ	0xFDA
   345                           fsr2l	equ	0xFD9
   346                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Wed Aug 12 15:23:59 2020

                      l9 7FFC                      l685 7FF4                     _main 7FF4  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTD 000F83                    _TRISD 000F95          __initialization 7FEE  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
             __accesstop 0060  __end_of__initialization 7FEE            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FEE                  __ramtop 0800                  __ptext0 7FF4  
   end_of_initialization 7FEE      start_initialization 7FEE                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 000C  
