// =============================================================================
// bram_act_buffer.sv  —  CR-1: BRAM-backed, banked, ping-pong activation buffer
// =============================================================================
//
//  Replaces the activation shift_reg_buffer (buffer A). Organised as ACT_BANKS
//  independent simple-dual-port BRAMs (one bank per array ROW) so all ROWS
//  activation lanes are read in the SAME cycle → one activation vector/cycle
//  into the skew network. Double-buffered (ping-pong): two physical halves
//  toggled by rd_buf / wr_buf at the tile boundary, so the next tile loads
//  while the current one streams.
//
//  Ports
//  -----
//   Write (from input stream / im2col engine), one element at a time:
//     wr_en, wr_buf, wr_bank[0..ACT_BANKS-1], wr_addr, wr_data
//   Read (to the array skew network), full vector per cycle:
//     rd_en, rd_buf, rd_addr  → rd_data[0..ACT_BANKS-1], rd_valid
//
//  Latency: 1 cycle (BRAM output register OFF → use rd_data the cycle after
//  rd_en). The accelerator adds ONE skew-alignment register between this buffer
//  and the array so PE[r][c] still fires at T+r+c (CR cross-cutting timing rule).
//
//  Synthesis: (* ram_style = "block" *) forces RAMB (not SRL/LUTRAM).
// =============================================================================

`timescale 1ns/1ps

module bram_act_buffer #(
    parameter integer DATA_W    = 8,
    parameter integer ACT_BANKS = 16,                 // = ROWS
    parameter integer ACT_DEPTH = 512,                // elements per bank per half
    parameter integer ADDR_W    = $clog2(ACT_DEPTH)
)(
    input  wire                       clk,
    input  wire                       rst_n,

    // ── Write port (stream / im2col) ─────────────────────────────────────────
    input  wire                       wr_en,
    input  wire                       wr_buf,         // ping-pong half select
    input  wire [$clog2(ACT_BANKS)-1:0] wr_bank,
    input  wire [ADDR_W-1:0]          wr_addr,
    input  wire signed [DATA_W-1:0]   wr_data,

    // ── Read port (to skew network) ──────────────────────────────────────────
    input  wire                       rd_en,
    input  wire                       rd_buf,         // ping-pong half select
    input  wire [ADDR_W-1:0]          rd_addr,
    output reg  signed [DATA_W-1:0]   rd_data [0:ACT_BANKS-1],
    output reg                        rd_valid
);

    genvar b;
    generate
        for (b = 0; b < ACT_BANKS; b = b + 1) begin : g_bank
            // Two ping-pong halves per bank.
            (* ram_style = "block" *) reg signed [DATA_W-1:0] mem0 [0:ACT_DEPTH-1];
            (* ram_style = "block" *) reg signed [DATA_W-1:0] mem1 [0:ACT_DEPTH-1];

            wire bank_wr = wr_en && (wr_bank == b);

            // Write port (synchronous)
            always @(posedge clk) begin
                if (bank_wr) begin
                    if (wr_buf == 1'b0) mem0[wr_addr] <= wr_data;
                    else                mem1[wr_addr] <= wr_data;
                end
            end

            // Read port (synchronous, 1-cycle latency)
            always @(posedge clk) begin
                if (rd_en)
                    rd_data[b] <= (rd_buf == 1'b0) ? mem0[rd_addr] : mem1[rd_addr];
            end
        end
    endgenerate

    // Read-valid follows rd_en by one cycle (matches data latency)
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) rd_valid <= 1'b0;
        else        rd_valid <= rd_en;
    end

endmodule
