$date
  Thu Sep 29 14:52:18 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4_12 $end
$var reg 12 ! d0[11:0] $end
$var reg 12 " d1[11:0] $end
$var reg 12 # d2[11:0] $end
$var reg 12 $ d3[11:0] $end
$var reg 2 % s[1:0] $end
$var reg 12 & y[11:0] $end
$var reg 12 ' low[11:0] $end
$var reg 12 ( hi[11:0] $end
$scope module lowmux $end
$var reg 12 ) d0[11:0] $end
$var reg 12 * d1[11:0] $end
$var reg 1 + s $end
$var reg 12 , y[11:0] $end
$upscope $end
$scope module himux $end
$var reg 12 - d0[11:0] $end
$var reg 12 . d1[11:0] $end
$var reg 1 / s $end
$var reg 12 0 y[11:0] $end
$upscope $end
$scope module outmux $end
$var reg 12 1 d0[11:0] $end
$var reg 12 2 d1[11:0] $end
$var reg 1 3 s $end
$var reg 12 4 y[11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000000000001 !
b000000000010 "
b000000000011 #
b000000000100 $
b00 %
b000000000001 &
b000000000001 '
b000000000011 (
b000000000001 )
b000000000010 *
0+
b000000000001 ,
b000000000011 -
b000000000100 .
0/
b000000000011 0
b000000000001 1
b000000000011 2
03
b000000000001 4
#2000000
b01 %
b000000000010 &
b000000000010 '
b000000000100 (
1+
b000000000010 ,
1/
b000000000100 0
b000000000010 1
b000000000100 2
b000000000010 4
#4000000
b10 %
b000000000011 &
b000000000001 '
b000000000011 (
0+
b000000000001 ,
0/
b000000000011 0
b000000000001 1
b000000000011 2
13
b000000000011 4
#6000000
b11 %
b000000000100 &
b000000000010 '
b000000000100 (
1+
b000000000010 ,
1/
b000000000100 0
b000000000010 1
b000000000100 2
b000000000100 4
#8000000
