// Seed: 2235572893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri id_3 = id_1 + 1;
  module_0(
      id_3, id_2, id_2, id_2
  );
  if (1'h0)
    always @(id_3)
      if (1'h0) begin
        id_2 = id_3;
      end
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
