// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lenet_HH_
#define _lenet_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward_3.h"
#include "forward_2.h"
#include "forward.h"
#include "forward_4.h"
#include "forward_1.h"
#include "lenet_mac_muladd_16s_16s_28ns_28_1_1.h"
#include "lenet_c1_W_size_x.h"
#include "lenet_c1_W_size_z.h"
#include "lenet_c3_W_size_x.h"
#include "lenet_c3_W_size_z.h"
#include "lenet_c5_W_size_x.h"
#include "lenet_c5_W_size_z.h"
#include "lenet_fc6_W_size_x.h"
#include "lenet_fc6_W_size_z.h"
#include "lenet_c1_input_data_V.h"
#include "lenet_c1_output_data_V.h"
#include "lenet_c1_W_data_V.h"
#include "lenet_c1_relu1_output_dat.h"
#include "lenet_p2_output_data_V.h"
#include "lenet_p2_relu1_output_dat.h"
#include "lenet_c3_output_data_V.h"
#include "lenet_c3_W_data_V.h"
#include "lenet_c3_relu1_output_dat.h"
#include "lenet_p4_output_data_V.h"
#include "lenet_p4_relu1_output_dat.h"
#include "lenet_c5_output_data_V.h"
#include "lenet_c5_W_data_V.h"
#include "lenet_c5_relu1_output_dat.h"
#include "lenet_fc6_output_data_V.h"
#include "lenet_fc6_W_data_V.h"
#include "lenet_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct lenet : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > inStream_V_V_TDATA;
    sc_in< sc_logic > inStream_V_V_TVALID;
    sc_out< sc_logic > inStream_V_V_TREADY;
    sc_out< sc_lv<16> > outStream_V_V_TDATA;
    sc_out< sc_logic > outStream_V_V_TVALID;
    sc_in< sc_logic > outStream_V_V_TREADY;
    sc_in< sc_lv<16> > c1w_V_V_TDATA;
    sc_in< sc_logic > c1w_V_V_TVALID;
    sc_out< sc_logic > c1w_V_V_TREADY;
    sc_in< sc_lv<16> > c3w_V_V_TDATA;
    sc_in< sc_logic > c3w_V_V_TVALID;
    sc_out< sc_logic > c3w_V_V_TREADY;
    sc_in< sc_lv<16> > c5w_V_V_TDATA;
    sc_in< sc_logic > c5w_V_V_TVALID;
    sc_out< sc_logic > c5w_V_V_TREADY;
    sc_in< sc_lv<16> > fcw_V_V_TDATA;
    sc_in< sc_logic > fcw_V_V_TVALID;
    sc_out< sc_logic > fcw_V_V_TREADY;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    lenet(sc_module_name name);
    SC_HAS_PROCESS(lenet);

    ~lenet();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lenet_c1_W_size_x* c1_W_size_x_U;
    lenet_c1_W_size_x* c1_W_size_y_U;
    lenet_c1_W_size_z* c1_W_size_z_U;
    lenet_c3_W_size_x* c3_W_size_x_U;
    lenet_c3_W_size_x* c3_W_size_y_U;
    lenet_c3_W_size_z* c3_W_size_z_U;
    lenet_c5_W_size_x* c5_W_size_x_U;
    lenet_c5_W_size_x* c5_W_size_y_U;
    lenet_c5_W_size_z* c5_W_size_z_U;
    lenet_fc6_W_size_x* fc6_W_size_x_U;
    lenet_fc6_W_size_x* fc6_W_size_y_U;
    lenet_fc6_W_size_z* fc6_W_size_z_U;
    lenet_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* lenet_CRTL_BUS_s_axi_U;
    lenet_c1_input_data_V* c1_input_data_V_U;
    lenet_c1_output_data_V* c1_output_data_V_U;
    lenet_c1_W_data_V* c1_W_data_V_U;
    lenet_c1_input_data_V* c1_inpad_data_V_U;
    lenet_c1_output_data_V* c1_relu1_input_data_U;
    lenet_c1_relu1_output_dat* c1_relu1_output_dat_U;
    lenet_c1_output_data_V* p2_input_data_V_U;
    lenet_p2_output_data_V* p2_output_data_V_U;
    lenet_p2_output_data_V* p2_relu1_input_data_U;
    lenet_p2_relu1_output_dat* p2_relu1_output_dat_U;
    lenet_p2_output_data_V* c3_input_data_V_U;
    lenet_c3_output_data_V* c3_output_data_V_U;
    lenet_c3_W_data_V* c3_W_data_V_U;
    lenet_p2_output_data_V* c3_inpad_data_V_U;
    lenet_c3_output_data_V* c3_relu1_input_data_U;
    lenet_c3_relu1_output_dat* c3_relu1_output_dat_U;
    lenet_c3_output_data_V* p4_input_data_V_U;
    lenet_p4_output_data_V* p4_output_data_V_U;
    lenet_p4_output_data_V* p4_relu1_input_data_U;
    lenet_p4_relu1_output_dat* p4_relu1_output_dat_U;
    lenet_p4_output_data_V* c5_input_data_V_U;
    lenet_c5_output_data_V* c5_output_data_V_U;
    lenet_c5_W_data_V* c5_W_data_V_U;
    lenet_p4_output_data_V* c5_inpad_data_V_U;
    lenet_c5_output_data_V* c5_relu1_input_data_U;
    lenet_c5_relu1_output_dat* c5_relu1_output_dat_U;
    lenet_c5_output_data_V* fc6_input_data_V_U;
    lenet_fc6_output_data_V* fc6_output_data_V_U;
    lenet_fc6_W_data_V* fc6_W_data_V_U;
    forward_3* grp_forward_3_fu_1821;
    forward_2* grp_forward_2_fu_1831;
    forward* grp_forward_fu_1841;
    forward_4* grp_forward_4_fu_1849;
    forward_1* grp_forward_1_fu_1859;
    lenet_mac_muladd_16s_16s_28ns_28_1_1<1,1,16,16,28,28>* lenet_mac_muladd_16s_16s_28ns_28_1_1_U53;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<78> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > inStream_V_V_0_data_out;
    sc_signal< sc_logic > inStream_V_V_0_vld_in;
    sc_signal< sc_logic > inStream_V_V_0_vld_out;
    sc_signal< sc_logic > inStream_V_V_0_ack_in;
    sc_signal< sc_logic > inStream_V_V_0_ack_out;
    sc_signal< sc_lv<16> > inStream_V_V_0_payload_A;
    sc_signal< sc_lv<16> > inStream_V_V_0_payload_B;
    sc_signal< sc_logic > inStream_V_V_0_sel_rd;
    sc_signal< sc_logic > inStream_V_V_0_sel_wr;
    sc_signal< sc_logic > inStream_V_V_0_sel;
    sc_signal< sc_logic > inStream_V_V_0_load_A;
    sc_signal< sc_logic > inStream_V_V_0_load_B;
    sc_signal< sc_lv<2> > inStream_V_V_0_state;
    sc_signal< sc_logic > inStream_V_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > outStream_V_V_1_data_out;
    sc_signal< sc_logic > outStream_V_V_1_vld_in;
    sc_signal< sc_logic > outStream_V_V_1_vld_out;
    sc_signal< sc_logic > outStream_V_V_1_ack_in;
    sc_signal< sc_logic > outStream_V_V_1_ack_out;
    sc_signal< sc_lv<16> > outStream_V_V_1_payload_A;
    sc_signal< sc_lv<16> > outStream_V_V_1_payload_B;
    sc_signal< sc_logic > outStream_V_V_1_sel_rd;
    sc_signal< sc_logic > outStream_V_V_1_sel_wr;
    sc_signal< sc_logic > outStream_V_V_1_sel;
    sc_signal< sc_logic > outStream_V_V_1_load_A;
    sc_signal< sc_logic > outStream_V_V_1_load_B;
    sc_signal< sc_lv<2> > outStream_V_V_1_state;
    sc_signal< sc_logic > outStream_V_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > c1w_V_V_0_data_out;
    sc_signal< sc_logic > c1w_V_V_0_vld_in;
    sc_signal< sc_logic > c1w_V_V_0_vld_out;
    sc_signal< sc_logic > c1w_V_V_0_ack_in;
    sc_signal< sc_logic > c1w_V_V_0_ack_out;
    sc_signal< sc_lv<16> > c1w_V_V_0_payload_A;
    sc_signal< sc_lv<16> > c1w_V_V_0_payload_B;
    sc_signal< sc_logic > c1w_V_V_0_sel_rd;
    sc_signal< sc_logic > c1w_V_V_0_sel_wr;
    sc_signal< sc_logic > c1w_V_V_0_sel;
    sc_signal< sc_logic > c1w_V_V_0_load_A;
    sc_signal< sc_logic > c1w_V_V_0_load_B;
    sc_signal< sc_lv<2> > c1w_V_V_0_state;
    sc_signal< sc_logic > c1w_V_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > c3w_V_V_0_data_out;
    sc_signal< sc_logic > c3w_V_V_0_vld_in;
    sc_signal< sc_logic > c3w_V_V_0_vld_out;
    sc_signal< sc_logic > c3w_V_V_0_ack_in;
    sc_signal< sc_logic > c3w_V_V_0_ack_out;
    sc_signal< sc_lv<16> > c3w_V_V_0_payload_A;
    sc_signal< sc_lv<16> > c3w_V_V_0_payload_B;
    sc_signal< sc_logic > c3w_V_V_0_sel_rd;
    sc_signal< sc_logic > c3w_V_V_0_sel_wr;
    sc_signal< sc_logic > c3w_V_V_0_sel;
    sc_signal< sc_logic > c3w_V_V_0_load_A;
    sc_signal< sc_logic > c3w_V_V_0_load_B;
    sc_signal< sc_lv<2> > c3w_V_V_0_state;
    sc_signal< sc_logic > c3w_V_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > c5w_V_V_0_data_out;
    sc_signal< sc_logic > c5w_V_V_0_vld_in;
    sc_signal< sc_logic > c5w_V_V_0_vld_out;
    sc_signal< sc_logic > c5w_V_V_0_ack_in;
    sc_signal< sc_logic > c5w_V_V_0_ack_out;
    sc_signal< sc_lv<16> > c5w_V_V_0_payload_A;
    sc_signal< sc_lv<16> > c5w_V_V_0_payload_B;
    sc_signal< sc_logic > c5w_V_V_0_sel_rd;
    sc_signal< sc_logic > c5w_V_V_0_sel_wr;
    sc_signal< sc_logic > c5w_V_V_0_sel;
    sc_signal< sc_logic > c5w_V_V_0_load_A;
    sc_signal< sc_logic > c5w_V_V_0_load_B;
    sc_signal< sc_lv<2> > c5w_V_V_0_state;
    sc_signal< sc_logic > c5w_V_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > fcw_V_V_0_data_out;
    sc_signal< sc_logic > fcw_V_V_0_vld_in;
    sc_signal< sc_logic > fcw_V_V_0_vld_out;
    sc_signal< sc_logic > fcw_V_V_0_ack_in;
    sc_signal< sc_logic > fcw_V_V_0_ack_out;
    sc_signal< sc_lv<16> > fcw_V_V_0_payload_A;
    sc_signal< sc_lv<16> > fcw_V_V_0_payload_B;
    sc_signal< sc_logic > fcw_V_V_0_sel_rd;
    sc_signal< sc_logic > fcw_V_V_0_sel_wr;
    sc_signal< sc_logic > fcw_V_V_0_sel;
    sc_signal< sc_logic > fcw_V_V_0_load_A;
    sc_signal< sc_logic > fcw_V_V_0_load_B;
    sc_signal< sc_lv<2> > fcw_V_V_0_state;
    sc_signal< sc_logic > fcw_V_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > start;
    sc_signal< sc_lv<3> > c1_W_size_x_address0;
    sc_signal< sc_logic > c1_W_size_x_ce0;
    sc_signal< sc_lv<3> > c1_W_size_x_q0;
    sc_signal< sc_lv<3> > c1_W_size_y_address0;
    sc_signal< sc_logic > c1_W_size_y_ce0;
    sc_signal< sc_lv<3> > c1_W_size_y_q0;
    sc_signal< sc_lv<3> > c1_W_size_z_address0;
    sc_signal< sc_logic > c1_W_size_z_ce0;
    sc_signal< sc_lv<1> > c1_W_size_z_q0;
    sc_signal< sc_lv<4> > c3_W_size_x_address0;
    sc_signal< sc_logic > c3_W_size_x_ce0;
    sc_signal< sc_lv<3> > c3_W_size_x_q0;
    sc_signal< sc_lv<4> > c3_W_size_y_address0;
    sc_signal< sc_logic > c3_W_size_y_ce0;
    sc_signal< sc_lv<3> > c3_W_size_y_q0;
    sc_signal< sc_lv<4> > c3_W_size_z_address0;
    sc_signal< sc_logic > c3_W_size_z_ce0;
    sc_signal< sc_lv<2> > c3_W_size_z_q0;
    sc_signal< sc_lv<7> > c5_W_size_x_address0;
    sc_signal< sc_logic > c5_W_size_x_ce0;
    sc_signal< sc_lv<3> > c5_W_size_x_q0;
    sc_signal< sc_lv<7> > c5_W_size_y_address0;
    sc_signal< sc_logic > c5_W_size_y_ce0;
    sc_signal< sc_lv<3> > c5_W_size_y_q0;
    sc_signal< sc_lv<7> > c5_W_size_z_address0;
    sc_signal< sc_logic > c5_W_size_z_ce0;
    sc_signal< sc_lv<5> > c5_W_size_z_q0;
    sc_signal< sc_lv<4> > fc6_W_size_x_address0;
    sc_signal< sc_logic > fc6_W_size_x_ce0;
    sc_signal< sc_lv<1> > fc6_W_size_x_q0;
    sc_signal< sc_lv<4> > fc6_W_size_y_address0;
    sc_signal< sc_logic > fc6_W_size_y_ce0;
    sc_signal< sc_lv<1> > fc6_W_size_y_q0;
    sc_signal< sc_lv<4> > fc6_W_size_z_address0;
    sc_signal< sc_logic > fc6_W_size_z_ce0;
    sc_signal< sc_lv<4> > fc6_W_size_z_q0;
    sc_signal< sc_logic > inStream_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<1> > exitcond2_fu_2854_p2;
    sc_signal< sc_logic > outStream_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_logic > c1w_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > exitcond5_fu_2889_p2;
    sc_signal< sc_logic > c3w_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > exitcond7_fu_2934_p2;
    sc_signal< sc_logic > c5w_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<1> > exitcond9_fu_2979_p2;
    sc_signal< sc_logic > fcw_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<1> > exitcond1_fu_3048_p2;
    sc_signal< sc_lv<11> > i_fu_1873_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > i_1_fu_1890_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > phi_mul_cast_fu_1901_p1;
    sc_signal< sc_lv<8> > phi_mul_cast_reg_3301;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > next_mul_fu_1905_p2;
    sc_signal< sc_lv<7> > next_mul_reg_3306;
    sc_signal< sc_lv<3> > tmp_5_fu_1911_p2;
    sc_signal< sc_lv<3> > tmp_5_reg_3311;
    sc_signal< sc_lv<5> > i_2_fu_1923_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > i_3_fu_1955_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > i_4_fu_1972_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<13> > i_5_fu_1989_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > next_mul9_fu_2000_p2;
    sc_signal< sc_lv<8> > next_mul9_reg_3351;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > i_8_fu_2012_p2;
    sc_signal< sc_lv<3> > i_8_reg_3359;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_2006_p2;
    sc_signal< sc_lv<6> > tmp_i_fu_2047_p2;
    sc_signal< sc_lv<6> > tmp_i_reg_3379;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<5> > i_7_fu_2062_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<13> > i_6_fu_2089_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<11> > i_9_fu_2106_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<11> > i_10_fu_2123_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<11> > i_11_fu_2140_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<11> > i_12_fu_2157_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<11> > i_13_fu_2174_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<12> > next_mul1_fu_2185_p2;
    sc_signal< sc_lv<12> > next_mul1_reg_3440;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<4> > tmp_18_fu_2191_p2;
    sc_signal< sc_lv<4> > tmp_18_reg_3445;
    sc_signal< sc_lv<8> > i_14_fu_2203_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<11> > i_15_fu_2236_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<11> > i_16_fu_2253_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<11> > i_17_fu_2270_p2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<12> > next_mul2_fu_2281_p2;
    sc_signal< sc_lv<12> > next_mul2_reg_3485;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<5> > i_20_fu_2293_p2;
    sc_signal< sc_lv<5> > i_20_reg_3493;
    sc_signal< sc_lv<1> > exitcond_i_i1_fu_2287_p2;
    sc_signal< sc_lv<9> > tmp_i1_fu_2332_p2;
    sc_signal< sc_lv<9> > tmp_i1_reg_3513;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<8> > i_18_fu_2347_p2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<11> > i_37_fu_2374_p2;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<9> > i_42_fu_2391_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<9> > i_43_fu_2408_p2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<9> > i_44_fu_2425_p2;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<9> > i_45_fu_2442_p2;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<7> > i_46_fu_2459_p2;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<16> > next_mul3_fu_2470_p2;
    sc_signal< sc_lv<16> > next_mul3_reg_3574;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<7> > tmp_33_fu_2476_p2;
    sc_signal< sc_lv<7> > tmp_33_reg_3579;
    sc_signal< sc_lv<9> > i_47_fu_2488_p2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<9> > i_48_fu_2521_p2;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<7> > i_49_fu_2538_p2;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<7> > i_50_fu_2555_p2;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<16> > next_mul4_fu_2566_p2;
    sc_signal< sc_lv<16> > next_mul4_reg_3619;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<7> > i_51_fu_2578_p2;
    sc_signal< sc_lv<7> > i_51_reg_3627;
    sc_signal< sc_lv<1> > exitcond_i_i2_fu_2572_p2;
    sc_signal< sc_lv<3> > c5_W_size_x_load_reg_3647;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<3> > c5_W_size_y_load_reg_3652;
    sc_signal< sc_lv<5> > c5_W_size_z_load_reg_3657;
    sc_signal< sc_lv<10> > tmp_i2_fu_2610_p2;
    sc_signal< sc_lv<10> > tmp_i2_reg_3662;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<9> > i_19_fu_2625_p2;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<7> > i_52_fu_2652_p2;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<4> > i_53_fu_2669_p2;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<4> > tmp_44_fu_2680_p2;
    sc_signal< sc_lv<4> > tmp_44_reg_3691;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<12> > tmp_47_fu_2710_p2;
    sc_signal< sc_lv<12> > tmp_47_reg_3696;
    sc_signal< sc_lv<7> > i_54_fu_2722_p2;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<4> > i_55_fu_2754_p2;
    sc_signal< sc_lv<4> > i_55_reg_3715;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<1> > exitcond_i_i3_fu_2748_p2;
    sc_signal< sc_lv<12> > tmp_53_fu_2791_p2;
    sc_signal< sc_lv<12> > tmp_53_reg_3735;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<7> > tmp_i3_fu_2823_p2;
    sc_signal< sc_lv<7> > tmp_i3_reg_3740;
    sc_signal< sc_lv<7> > i_56_fu_2834_p2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<11> > idx_1_fu_2860_p2;
    sc_signal< bool > ap_block_state48;
    sc_signal< sc_lv<8> > next_mul5_fu_2871_p2;
    sc_signal< sc_lv<8> > next_mul5_reg_3761;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<3> > i_57_fu_2883_p2;
    sc_signal< sc_lv<3> > i_57_reg_3769;
    sc_signal< sc_lv<5> > j_1_fu_2895_p2;
    sc_signal< bool > ap_block_state50;
    sc_signal< sc_lv<12> > next_mul6_fu_2916_p2;
    sc_signal< sc_lv<12> > next_mul6_reg_3782;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<5> > i_58_fu_2928_p2;
    sc_signal< sc_lv<5> > i_58_reg_3790;
    sc_signal< sc_lv<8> > j_2_fu_2940_p2;
    sc_signal< bool > ap_block_state52;
    sc_signal< sc_lv<16> > next_mul7_fu_2961_p2;
    sc_signal< sc_lv<16> > next_mul7_reg_3803;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<7> > i_59_fu_2973_p2;
    sc_signal< sc_lv<7> > i_59_reg_3811;
    sc_signal< sc_lv<9> > j_3_fu_2985_p2;
    sc_signal< bool > ap_block_state54;
    sc_signal< sc_lv<4> > i_60_fu_3012_p2;
    sc_signal< sc_lv<4> > i_60_reg_3827;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<12> > tmp_62_fu_3042_p2;
    sc_signal< sc_lv<12> > tmp_62_reg_3832;
    sc_signal< sc_lv<1> > exitcond8_fu_3006_p2;
    sc_signal< sc_lv<7> > j_4_fu_3054_p2;
    sc_signal< bool > ap_block_state56;
    sc_signal< sc_lv<64> > p_i0_0_i_cast_fu_3074_p1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast_reg_3845;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<13> > p_i0_fu_3085_p2;
    sc_signal< sc_lv<13> > p_i0_reg_3853;
    sc_signal< sc_lv<1> > tmp_64_fu_3079_p2;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast_fu_3091_p1;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast_reg_3863;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<11> > p_i0_1_fu_3102_p2;
    sc_signal< sc_lv<11> > p_i0_1_reg_3871;
    sc_signal< sc_lv<1> > tmp_66_fu_3096_p2;
    sc_signal< sc_lv<64> > p_i0_0_i2_cast_fu_3108_p1;
    sc_signal< sc_lv<64> > p_i0_0_i2_cast_reg_3881;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<11> > p_i0_2_fu_3119_p2;
    sc_signal< sc_lv<11> > p_i0_2_reg_3889;
    sc_signal< sc_lv<1> > tmp_67_fu_3113_p2;
    sc_signal< sc_lv<64> > p_i0_0_i3_cast9_fu_3125_p1;
    sc_signal< sc_lv<64> > p_i0_0_i3_cast9_reg_3899;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_lv<9> > p_i0_3_fu_3136_p2;
    sc_signal< sc_lv<9> > p_i0_3_reg_3907;
    sc_signal< sc_lv<1> > tmp_68_fu_3130_p2;
    sc_signal< sc_lv<64> > p_i0_0_i4_cast8_fu_3142_p1;
    sc_signal< sc_lv<64> > p_i0_0_i4_cast8_reg_3917;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_lv<7> > p_i0_4_fu_3153_p2;
    sc_signal< sc_lv<7> > p_i0_4_reg_3925;
    sc_signal< sc_lv<1> > tmp_69_fu_3147_p2;
    sc_signal< sc_lv<4> > i_filter_fu_3165_p2;
    sc_signal< sc_lv<4> > i_filter_reg_3938;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<64> > tmp_i4_fu_3171_p1;
    sc_signal< sc_lv<64> > tmp_i4_reg_3943;
    sc_signal< sc_lv<1> > exitcond_i_fu_3159_p2;
    sc_signal< sc_lv<12> > tmp_72_fu_3199_p2;
    sc_signal< sc_lv<12> > tmp_72_reg_3948;
    sc_signal< sc_lv<7> > i_z_0_i_fu_3211_p2;
    sc_signal< sc_lv<7> > i_z_0_i_reg_3956;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<1> > exitcond_0_i_fu_3205_p2;
    sc_signal< sc_lv<16> > fc6_input_data_V_q0;
    sc_signal< sc_lv<16> > fc6_input_data_V_lo_reg_3971;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<16> > fc6_W_data_V_q0;
    sc_signal< sc_lv<16> > fc6_W_data_V_load_reg_3976;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<4> > idx_2_fu_3265_p2;
    sc_signal< sc_lv<4> > idx_2_reg_3989;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<1> > exitcond_fu_3259_p2;
    sc_signal< sc_lv<16> > fc6_output_data_V_q0;
    sc_signal< sc_lv<10> > c1_input_data_V_address0;
    sc_signal< sc_logic > c1_input_data_V_ce0;
    sc_signal< sc_logic > c1_input_data_V_we0;
    sc_signal< sc_lv<16> > c1_input_data_V_d0;
    sc_signal< sc_lv<16> > c1_input_data_V_q0;
    sc_signal< sc_lv<13> > c1_output_data_V_address0;
    sc_signal< sc_logic > c1_output_data_V_ce0;
    sc_signal< sc_logic > c1_output_data_V_we0;
    sc_signal< sc_lv<16> > c1_output_data_V_d0;
    sc_signal< sc_lv<16> > c1_output_data_V_q0;
    sc_signal< sc_lv<8> > c1_W_data_V_address0;
    sc_signal< sc_logic > c1_W_data_V_ce0;
    sc_signal< sc_logic > c1_W_data_V_we0;
    sc_signal< sc_lv<16> > c1_W_data_V_d0;
    sc_signal< sc_lv<16> > c1_W_data_V_q0;
    sc_signal< sc_lv<10> > c1_inpad_data_V_address0;
    sc_signal< sc_logic > c1_inpad_data_V_ce0;
    sc_signal< sc_logic > c1_inpad_data_V_we0;
    sc_signal< sc_lv<16> > c1_inpad_data_V_d0;
    sc_signal< sc_lv<16> > c1_inpad_data_V_q0;
    sc_signal< sc_lv<13> > c1_relu1_input_data_address0;
    sc_signal< sc_logic > c1_relu1_input_data_ce0;
    sc_signal< sc_logic > c1_relu1_input_data_we0;
    sc_signal< sc_lv<16> > c1_relu1_input_data_d0;
    sc_signal< sc_lv<16> > c1_relu1_input_data_q0;
    sc_signal< sc_lv<13> > c1_relu1_output_dat_address0;
    sc_signal< sc_logic > c1_relu1_output_dat_ce0;
    sc_signal< sc_logic > c1_relu1_output_dat_we0;
    sc_signal< sc_lv<15> > c1_relu1_output_dat_d0;
    sc_signal< sc_lv<15> > c1_relu1_output_dat_q0;
    sc_signal< sc_lv<13> > p2_input_data_V_address0;
    sc_signal< sc_logic > p2_input_data_V_ce0;
    sc_signal< sc_logic > p2_input_data_V_we0;
    sc_signal< sc_lv<16> > p2_input_data_V_d0;
    sc_signal< sc_lv<16> > p2_input_data_V_q0;
    sc_signal< sc_lv<11> > p2_output_data_V_address0;
    sc_signal< sc_logic > p2_output_data_V_ce0;
    sc_signal< sc_logic > p2_output_data_V_we0;
    sc_signal< sc_lv<16> > p2_output_data_V_d0;
    sc_signal< sc_lv<16> > p2_output_data_V_q0;
    sc_signal< sc_lv<11> > p2_relu1_input_data_address0;
    sc_signal< sc_logic > p2_relu1_input_data_ce0;
    sc_signal< sc_logic > p2_relu1_input_data_we0;
    sc_signal< sc_lv<16> > p2_relu1_input_data_d0;
    sc_signal< sc_lv<16> > p2_relu1_input_data_q0;
    sc_signal< sc_lv<11> > p2_relu1_output_dat_address0;
    sc_signal< sc_logic > p2_relu1_output_dat_ce0;
    sc_signal< sc_logic > p2_relu1_output_dat_we0;
    sc_signal< sc_lv<15> > p2_relu1_output_dat_d0;
    sc_signal< sc_lv<15> > p2_relu1_output_dat_q0;
    sc_signal< sc_lv<11> > c3_input_data_V_address0;
    sc_signal< sc_logic > c3_input_data_V_ce0;
    sc_signal< sc_logic > c3_input_data_V_we0;
    sc_signal< sc_lv<16> > c3_input_data_V_d0;
    sc_signal< sc_lv<16> > c3_input_data_V_q0;
    sc_signal< sc_lv<11> > c3_output_data_V_address0;
    sc_signal< sc_logic > c3_output_data_V_ce0;
    sc_signal< sc_logic > c3_output_data_V_we0;
    sc_signal< sc_lv<16> > c3_output_data_V_d0;
    sc_signal< sc_lv<16> > c3_output_data_V_q0;
    sc_signal< sc_lv<12> > c3_W_data_V_address0;
    sc_signal< sc_logic > c3_W_data_V_ce0;
    sc_signal< sc_logic > c3_W_data_V_we0;
    sc_signal< sc_lv<16> > c3_W_data_V_d0;
    sc_signal< sc_lv<16> > c3_W_data_V_q0;
    sc_signal< sc_lv<11> > c3_inpad_data_V_address0;
    sc_signal< sc_logic > c3_inpad_data_V_ce0;
    sc_signal< sc_logic > c3_inpad_data_V_we0;
    sc_signal< sc_lv<16> > c3_inpad_data_V_d0;
    sc_signal< sc_lv<16> > c3_inpad_data_V_q0;
    sc_signal< sc_lv<11> > c3_relu1_input_data_address0;
    sc_signal< sc_logic > c3_relu1_input_data_ce0;
    sc_signal< sc_logic > c3_relu1_input_data_we0;
    sc_signal< sc_lv<16> > c3_relu1_input_data_d0;
    sc_signal< sc_lv<16> > c3_relu1_input_data_q0;
    sc_signal< sc_lv<11> > c3_relu1_output_dat_address0;
    sc_signal< sc_logic > c3_relu1_output_dat_ce0;
    sc_signal< sc_logic > c3_relu1_output_dat_we0;
    sc_signal< sc_lv<15> > c3_relu1_output_dat_d0;
    sc_signal< sc_lv<15> > c3_relu1_output_dat_q0;
    sc_signal< sc_lv<11> > p4_input_data_V_address0;
    sc_signal< sc_logic > p4_input_data_V_ce0;
    sc_signal< sc_logic > p4_input_data_V_we0;
    sc_signal< sc_lv<16> > p4_input_data_V_d0;
    sc_signal< sc_lv<16> > p4_input_data_V_q0;
    sc_signal< sc_lv<9> > p4_output_data_V_address0;
    sc_signal< sc_logic > p4_output_data_V_ce0;
    sc_signal< sc_logic > p4_output_data_V_we0;
    sc_signal< sc_lv<16> > p4_output_data_V_d0;
    sc_signal< sc_lv<16> > p4_output_data_V_q0;
    sc_signal< sc_lv<9> > p4_relu1_input_data_address0;
    sc_signal< sc_logic > p4_relu1_input_data_ce0;
    sc_signal< sc_logic > p4_relu1_input_data_we0;
    sc_signal< sc_lv<16> > p4_relu1_input_data_d0;
    sc_signal< sc_lv<16> > p4_relu1_input_data_q0;
    sc_signal< sc_lv<9> > p4_relu1_output_dat_address0;
    sc_signal< sc_logic > p4_relu1_output_dat_ce0;
    sc_signal< sc_logic > p4_relu1_output_dat_we0;
    sc_signal< sc_lv<15> > p4_relu1_output_dat_d0;
    sc_signal< sc_lv<15> > p4_relu1_output_dat_q0;
    sc_signal< sc_lv<9> > c5_input_data_V_address0;
    sc_signal< sc_logic > c5_input_data_V_ce0;
    sc_signal< sc_logic > c5_input_data_V_we0;
    sc_signal< sc_lv<16> > c5_input_data_V_d0;
    sc_signal< sc_lv<16> > c5_input_data_V_q0;
    sc_signal< sc_lv<7> > c5_output_data_V_address0;
    sc_signal< sc_logic > c5_output_data_V_ce0;
    sc_signal< sc_logic > c5_output_data_V_we0;
    sc_signal< sc_lv<16> > c5_output_data_V_d0;
    sc_signal< sc_lv<16> > c5_output_data_V_q0;
    sc_signal< sc_lv<16> > c5_W_data_V_address0;
    sc_signal< sc_logic > c5_W_data_V_ce0;
    sc_signal< sc_logic > c5_W_data_V_we0;
    sc_signal< sc_lv<16> > c5_W_data_V_d0;
    sc_signal< sc_lv<16> > c5_W_data_V_q0;
    sc_signal< sc_lv<9> > c5_inpad_data_V_address0;
    sc_signal< sc_logic > c5_inpad_data_V_ce0;
    sc_signal< sc_logic > c5_inpad_data_V_we0;
    sc_signal< sc_lv<16> > c5_inpad_data_V_d0;
    sc_signal< sc_lv<16> > c5_inpad_data_V_q0;
    sc_signal< sc_lv<7> > c5_relu1_input_data_address0;
    sc_signal< sc_logic > c5_relu1_input_data_ce0;
    sc_signal< sc_logic > c5_relu1_input_data_we0;
    sc_signal< sc_lv<16> > c5_relu1_input_data_d0;
    sc_signal< sc_lv<16> > c5_relu1_input_data_q0;
    sc_signal< sc_lv<7> > c5_relu1_output_dat_address0;
    sc_signal< sc_logic > c5_relu1_output_dat_ce0;
    sc_signal< sc_logic > c5_relu1_output_dat_we0;
    sc_signal< sc_lv<15> > c5_relu1_output_dat_d0;
    sc_signal< sc_lv<15> > c5_relu1_output_dat_q0;
    sc_signal< sc_lv<7> > fc6_input_data_V_address0;
    sc_signal< sc_logic > fc6_input_data_V_ce0;
    sc_signal< sc_logic > fc6_input_data_V_we0;
    sc_signal< sc_lv<16> > fc6_input_data_V_d0;
    sc_signal< sc_lv<4> > fc6_output_data_V_address0;
    sc_signal< sc_logic > fc6_output_data_V_ce0;
    sc_signal< sc_logic > fc6_output_data_V_we0;
    sc_signal< sc_lv<16> > fc6_output_data_V_d0;
    sc_signal< sc_lv<11> > fc6_W_data_V_address0;
    sc_signal< sc_logic > fc6_W_data_V_ce0;
    sc_signal< sc_logic > fc6_W_data_V_we0;
    sc_signal< sc_lv<16> > fc6_W_data_V_d0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_ap_start;
    sc_signal< sc_logic > grp_forward_3_fu_1821_ap_done;
    sc_signal< sc_logic > grp_forward_3_fu_1821_ap_idle;
    sc_signal< sc_logic > grp_forward_3_fu_1821_ap_ready;
    sc_signal< sc_lv<11> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_input_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_output_data_V_d0;
    sc_signal< sc_lv<12> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_W_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_W_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0;
    sc_signal< sc_lv<11> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_ce0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_d0;
    sc_signal< sc_lv<11> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_we0;
    sc_signal< sc_lv<15> > grp_forward_3_fu_1821_conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_ap_start;
    sc_signal< sc_logic > grp_forward_2_fu_1831_ap_done;
    sc_signal< sc_logic > grp_forward_2_fu_1831_ap_idle;
    sc_signal< sc_logic > grp_forward_2_fu_1831_ap_ready;
    sc_signal< sc_lv<10> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_input_data_V_ce0;
    sc_signal< sc_lv<13> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_output_data_V_d0;
    sc_signal< sc_lv<8> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_W_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_W_data_V_ce0;
    sc_signal< sc_lv<10> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0;
    sc_signal< sc_lv<13> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_ce0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_d0;
    sc_signal< sc_lv<13> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_we0;
    sc_signal< sc_lv<15> > grp_forward_2_fu_1831_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0;
    sc_signal< sc_logic > grp_forward_fu_1841_ap_start;
    sc_signal< sc_logic > grp_forward_fu_1841_ap_done;
    sc_signal< sc_logic > grp_forward_fu_1841_ap_idle;
    sc_signal< sc_logic > grp_forward_fu_1841_ap_ready;
    sc_signal< sc_lv<13> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_input_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_output_data_V_d0;
    sc_signal< sc_lv<11> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_input_data_V_ce0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_input_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_input_data_V_d0;
    sc_signal< sc_lv<11> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_output_data_V_we0;
    sc_signal< sc_lv<15> > grp_forward_fu_1841_pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_ap_start;
    sc_signal< sc_logic > grp_forward_4_fu_1849_ap_done;
    sc_signal< sc_logic > grp_forward_4_fu_1849_ap_idle;
    sc_signal< sc_logic > grp_forward_4_fu_1849_ap_ready;
    sc_signal< sc_lv<9> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_input_data_V_ce0;
    sc_signal< sc_lv<7> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_output_data_V_d0;
    sc_signal< sc_lv<16> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_W_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_W_data_V_ce0;
    sc_signal< sc_lv<9> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0;
    sc_signal< sc_lv<7> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_ce0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_d0;
    sc_signal< sc_lv<7> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_we0;
    sc_signal< sc_lv<15> > grp_forward_4_fu_1849_conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_d0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_ap_start;
    sc_signal< sc_logic > grp_forward_1_fu_1859_ap_done;
    sc_signal< sc_logic > grp_forward_1_fu_1859_ap_idle;
    sc_signal< sc_logic > grp_forward_1_fu_1859_ap_ready;
    sc_signal< sc_lv<11> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_input_data_V_ce0;
    sc_signal< sc_lv<9> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_output_data_V_d0;
    sc_signal< sc_lv<9> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_input_data_V_ce0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_input_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_input_data_V_d0;
    sc_signal< sc_lv<9> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_output_data_V_we0;
    sc_signal< sc_lv<15> > grp_forward_1_fu_1859_pool_layer_2_2_1_10_10_16_relu1_output_data_V_d0;
    sc_signal< sc_lv<11> > i_0_i_i3_i_i_reg_1058;
    sc_signal< sc_lv<1> > exitcond_i_i4_i_i_fu_1867_p2;
    sc_signal< sc_lv<13> > i_0_i_i10_i_i_reg_1069;
    sc_signal< sc_lv<1> > exitcond_i_i11_i_i_fu_1884_p2;
    sc_signal< sc_lv<3> > tmp_4_reg_1080;
    sc_signal< sc_lv<1> > exitcond_i_i15_i_i_fu_1917_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1943_p2;
    sc_signal< sc_lv<7> > phi_mul_reg_1092;
    sc_signal< sc_lv<5> > i_0_i_i14_i_i_reg_1103;
    sc_signal< sc_lv<11> > i_0_i_i_i_i_reg_1114;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_fu_1949_p2;
    sc_signal< sc_lv<13> > i_0_i_i1_i_i_i_i_reg_1125;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_i_s_fu_1966_p2;
    sc_signal< sc_lv<13> > i_0_i_i_i_i_i_i_reg_1136;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_i_i_fu_1983_p2;
    sc_signal< sc_lv<3> > i_0_i_i_reg_1147;
    sc_signal< sc_lv<1> > tmp_121_i_fu_2057_p2;
    sc_signal< sc_lv<8> > phi_mul8_reg_1158;
    sc_signal< sc_lv<5> > i_i_reg_1170;
    sc_signal< sc_lv<13> > i_0_i_i_i_i1_reg_1181;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i1_fu_2083_p2;
    sc_signal< sc_lv<11> > i_0_i_i1_i_i_reg_1192;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_fu_2100_p2;
    sc_signal< sc_lv<11> > i_0_i_i1_i_i_i_i1_reg_1203;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_i_1_fu_2117_p2;
    sc_signal< sc_lv<11> > i_0_i_i_i_i_i_i1_reg_1214;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_i_i_1_fu_2134_p2;
    sc_signal< sc_lv<11> > i_0_i_i3_i_i1_reg_1225;
    sc_signal< sc_lv<1> > exitcond_i_i4_i_i1_fu_2151_p2;
    sc_signal< sc_lv<11> > i_0_i_i10_i_i1_reg_1236;
    sc_signal< sc_lv<1> > exitcond_i_i11_i_i1_fu_2168_p2;
    sc_signal< sc_lv<4> > tmp_17_reg_1247;
    sc_signal< sc_lv<1> > exitcond_i_i15_i_i1_fu_2197_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_2224_p2;
    sc_signal< sc_lv<12> > phi_mul1_reg_1259;
    sc_signal< sc_lv<8> > i_0_i_i14_i_i1_reg_1271;
    sc_signal< sc_lv<11> > i_0_i_i_i_i2_reg_1282;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i2_fu_2230_p2;
    sc_signal< sc_lv<11> > i_0_i_i1_i_i_i_i2_reg_1293;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_i_2_fu_2247_p2;
    sc_signal< sc_lv<11> > i_0_i_i_i_i_i_i2_reg_1304;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_i_i_2_fu_2264_p2;
    sc_signal< sc_lv<5> > i_0_i_i1_reg_1315;
    sc_signal< sc_lv<1> > tmp_119_i_fu_2342_p2;
    sc_signal< sc_lv<12> > phi_mul2_reg_1326;
    sc_signal< sc_lv<8> > i_i1_reg_1338;
    sc_signal< sc_lv<11> > i_0_i_i_i_i3_reg_1349;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i3_fu_2368_p2;
    sc_signal< sc_lv<9> > i_0_i_i1_i_i1_reg_1360;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i1_fu_2385_p2;
    sc_signal< sc_lv<9> > i_0_i_i1_i_i_i_i3_reg_1371;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_i_3_fu_2402_p2;
    sc_signal< sc_lv<9> > i_0_i_i_i_i_i_i3_reg_1382;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_i_i_3_fu_2419_p2;
    sc_signal< sc_lv<9> > i_0_i_i7_i_i2_reg_1393;
    sc_signal< sc_lv<1> > exitcond_i_i8_i_i2_fu_2436_p2;
    sc_signal< sc_lv<7> > i_0_i_i18_i_i_reg_1404;
    sc_signal< sc_lv<1> > exitcond_i_i19_i_i_fu_2453_p2;
    sc_signal< sc_lv<7> > tmp_32_reg_1415;
    sc_signal< sc_lv<1> > exitcond_i_i4_i_i2_fu_2482_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_2509_p2;
    sc_signal< sc_lv<16> > phi_mul3_reg_1427;
    sc_signal< sc_lv<9> > i_0_i_i3_i_i2_reg_1439;
    sc_signal< sc_lv<9> > i_0_i_i_i_i4_reg_1450;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i4_fu_2515_p2;
    sc_signal< sc_lv<7> > i_0_i_i1_i_i_i_i4_reg_1461;
    sc_signal< sc_lv<1> > exitcond_i_i2_i_i_i_4_fu_2532_p2;
    sc_signal< sc_lv<7> > i_0_i_i_i_i_i_i4_reg_1472;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_i_i_4_fu_2549_p2;
    sc_signal< sc_lv<7> > i_0_i_i2_reg_1483;
    sc_signal< sc_lv<1> > tmp_117_i_fu_2620_p2;
    sc_signal< sc_lv<16> > phi_mul4_reg_1494;
    sc_signal< sc_lv<9> > i_i2_reg_1506;
    sc_signal< sc_lv<7> > i_0_i_i3_i_i3_reg_1517;
    sc_signal< sc_lv<1> > exitcond_i_i4_i_i3_fu_2646_p2;
    sc_signal< sc_lv<4> > i_0_i_i10_i_i2_reg_1528;
    sc_signal< sc_lv<1> > exitcond_i_i11_i_i2_fu_2663_p2;
    sc_signal< sc_lv<4> > tmp_43_reg_1539;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i5_fu_2716_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_2742_p2;
    sc_signal< sc_lv<7> > i_0_i_i_i_i5_reg_1551;
    sc_signal< sc_lv<4> > i_0_i_i3_reg_1562;
    sc_signal< sc_lv<1> > tmp_115_i_fu_2829_p2;
    sc_signal< sc_lv<7> > i_i3_reg_1574;
    sc_signal< sc_lv<11> > idx_reg_1585;
    sc_signal< sc_lv<3> > i37_reg_1596;
    sc_signal< sc_lv<8> > phi_mul5_reg_1607;
    sc_signal< sc_lv<5> > j_reg_1619;
    sc_signal< sc_lv<1> > exitcond3_fu_2877_p2;
    sc_signal< sc_lv<5> > i1_reg_1630;
    sc_signal< sc_lv<12> > phi_mul6_reg_1641;
    sc_signal< sc_lv<8> > j2_reg_1653;
    sc_signal< sc_lv<1> > exitcond4_fu_2922_p2;
    sc_signal< sc_lv<7> > i3_reg_1664;
    sc_signal< sc_lv<16> > phi_mul7_reg_1675;
    sc_signal< sc_lv<9> > j4_reg_1687;
    sc_signal< sc_lv<1> > exitcond6_fu_2967_p2;
    sc_signal< sc_lv<4> > i5_reg_1698;
    sc_signal< sc_lv<7> > j6_reg_1709;
    sc_signal< sc_lv<13> > p_i0_0_i_reg_1720;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<11> > p_i0_0_i1_reg_1731;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<11> > p_i0_0_i2_reg_1742;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<9> > p_i0_0_i3_reg_1753;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<7> > p_i0_0_i4_reg_1764;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<4> > p_z_assign_reg_1775;
    sc_signal< sc_lv<16> > p_Val2_0_i_reg_1786;
    sc_signal< sc_lv<7> > p_z_assign_1_0_i_reg_1799;
    sc_signal< sc_lv<4> > idx7_reg_1810;
    sc_signal< sc_logic > grp_forward_3_fu_1821_ap_start_reg;
    sc_signal< sc_logic > grp_forward_2_fu_1831_ap_start_reg;
    sc_signal< sc_logic > grp_forward_fu_1841_ap_start_reg;
    sc_signal< sc_logic > grp_forward_4_fu_1849_ap_start_reg;
    sc_signal< sc_logic > grp_forward_1_fu_1859_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_fu_1879_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1896_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_1938_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1961_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_1978_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_1995_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_2018_p1;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_2078_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_2095_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_2112_p1;
    sc_signal< sc_lv<64> > tmp_13_fu_2129_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_2146_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_2163_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_2180_p1;
    sc_signal< sc_lv<64> > tmp_29_cast_fu_2219_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_2242_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_2259_p1;
    sc_signal< sc_lv<64> > tmp_23_fu_2276_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_2299_p1;
    sc_signal< sc_lv<64> > tmp_36_cast_fu_2363_p1;
    sc_signal< sc_lv<64> > tmp_25_fu_2380_p1;
    sc_signal< sc_lv<64> > tmp_27_fu_2397_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_2414_p1;
    sc_signal< sc_lv<64> > tmp_29_fu_2431_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_2448_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_2465_p1;
    sc_signal< sc_lv<64> > tmp_48_cast_fu_2504_p1;
    sc_signal< sc_lv<64> > tmp_36_fu_2527_p1;
    sc_signal< sc_lv<64> > tmp_37_fu_2544_p1;
    sc_signal< sc_lv<64> > tmp_38_fu_2561_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_2584_p1;
    sc_signal< sc_lv<64> > tmp_55_cast_fu_2641_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_2658_p1;
    sc_signal< sc_lv<64> > tmp_42_fu_2675_p1;
    sc_signal< sc_lv<64> > tmp_64_cast_fu_2737_p1;
    sc_signal< sc_lv<64> > tmp_50_fu_2760_p1;
    sc_signal< sc_lv<64> > tmp_70_cast_fu_2849_p1;
    sc_signal< sc_lv<64> > tmp_56_fu_2866_p1;
    sc_signal< sc_lv<64> > tmp_76_cast_fu_2911_p1;
    sc_signal< sc_lv<64> > tmp_80_cast_fu_2956_p1;
    sc_signal< sc_lv<64> > tmp_85_cast_fu_3001_p1;
    sc_signal< sc_lv<64> > tmp_88_cast_fu_3069_p1;
    sc_signal< sc_lv<64> > tmp_97_cast_fu_3231_p1;
    sc_signal< sc_lv<64> > tmp_132_0_i_fu_3217_p1;
    sc_signal< sc_lv<64> > tmp_73_fu_3271_p1;
    sc_signal< sc_lv<8> > tmp_9_cast_fu_1929_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_1933_p2;
    sc_signal< sc_lv<3> > tmp_9_fu_2029_p3;
    sc_signal< sc_lv<3> > tmp1_fu_2037_p2;
    sc_signal< sc_lv<3> > tmp_i_fu_2047_p0;
    sc_signal< sc_lv<3> > tmp_i_fu_2047_p1;
    sc_signal< sc_lv<6> > i_i_cast_fu_2053_p1;
    sc_signal< sc_lv<8> > tmp_122_i_cast_fu_2068_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_2072_p2;
    sc_signal< sc_lv<12> > tmp_28_cast_fu_2209_p1;
    sc_signal< sc_lv<12> > tmp_20_fu_2213_p2;
    sc_signal< sc_lv<3> > c3_W_size_z_load_cas_fu_2314_p1;
    sc_signal< sc_lv<3> > tmp2_fu_2322_p0;
    sc_signal< sc_lv<3> > tmp2_fu_2322_p1;
    sc_signal< sc_lv<6> > tmp2_fu_2322_p2;
    sc_signal< sc_lv<6> > tmp_i1_fu_2332_p0;
    sc_signal< sc_lv<3> > tmp_i1_fu_2332_p1;
    sc_signal< sc_lv<9> > i_i1_cast_fu_2338_p1;
    sc_signal< sc_lv<12> > tmp_120_i_cast_fu_2353_p1;
    sc_signal< sc_lv<12> > tmp_26_fu_2357_p2;
    sc_signal< sc_lv<16> > tmp_47_cast_fu_2494_p1;
    sc_signal< sc_lv<16> > tmp_35_fu_2498_p2;
    sc_signal< sc_lv<3> > tmp3_fu_2600_p0;
    sc_signal< sc_lv<5> > tmp3_fu_2600_p1;
    sc_signal< sc_lv<8> > tmp3_fu_2600_p2;
    sc_signal< sc_lv<8> > tmp_i2_fu_2610_p0;
    sc_signal< sc_lv<3> > tmp_i2_fu_2610_p1;
    sc_signal< sc_lv<10> > i_i2_cast_fu_2616_p1;
    sc_signal< sc_lv<16> > tmp_118_i_cast_fu_2631_p1;
    sc_signal< sc_lv<16> > tmp_41_fu_2635_p2;
    sc_signal< sc_lv<11> > tmp_45_fu_2686_p3;
    sc_signal< sc_lv<7> > tmp_46_fu_2698_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_2694_p1;
    sc_signal< sc_lv<12> > p_shl1_cast_fu_2706_p1;
    sc_signal< sc_lv<12> > tmp_63_cast_fu_2728_p1;
    sc_signal< sc_lv<12> > tmp_49_fu_2732_p2;
    sc_signal< sc_lv<11> > tmp_51_fu_2767_p3;
    sc_signal< sc_lv<7> > tmp_52_fu_2779_p3;
    sc_signal< sc_lv<12> > p_shl2_cast_fu_2775_p1;
    sc_signal< sc_lv<12> > p_shl3_cast_fu_2787_p1;
    sc_signal< sc_lv<7> > fc6_W_size_z_load_ca_fu_2797_p1;
    sc_signal< sc_lv<7> > tmp_54_fu_2801_p3;
    sc_signal< sc_lv<7> > tmp4_fu_2809_p2;
    sc_signal< sc_lv<7> > tmp_55_fu_2815_p3;
    sc_signal< sc_lv<12> > tmp_116_i_cast_fu_2840_p1;
    sc_signal< sc_lv<12> > tmp_57_fu_2844_p2;
    sc_signal< sc_lv<8> > tmp_75_cast_fu_2901_p1;
    sc_signal< sc_lv<8> > tmp_58_fu_2905_p2;
    sc_signal< sc_lv<12> > tmp_79_cast_fu_2946_p1;
    sc_signal< sc_lv<12> > tmp_59_fu_2950_p2;
    sc_signal< sc_lv<16> > tmp_84_cast_fu_2991_p1;
    sc_signal< sc_lv<16> > tmp_63_fu_2995_p2;
    sc_signal< sc_lv<11> > tmp_60_fu_3018_p3;
    sc_signal< sc_lv<7> > tmp_61_fu_3030_p3;
    sc_signal< sc_lv<12> > p_shl4_cast_fu_3026_p1;
    sc_signal< sc_lv<12> > p_shl5_cast_fu_3038_p1;
    sc_signal< sc_lv<12> > tmp_87_cast_fu_3060_p1;
    sc_signal< sc_lv<12> > tmp_65_fu_3064_p2;
    sc_signal< sc_lv<11> > tmp_70_fu_3175_p3;
    sc_signal< sc_lv<7> > tmp_71_fu_3187_p3;
    sc_signal< sc_lv<12> > p_shl6_cast_fu_3183_p1;
    sc_signal< sc_lv<12> > p_shl7_cast_fu_3195_p1;
    sc_signal< sc_lv<12> > tmp_132_0_i_cast_fu_3222_p1;
    sc_signal< sc_lv<12> > tmp_74_fu_3226_p2;
    sc_signal< sc_lv<28> > grp_fu_3276_p3;
    sc_signal< sc_lv<28> > grp_fu_3276_p2;
    sc_signal< sc_lv<78> > ap_NS_fsm;
    sc_signal< sc_lv<6> > tmp2_fu_2322_p00;
    sc_signal< sc_lv<6> > tmp2_fu_2322_p10;
    sc_signal< sc_lv<8> > tmp3_fu_2600_p00;
    sc_signal< sc_lv<8> > tmp3_fu_2600_p10;
    sc_signal< sc_lv<9> > tmp_i1_fu_2332_p00;
    sc_signal< sc_lv<9> > tmp_i1_fu_2332_p10;
    sc_signal< sc_lv<10> > tmp_i2_fu_2610_p00;
    sc_signal< sc_lv<10> > tmp_i2_fu_2610_p10;
    sc_signal< sc_lv<6> > tmp_i_fu_2047_p00;
    sc_signal< sc_lv<6> > tmp_i_fu_2047_p10;
    sc_signal< sc_lv<32> > ap_return;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<78> ap_ST_fsm_state1;
    static const sc_lv<78> ap_ST_fsm_state2;
    static const sc_lv<78> ap_ST_fsm_state3;
    static const sc_lv<78> ap_ST_fsm_state4;
    static const sc_lv<78> ap_ST_fsm_state5;
    static const sc_lv<78> ap_ST_fsm_state6;
    static const sc_lv<78> ap_ST_fsm_state7;
    static const sc_lv<78> ap_ST_fsm_state8;
    static const sc_lv<78> ap_ST_fsm_state9;
    static const sc_lv<78> ap_ST_fsm_state10;
    static const sc_lv<78> ap_ST_fsm_state11;
    static const sc_lv<78> ap_ST_fsm_state12;
    static const sc_lv<78> ap_ST_fsm_state13;
    static const sc_lv<78> ap_ST_fsm_state14;
    static const sc_lv<78> ap_ST_fsm_state15;
    static const sc_lv<78> ap_ST_fsm_state16;
    static const sc_lv<78> ap_ST_fsm_state17;
    static const sc_lv<78> ap_ST_fsm_state18;
    static const sc_lv<78> ap_ST_fsm_state19;
    static const sc_lv<78> ap_ST_fsm_state20;
    static const sc_lv<78> ap_ST_fsm_state21;
    static const sc_lv<78> ap_ST_fsm_state22;
    static const sc_lv<78> ap_ST_fsm_state23;
    static const sc_lv<78> ap_ST_fsm_state24;
    static const sc_lv<78> ap_ST_fsm_state25;
    static const sc_lv<78> ap_ST_fsm_state26;
    static const sc_lv<78> ap_ST_fsm_state27;
    static const sc_lv<78> ap_ST_fsm_state28;
    static const sc_lv<78> ap_ST_fsm_state29;
    static const sc_lv<78> ap_ST_fsm_state30;
    static const sc_lv<78> ap_ST_fsm_state31;
    static const sc_lv<78> ap_ST_fsm_state32;
    static const sc_lv<78> ap_ST_fsm_state33;
    static const sc_lv<78> ap_ST_fsm_state34;
    static const sc_lv<78> ap_ST_fsm_state35;
    static const sc_lv<78> ap_ST_fsm_state36;
    static const sc_lv<78> ap_ST_fsm_state37;
    static const sc_lv<78> ap_ST_fsm_state38;
    static const sc_lv<78> ap_ST_fsm_state39;
    static const sc_lv<78> ap_ST_fsm_state40;
    static const sc_lv<78> ap_ST_fsm_state41;
    static const sc_lv<78> ap_ST_fsm_state42;
    static const sc_lv<78> ap_ST_fsm_state43;
    static const sc_lv<78> ap_ST_fsm_state44;
    static const sc_lv<78> ap_ST_fsm_state45;
    static const sc_lv<78> ap_ST_fsm_state46;
    static const sc_lv<78> ap_ST_fsm_state47;
    static const sc_lv<78> ap_ST_fsm_state48;
    static const sc_lv<78> ap_ST_fsm_state49;
    static const sc_lv<78> ap_ST_fsm_state50;
    static const sc_lv<78> ap_ST_fsm_state51;
    static const sc_lv<78> ap_ST_fsm_state52;
    static const sc_lv<78> ap_ST_fsm_state53;
    static const sc_lv<78> ap_ST_fsm_state54;
    static const sc_lv<78> ap_ST_fsm_state55;
    static const sc_lv<78> ap_ST_fsm_state56;
    static const sc_lv<78> ap_ST_fsm_state57;
    static const sc_lv<78> ap_ST_fsm_state58;
    static const sc_lv<78> ap_ST_fsm_state59;
    static const sc_lv<78> ap_ST_fsm_state60;
    static const sc_lv<78> ap_ST_fsm_state61;
    static const sc_lv<78> ap_ST_fsm_state62;
    static const sc_lv<78> ap_ST_fsm_state63;
    static const sc_lv<78> ap_ST_fsm_state64;
    static const sc_lv<78> ap_ST_fsm_state65;
    static const sc_lv<78> ap_ST_fsm_state66;
    static const sc_lv<78> ap_ST_fsm_state67;
    static const sc_lv<78> ap_ST_fsm_state68;
    static const sc_lv<78> ap_ST_fsm_state69;
    static const sc_lv<78> ap_ST_fsm_state70;
    static const sc_lv<78> ap_ST_fsm_state71;
    static const sc_lv<78> ap_ST_fsm_state72;
    static const sc_lv<78> ap_ST_fsm_state73;
    static const sc_lv<78> ap_ST_fsm_state74;
    static const sc_lv<78> ap_ST_fsm_state75;
    static const sc_lv<78> ap_ST_fsm_state76;
    static const sc_lv<78> ap_ST_fsm_state77;
    static const sc_lv<78> ap_ST_fsm_state78;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_37;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<16> ap_const_lv16_28;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<13> ap_const_lv13_1260;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<8> ap_const_lv8_19;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<11> ap_const_lv11_498;
    static const sc_lv<11> ap_const_lv11_640;
    static const sc_lv<12> ap_const_lv12_96;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<16> ap_const_lv16_190;
    static const sc_lv<7> ap_const_lv7_77;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<7> ap_const_lv7_7F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state48();
    void thread_ap_block_state50();
    void thread_ap_block_state52();
    void thread_ap_block_state54();
    void thread_ap_block_state56();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_c1_W_data_V_address0();
    void thread_c1_W_data_V_ce0();
    void thread_c1_W_data_V_d0();
    void thread_c1_W_data_V_we0();
    void thread_c1_W_size_x_address0();
    void thread_c1_W_size_x_ce0();
    void thread_c1_W_size_y_address0();
    void thread_c1_W_size_y_ce0();
    void thread_c1_W_size_z_address0();
    void thread_c1_W_size_z_ce0();
    void thread_c1_inpad_data_V_address0();
    void thread_c1_inpad_data_V_ce0();
    void thread_c1_inpad_data_V_d0();
    void thread_c1_inpad_data_V_we0();
    void thread_c1_input_data_V_address0();
    void thread_c1_input_data_V_ce0();
    void thread_c1_input_data_V_d0();
    void thread_c1_input_data_V_we0();
    void thread_c1_output_data_V_address0();
    void thread_c1_output_data_V_ce0();
    void thread_c1_output_data_V_d0();
    void thread_c1_output_data_V_we0();
    void thread_c1_relu1_input_data_address0();
    void thread_c1_relu1_input_data_ce0();
    void thread_c1_relu1_input_data_d0();
    void thread_c1_relu1_input_data_we0();
    void thread_c1_relu1_output_dat_address0();
    void thread_c1_relu1_output_dat_ce0();
    void thread_c1_relu1_output_dat_d0();
    void thread_c1_relu1_output_dat_we0();
    void thread_c1w_V_V_0_ack_in();
    void thread_c1w_V_V_0_ack_out();
    void thread_c1w_V_V_0_data_out();
    void thread_c1w_V_V_0_load_A();
    void thread_c1w_V_V_0_load_B();
    void thread_c1w_V_V_0_sel();
    void thread_c1w_V_V_0_state_cmp_full();
    void thread_c1w_V_V_0_vld_in();
    void thread_c1w_V_V_0_vld_out();
    void thread_c1w_V_V_TDATA_blk_n();
    void thread_c1w_V_V_TREADY();
    void thread_c3_W_data_V_address0();
    void thread_c3_W_data_V_ce0();
    void thread_c3_W_data_V_d0();
    void thread_c3_W_data_V_we0();
    void thread_c3_W_size_x_address0();
    void thread_c3_W_size_x_ce0();
    void thread_c3_W_size_y_address0();
    void thread_c3_W_size_y_ce0();
    void thread_c3_W_size_z_address0();
    void thread_c3_W_size_z_ce0();
    void thread_c3_W_size_z_load_cas_fu_2314_p1();
    void thread_c3_inpad_data_V_address0();
    void thread_c3_inpad_data_V_ce0();
    void thread_c3_inpad_data_V_d0();
    void thread_c3_inpad_data_V_we0();
    void thread_c3_input_data_V_address0();
    void thread_c3_input_data_V_ce0();
    void thread_c3_input_data_V_d0();
    void thread_c3_input_data_V_we0();
    void thread_c3_output_data_V_address0();
    void thread_c3_output_data_V_ce0();
    void thread_c3_output_data_V_d0();
    void thread_c3_output_data_V_we0();
    void thread_c3_relu1_input_data_address0();
    void thread_c3_relu1_input_data_ce0();
    void thread_c3_relu1_input_data_d0();
    void thread_c3_relu1_input_data_we0();
    void thread_c3_relu1_output_dat_address0();
    void thread_c3_relu1_output_dat_ce0();
    void thread_c3_relu1_output_dat_d0();
    void thread_c3_relu1_output_dat_we0();
    void thread_c3w_V_V_0_ack_in();
    void thread_c3w_V_V_0_ack_out();
    void thread_c3w_V_V_0_data_out();
    void thread_c3w_V_V_0_load_A();
    void thread_c3w_V_V_0_load_B();
    void thread_c3w_V_V_0_sel();
    void thread_c3w_V_V_0_state_cmp_full();
    void thread_c3w_V_V_0_vld_in();
    void thread_c3w_V_V_0_vld_out();
    void thread_c3w_V_V_TDATA_blk_n();
    void thread_c3w_V_V_TREADY();
    void thread_c5_W_data_V_address0();
    void thread_c5_W_data_V_ce0();
    void thread_c5_W_data_V_d0();
    void thread_c5_W_data_V_we0();
    void thread_c5_W_size_x_address0();
    void thread_c5_W_size_x_ce0();
    void thread_c5_W_size_y_address0();
    void thread_c5_W_size_y_ce0();
    void thread_c5_W_size_z_address0();
    void thread_c5_W_size_z_ce0();
    void thread_c5_inpad_data_V_address0();
    void thread_c5_inpad_data_V_ce0();
    void thread_c5_inpad_data_V_d0();
    void thread_c5_inpad_data_V_we0();
    void thread_c5_input_data_V_address0();
    void thread_c5_input_data_V_ce0();
    void thread_c5_input_data_V_d0();
    void thread_c5_input_data_V_we0();
    void thread_c5_output_data_V_address0();
    void thread_c5_output_data_V_ce0();
    void thread_c5_output_data_V_d0();
    void thread_c5_output_data_V_we0();
    void thread_c5_relu1_input_data_address0();
    void thread_c5_relu1_input_data_ce0();
    void thread_c5_relu1_input_data_d0();
    void thread_c5_relu1_input_data_we0();
    void thread_c5_relu1_output_dat_address0();
    void thread_c5_relu1_output_dat_ce0();
    void thread_c5_relu1_output_dat_d0();
    void thread_c5_relu1_output_dat_we0();
    void thread_c5w_V_V_0_ack_in();
    void thread_c5w_V_V_0_ack_out();
    void thread_c5w_V_V_0_data_out();
    void thread_c5w_V_V_0_load_A();
    void thread_c5w_V_V_0_load_B();
    void thread_c5w_V_V_0_sel();
    void thread_c5w_V_V_0_state_cmp_full();
    void thread_c5w_V_V_0_vld_in();
    void thread_c5w_V_V_0_vld_out();
    void thread_c5w_V_V_TDATA_blk_n();
    void thread_c5w_V_V_TREADY();
    void thread_exitcond1_fu_3048_p2();
    void thread_exitcond2_fu_2854_p2();
    void thread_exitcond3_fu_2877_p2();
    void thread_exitcond4_fu_2922_p2();
    void thread_exitcond5_fu_2889_p2();
    void thread_exitcond6_fu_2967_p2();
    void thread_exitcond7_fu_2934_p2();
    void thread_exitcond8_fu_3006_p2();
    void thread_exitcond9_fu_2979_p2();
    void thread_exitcond_0_i_fu_3205_p2();
    void thread_exitcond_fu_3259_p2();
    void thread_exitcond_i_fu_3159_p2();
    void thread_exitcond_i_i11_i_i1_fu_2168_p2();
    void thread_exitcond_i_i11_i_i2_fu_2663_p2();
    void thread_exitcond_i_i11_i_i_fu_1884_p2();
    void thread_exitcond_i_i15_i_i1_fu_2197_p2();
    void thread_exitcond_i_i15_i_i_fu_1917_p2();
    void thread_exitcond_i_i19_i_i_fu_2453_p2();
    void thread_exitcond_i_i1_fu_2287_p2();
    void thread_exitcond_i_i2_fu_2572_p2();
    void thread_exitcond_i_i2_i_i1_fu_2385_p2();
    void thread_exitcond_i_i2_i_i_fu_2100_p2();
    void thread_exitcond_i_i2_i_i_i_1_fu_2117_p2();
    void thread_exitcond_i_i2_i_i_i_2_fu_2247_p2();
    void thread_exitcond_i_i2_i_i_i_3_fu_2402_p2();
    void thread_exitcond_i_i2_i_i_i_4_fu_2532_p2();
    void thread_exitcond_i_i2_i_i_i_s_fu_1966_p2();
    void thread_exitcond_i_i3_fu_2748_p2();
    void thread_exitcond_i_i4_i_i1_fu_2151_p2();
    void thread_exitcond_i_i4_i_i2_fu_2482_p2();
    void thread_exitcond_i_i4_i_i3_fu_2646_p2();
    void thread_exitcond_i_i4_i_i_fu_1867_p2();
    void thread_exitcond_i_i8_i_i2_fu_2436_p2();
    void thread_exitcond_i_i_fu_2006_p2();
    void thread_exitcond_i_i_i_i1_fu_2083_p2();
    void thread_exitcond_i_i_i_i2_fu_2230_p2();
    void thread_exitcond_i_i_i_i3_fu_2368_p2();
    void thread_exitcond_i_i_i_i4_fu_2515_p2();
    void thread_exitcond_i_i_i_i5_fu_2716_p2();
    void thread_exitcond_i_i_i_i_fu_1949_p2();
    void thread_exitcond_i_i_i_i_i_i_1_fu_2134_p2();
    void thread_exitcond_i_i_i_i_i_i_2_fu_2264_p2();
    void thread_exitcond_i_i_i_i_i_i_3_fu_2419_p2();
    void thread_exitcond_i_i_i_i_i_i_4_fu_2549_p2();
    void thread_exitcond_i_i_i_i_i_i_fu_1983_p2();
    void thread_fc6_W_data_V_address0();
    void thread_fc6_W_data_V_ce0();
    void thread_fc6_W_data_V_d0();
    void thread_fc6_W_data_V_we0();
    void thread_fc6_W_size_x_address0();
    void thread_fc6_W_size_x_ce0();
    void thread_fc6_W_size_y_address0();
    void thread_fc6_W_size_y_ce0();
    void thread_fc6_W_size_z_address0();
    void thread_fc6_W_size_z_ce0();
    void thread_fc6_W_size_z_load_ca_fu_2797_p1();
    void thread_fc6_input_data_V_address0();
    void thread_fc6_input_data_V_ce0();
    void thread_fc6_input_data_V_d0();
    void thread_fc6_input_data_V_we0();
    void thread_fc6_output_data_V_address0();
    void thread_fc6_output_data_V_ce0();
    void thread_fc6_output_data_V_d0();
    void thread_fc6_output_data_V_we0();
    void thread_fcw_V_V_0_ack_in();
    void thread_fcw_V_V_0_ack_out();
    void thread_fcw_V_V_0_data_out();
    void thread_fcw_V_V_0_load_A();
    void thread_fcw_V_V_0_load_B();
    void thread_fcw_V_V_0_sel();
    void thread_fcw_V_V_0_state_cmp_full();
    void thread_fcw_V_V_0_vld_in();
    void thread_fcw_V_V_0_vld_out();
    void thread_fcw_V_V_TDATA_blk_n();
    void thread_fcw_V_V_TREADY();
    void thread_grp_forward_1_fu_1859_ap_start();
    void thread_grp_forward_2_fu_1831_ap_start();
    void thread_grp_forward_3_fu_1821_ap_start();
    void thread_grp_forward_4_fu_1849_ap_start();
    void thread_grp_forward_fu_1841_ap_start();
    void thread_grp_fu_3276_p2();
    void thread_i_10_fu_2123_p2();
    void thread_i_11_fu_2140_p2();
    void thread_i_12_fu_2157_p2();
    void thread_i_13_fu_2174_p2();
    void thread_i_14_fu_2203_p2();
    void thread_i_15_fu_2236_p2();
    void thread_i_16_fu_2253_p2();
    void thread_i_17_fu_2270_p2();
    void thread_i_18_fu_2347_p2();
    void thread_i_19_fu_2625_p2();
    void thread_i_1_fu_1890_p2();
    void thread_i_20_fu_2293_p2();
    void thread_i_2_fu_1923_p2();
    void thread_i_37_fu_2374_p2();
    void thread_i_3_fu_1955_p2();
    void thread_i_42_fu_2391_p2();
    void thread_i_43_fu_2408_p2();
    void thread_i_44_fu_2425_p2();
    void thread_i_45_fu_2442_p2();
    void thread_i_46_fu_2459_p2();
    void thread_i_47_fu_2488_p2();
    void thread_i_48_fu_2521_p2();
    void thread_i_49_fu_2538_p2();
    void thread_i_4_fu_1972_p2();
    void thread_i_50_fu_2555_p2();
    void thread_i_51_fu_2578_p2();
    void thread_i_52_fu_2652_p2();
    void thread_i_53_fu_2669_p2();
    void thread_i_54_fu_2722_p2();
    void thread_i_55_fu_2754_p2();
    void thread_i_56_fu_2834_p2();
    void thread_i_57_fu_2883_p2();
    void thread_i_58_fu_2928_p2();
    void thread_i_59_fu_2973_p2();
    void thread_i_5_fu_1989_p2();
    void thread_i_60_fu_3012_p2();
    void thread_i_6_fu_2089_p2();
    void thread_i_7_fu_2062_p2();
    void thread_i_8_fu_2012_p2();
    void thread_i_9_fu_2106_p2();
    void thread_i_filter_fu_3165_p2();
    void thread_i_fu_1873_p2();
    void thread_i_i1_cast_fu_2338_p1();
    void thread_i_i2_cast_fu_2616_p1();
    void thread_i_i_cast_fu_2053_p1();
    void thread_i_z_0_i_fu_3211_p2();
    void thread_idx_1_fu_2860_p2();
    void thread_idx_2_fu_3265_p2();
    void thread_inStream_V_V_0_ack_in();
    void thread_inStream_V_V_0_ack_out();
    void thread_inStream_V_V_0_data_out();
    void thread_inStream_V_V_0_load_A();
    void thread_inStream_V_V_0_load_B();
    void thread_inStream_V_V_0_sel();
    void thread_inStream_V_V_0_state_cmp_full();
    void thread_inStream_V_V_0_vld_in();
    void thread_inStream_V_V_0_vld_out();
    void thread_inStream_V_V_TDATA_blk_n();
    void thread_inStream_V_V_TREADY();
    void thread_j_1_fu_2895_p2();
    void thread_j_2_fu_2940_p2();
    void thread_j_3_fu_2985_p2();
    void thread_j_4_fu_3054_p2();
    void thread_next_mul1_fu_2185_p2();
    void thread_next_mul2_fu_2281_p2();
    void thread_next_mul3_fu_2470_p2();
    void thread_next_mul4_fu_2566_p2();
    void thread_next_mul5_fu_2871_p2();
    void thread_next_mul6_fu_2916_p2();
    void thread_next_mul7_fu_2961_p2();
    void thread_next_mul9_fu_2000_p2();
    void thread_next_mul_fu_1905_p2();
    void thread_outStream_V_V_1_ack_in();
    void thread_outStream_V_V_1_ack_out();
    void thread_outStream_V_V_1_data_out();
    void thread_outStream_V_V_1_load_A();
    void thread_outStream_V_V_1_load_B();
    void thread_outStream_V_V_1_sel();
    void thread_outStream_V_V_1_state_cmp_full();
    void thread_outStream_V_V_1_vld_in();
    void thread_outStream_V_V_1_vld_out();
    void thread_outStream_V_V_TDATA();
    void thread_outStream_V_V_TDATA_blk_n();
    void thread_outStream_V_V_TVALID();
    void thread_p2_input_data_V_address0();
    void thread_p2_input_data_V_ce0();
    void thread_p2_input_data_V_d0();
    void thread_p2_input_data_V_we0();
    void thread_p2_output_data_V_address0();
    void thread_p2_output_data_V_ce0();
    void thread_p2_output_data_V_d0();
    void thread_p2_output_data_V_we0();
    void thread_p2_relu1_input_data_address0();
    void thread_p2_relu1_input_data_ce0();
    void thread_p2_relu1_input_data_d0();
    void thread_p2_relu1_input_data_we0();
    void thread_p2_relu1_output_dat_address0();
    void thread_p2_relu1_output_dat_ce0();
    void thread_p2_relu1_output_dat_d0();
    void thread_p2_relu1_output_dat_we0();
    void thread_p4_input_data_V_address0();
    void thread_p4_input_data_V_ce0();
    void thread_p4_input_data_V_d0();
    void thread_p4_input_data_V_we0();
    void thread_p4_output_data_V_address0();
    void thread_p4_output_data_V_ce0();
    void thread_p4_output_data_V_d0();
    void thread_p4_output_data_V_we0();
    void thread_p4_relu1_input_data_address0();
    void thread_p4_relu1_input_data_ce0();
    void thread_p4_relu1_input_data_d0();
    void thread_p4_relu1_input_data_we0();
    void thread_p4_relu1_output_dat_address0();
    void thread_p4_relu1_output_dat_ce0();
    void thread_p4_relu1_output_dat_d0();
    void thread_p4_relu1_output_dat_we0();
    void thread_p_i0_0_i1_cast_fu_3091_p1();
    void thread_p_i0_0_i2_cast_fu_3108_p1();
    void thread_p_i0_0_i3_cast9_fu_3125_p1();
    void thread_p_i0_0_i4_cast8_fu_3142_p1();
    void thread_p_i0_0_i_cast_fu_3074_p1();
    void thread_p_i0_1_fu_3102_p2();
    void thread_p_i0_2_fu_3119_p2();
    void thread_p_i0_3_fu_3136_p2();
    void thread_p_i0_4_fu_3153_p2();
    void thread_p_i0_fu_3085_p2();
    void thread_p_shl1_cast_fu_2706_p1();
    void thread_p_shl2_cast_fu_2775_p1();
    void thread_p_shl3_cast_fu_2787_p1();
    void thread_p_shl4_cast_fu_3026_p1();
    void thread_p_shl5_cast_fu_3038_p1();
    void thread_p_shl6_cast_fu_3183_p1();
    void thread_p_shl7_cast_fu_3195_p1();
    void thread_p_shl_cast_fu_2694_p1();
    void thread_phi_mul_cast_fu_1901_p1();
    void thread_tmp1_fu_2037_p2();
    void thread_tmp2_fu_2322_p0();
    void thread_tmp2_fu_2322_p00();
    void thread_tmp2_fu_2322_p1();
    void thread_tmp2_fu_2322_p10();
    void thread_tmp2_fu_2322_p2();
    void thread_tmp3_fu_2600_p0();
    void thread_tmp3_fu_2600_p00();
    void thread_tmp3_fu_2600_p1();
    void thread_tmp3_fu_2600_p10();
    void thread_tmp3_fu_2600_p2();
    void thread_tmp4_fu_2809_p2();
    void thread_tmp_10_cast_fu_1938_p1();
    void thread_tmp_10_fu_2095_p1();
    void thread_tmp_115_i_fu_2829_p2();
    void thread_tmp_116_i_cast_fu_2840_p1();
    void thread_tmp_117_i_fu_2620_p2();
    void thread_tmp_118_i_cast_fu_2631_p1();
    void thread_tmp_119_i_fu_2342_p2();
    void thread_tmp_11_fu_2072_p2();
    void thread_tmp_120_i_cast_fu_2353_p1();
    void thread_tmp_121_i_fu_2057_p2();
    void thread_tmp_122_i_cast_fu_2068_p1();
    void thread_tmp_12_fu_2112_p1();
    void thread_tmp_132_0_i_cast_fu_3222_p1();
    void thread_tmp_132_0_i_fu_3217_p1();
    void thread_tmp_13_fu_2129_p1();
    void thread_tmp_14_fu_2146_p1();
    void thread_tmp_15_fu_2163_p1();
    void thread_tmp_16_fu_2180_p1();
    void thread_tmp_17_cast_fu_2078_p1();
    void thread_tmp_18_fu_2191_p2();
    void thread_tmp_19_fu_2224_p2();
    void thread_tmp_1_fu_1933_p2();
    void thread_tmp_20_fu_2213_p2();
    void thread_tmp_21_fu_2242_p1();
    void thread_tmp_22_fu_2259_p1();
    void thread_tmp_23_fu_2276_p1();
    void thread_tmp_24_fu_2299_p1();
    void thread_tmp_25_fu_2380_p1();
    void thread_tmp_26_fu_2357_p2();
    void thread_tmp_27_fu_2397_p1();
    void thread_tmp_28_cast_fu_2209_p1();
    void thread_tmp_28_fu_2414_p1();
    void thread_tmp_29_cast_fu_2219_p1();
    void thread_tmp_29_fu_2431_p1();
    void thread_tmp_2_fu_1961_p1();
    void thread_tmp_30_fu_2448_p1();
    void thread_tmp_31_fu_2465_p1();
    void thread_tmp_33_fu_2476_p2();
    void thread_tmp_34_fu_2509_p2();
    void thread_tmp_35_fu_2498_p2();
    void thread_tmp_36_cast_fu_2363_p1();
    void thread_tmp_36_fu_2527_p1();
    void thread_tmp_37_fu_2544_p1();
    void thread_tmp_38_fu_2561_p1();
    void thread_tmp_39_fu_2584_p1();
    void thread_tmp_3_fu_1978_p1();
    void thread_tmp_40_fu_2658_p1();
    void thread_tmp_41_fu_2635_p2();
    void thread_tmp_42_fu_2675_p1();
    void thread_tmp_44_fu_2680_p2();
    void thread_tmp_45_fu_2686_p3();
    void thread_tmp_46_fu_2698_p3();
    void thread_tmp_47_cast_fu_2494_p1();
    void thread_tmp_47_fu_2710_p2();
    void thread_tmp_48_cast_fu_2504_p1();
    void thread_tmp_48_fu_2742_p2();
    void thread_tmp_49_fu_2732_p2();
    void thread_tmp_50_fu_2760_p1();
    void thread_tmp_51_fu_2767_p3();
    void thread_tmp_52_fu_2779_p3();
    void thread_tmp_53_fu_2791_p2();
    void thread_tmp_54_fu_2801_p3();
    void thread_tmp_55_cast_fu_2641_p1();
    void thread_tmp_55_fu_2815_p3();
    void thread_tmp_56_fu_2866_p1();
    void thread_tmp_57_fu_2844_p2();
    void thread_tmp_58_fu_2905_p2();
    void thread_tmp_59_fu_2950_p2();
    void thread_tmp_5_fu_1911_p2();
    void thread_tmp_60_fu_3018_p3();
    void thread_tmp_61_fu_3030_p3();
    void thread_tmp_62_fu_3042_p2();
    void thread_tmp_63_cast_fu_2728_p1();
    void thread_tmp_63_fu_2995_p2();
    void thread_tmp_64_cast_fu_2737_p1();
    void thread_tmp_64_fu_3079_p2();
    void thread_tmp_65_fu_3064_p2();
    void thread_tmp_66_fu_3096_p2();
    void thread_tmp_67_fu_3113_p2();
    void thread_tmp_68_fu_3130_p2();
    void thread_tmp_69_fu_3147_p2();
    void thread_tmp_6_fu_1995_p1();
    void thread_tmp_70_cast_fu_2849_p1();
    void thread_tmp_70_fu_3175_p3();
    void thread_tmp_71_fu_3187_p3();
    void thread_tmp_72_fu_3199_p2();
    void thread_tmp_73_fu_3271_p1();
    void thread_tmp_74_fu_3226_p2();
    void thread_tmp_75_cast_fu_2901_p1();
    void thread_tmp_76_cast_fu_2911_p1();
    void thread_tmp_79_cast_fu_2946_p1();
    void thread_tmp_7_fu_2018_p1();
    void thread_tmp_80_cast_fu_2956_p1();
    void thread_tmp_84_cast_fu_2991_p1();
    void thread_tmp_85_cast_fu_3001_p1();
    void thread_tmp_87_cast_fu_3060_p1();
    void thread_tmp_88_cast_fu_3069_p1();
    void thread_tmp_8_fu_1943_p2();
    void thread_tmp_97_cast_fu_3231_p1();
    void thread_tmp_9_cast_fu_1929_p1();
    void thread_tmp_9_fu_2029_p3();
    void thread_tmp_fu_1879_p1();
    void thread_tmp_i1_fu_2332_p0();
    void thread_tmp_i1_fu_2332_p00();
    void thread_tmp_i1_fu_2332_p1();
    void thread_tmp_i1_fu_2332_p10();
    void thread_tmp_i1_fu_2332_p2();
    void thread_tmp_i2_fu_2610_p0();
    void thread_tmp_i2_fu_2610_p00();
    void thread_tmp_i2_fu_2610_p1();
    void thread_tmp_i2_fu_2610_p10();
    void thread_tmp_i2_fu_2610_p2();
    void thread_tmp_i3_fu_2823_p2();
    void thread_tmp_i4_fu_3171_p1();
    void thread_tmp_i_fu_2047_p0();
    void thread_tmp_i_fu_2047_p00();
    void thread_tmp_i_fu_2047_p1();
    void thread_tmp_i_fu_2047_p10();
    void thread_tmp_i_fu_2047_p2();
    void thread_tmp_s_fu_1896_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
