[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226.1.9
[EFX-0000 INFO] Compiled: Sep 16 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "D:/Cloud/Github/CMD3_KIT/Software/TrionT8_KIT/TrionT8_KIT.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv' (VERI-1482)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(6): WARNING: parameter 'NUM_MASTERS' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(7): WARNING: parameter 'NUM_SLAVES' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(14): WARNING: parameter 'USB_IFace_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(15): WARNING: parameter 'USB_IFace_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(18): WARNING: parameter 'TEST_RAM_OFFSET' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\prj_file\Skeleton_package.sv(19): WARNING: parameter 'TEST_RAM_SIZE' declared inside package 'Skeleton_package' shall be treated as localparam (VERI-2418)
-- Analyzing Verilog file 'D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv' (VERI-1482)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(70): WARNING: /* is inside a comment (VERI-1049)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(91): INFO: undeclared symbol 'USB_AccessGranted', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(93): INFO: undeclared symbol 'RAM_Select', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(94): INFO: undeclared symbol 'USB_Select', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(105): INFO: undeclared symbol 'clk100', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(106): INFO: undeclared symbol 'barq', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(107): INFO: undeclared symbol 'bagd', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(108): INFO: undeclared symbol 'target_ready', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(109): INFO: undeclared symbol 'address_valid', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(110): INFO: undeclared symbol 'data_strobe', assumed default net type 'wire' (VERI-2561)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(111): INFO: undeclared symbol 'arbiter_error', assumed default net type 'wire' (VERI-2561)
-- Verilog file 'D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv' ignored due to errors (VERI-1483)
INFO: Analysis took 0.0057335 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.66 MB, end = 54.996 MB, delta = 0.336 MB
INFO: 	Analysis peak virtual memory usage = 55.004 MB
INFO: Analysis resident set memory usage: begin = 55.508 MB, end = 57.752 MB, delta = 2.244 MB
INFO: 	Analysis peak resident set memory usage = 57.756 MB
INFO: ***** Ending Analysis ... *****
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(129): ERROR: */ is outside a comment (VERI-1189)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(85): ERROR: cannot index into non-array type logic for 'barq' (VERI-1011)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(85): ERROR: 'USB_AccessRequest' is not declared (VERI-1128)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(86): ERROR: cannot index into non-array type logic for 'barq' (VERI-1011)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(87): ERROR: cannot index into non-array type logic for 'barq' (VERI-1011)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(88): ERROR: cannot index into non-array type logic for 'barq' (VERI-1011)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(91): ERROR: cannot index into non-array type logic for 'bagd' (VERI-1011)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(93): ERROR: 'dev_sel' is not declared (VERI-1128)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(94): ERROR: 'dev_sel' is not declared (VERI-1128)
D:\Cloud\Github\CMD3_KIT\Software\TrionT8_KIT\TrionT8_KIT.sv(279): ERROR: module 'TrionT8_KIT' is ignored due to previous errors (VERI-1072)
