<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Unblinding the OS to Optimize User-Perceived Flash SSD Latency</p>
    <p>Woong Shin*, JaehyunPark**, Heon Y. Yeom* *Seoul National University **Arizona State University</p>
    <p>USENIX HotStorage2016 Jun. 21, 2016</p>
  </div>
  <div class="page">
    <p>OS I/O Path Optimizations: Reducing S/W Overheads</p>
    <p>Simplified I/O Path</p>
    <p>Application</p>
    <p>Storage Device</p>
    <p>Issue Side user thread context</p>
    <p>Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Overhead from 13 us down to</p>
    <p>Under 20us Technology</p>
    <p>Memory technology with ultra low (nanoseconds), predictable latencies.</p>
    <p>Block CPU (poll) while waiting for the I/O to complete</p>
  </div>
  <div class="page">
    <p>Cannot use polling: Wastes CPU cycles Harms system parallelism</p>
    <p>Issue Side user thread context</p>
    <p>Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>CPU</p>
    <p>(i.e., read: 20us ~ 150us) Higher latency &amp; High Variability</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>CPUCPU</p>
    <p>To Block the CPU (sync) or to Yield the CPU (async)</p>
    <p>H/W context switch := 4 us ~ 5 us OS involved switch := 7 us ~ 8 us</p>
    <p>Impact of Modern SSDs More contexts on a CPU core Larger scheduling delays</p>
  </div>
  <div class="page">
    <p>Impact of Modern SSDs</p>
    <p>?!? Latency: 1 sec / 700 kIOPS = 1.42 s</p>
  </div>
  <div class="page">
    <p>Impact of Modern SSDs</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>Large DRAM</p>
    <p>Powerful Controllers</p>
  </div>
  <div class="page">
    <p>Impact of Modern SSDs</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>Large DRAM</p>
    <p>Powerful Controllers</p>
    <p>High count of I/O contexts (threads, state machines) required for high IOPS</p>
  </div>
  <div class="page">
    <p>Higher Context Multiplexing Cost Scheduling Delays</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>Large DRAM</p>
    <p>Powerful Controllers</p>
    <p>NAND die count &gt;&gt;&gt; CPU core count i.e., Four PCI-e 3.0 4lane slots in a chassis, more SSDs</p>
    <p>Redundancy, more capacity ...</p>
    <p>CPU CPU</p>
    <p>CPU Core</p>
    <p>Worker thread With multiple I/O contexts (Async. I/O)</p>
    <p>Scheduler</p>
    <p>CPU Core</p>
    <p>Time sharing a CPU core (Sync. I/O)</p>
    <p>Context To</p>
    <p>ContextContext To</p>
    <p>Context</p>
  </div>
  <div class="page">
    <p>Issue Side user thread context</p>
    <p>Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>The OS is Blind: Conservative Strategies</p>
    <p>SSD ControllerDRAM</p>
  </div>
  <div class="page">
    <p>Issue Side user thread context</p>
    <p>Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>The OS is Blind: Conservative Strategies</p>
    <p>DRAM R W</p>
    <p>R W E</p>
    <p>R R</p>
    <p>Physical Destination within the SSD</p>
    <p>R</p>
    <p>R</p>
    <p>R R E</p>
    <p>W</p>
    <p>NAND dies</p>
    <p>E xt er na lly</p>
    <p>E xp er ie nc ed</p>
    <p>La te nc y</p>
    <p>SSD Controller</p>
  </div>
  <div class="page">
    <p>This Work: Unblindingthe OS Issue Side</p>
    <p>user thread context Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>H/W context switch := 4 us ~ 5 us OS involved switch := 7 us ~ 8 us More contexts on a CPU core (higher)</p>
    <p>Predictable SSD Latency</p>
  </div>
  <div class="page">
    <p>This Work: Unblindingthe OS Issue Side</p>
    <p>user thread context Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>I/O destination</p>
    <p>La te nc y</p>
    <p>OS SSD</p>
    <p>Predictable SSD Latency</p>
    <p>Hard IRQ Deferred Processing</p>
  </div>
  <div class="page">
    <p>This Work: Unblindingthe OS Issue Side</p>
    <p>user thread context Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Predictable SSD Latency</p>
    <p>La te nc y</p>
    <p>I/O destination x I/O type</p>
    <p>DRAM NAND SmallR/W Small READ</p>
    <p>NAND Else</p>
    <p>Predictable Predictable Unpredictable A B C</p>
    <p>DRAM NAND NAND SmallR/W Small READ Else</p>
    <p>La te nc y</p>
    <p>I/O destination x I/O type</p>
    <p>Predictable Predictable Unpredictable A B C</p>
    <p>Better Interaction</p>
    <p>Extended InterfaceOS SSD</p>
    <p>Internal KnowledgeExposed Knowledge A simplified model</p>
    <p>Hard IRQ Deferred Processing</p>
  </div>
  <div class="page">
    <p>This Work: Unblindingthe OS Issue Side</p>
    <p>user thread context Completion Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Predictable SSD Latency</p>
    <p>La te nc y</p>
    <p>I/O destination x I/O type</p>
    <p>DRAM NAND SmallR/W Small READ</p>
    <p>NAND Else</p>
    <p>Predictable Predictable Unpredictable A B C</p>
    <p>SmallR/W Small READ Else</p>
    <p>La te nc y</p>
    <p>I/O destination x I/O type</p>
    <p>Predictable Predictable Unpredictable A B C</p>
    <p>Better Interaction</p>
    <p>Extended InterfaceOS SSD</p>
    <p>Internal KnowledgeExposed Knowledge A simplified model</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>Exploiting SSD Internal Information Towards a Predictable SSD New Optimization Opportunities</p>
  </div>
  <div class="page">
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>DRAM SSD Controller</p>
    <p>Exploiting SSD Internal Information</p>
    <p>OS SSD</p>
    <p>The Unpredictable SSD</p>
  </div>
  <div class="page">
    <p>Exploiting SSD Internal Information Decomposition &amp; Classification</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>DRAM SSD Controller</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R Small W Large R Large W</p>
    <p>Cache hit Buffer hit N/A N/A</p>
    <p>Interleaved writes</p>
    <p>Cache miss Buffer miss Interleaved reads</p>
    <p>Predictable Predictable</p>
    <p>Predictable Unpredictable No benefit No benefit</p>
  </div>
  <div class="page">
    <p>Exploiting SSD Internal Information Decomposition &amp; Classification</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>DRAM SSD Controller</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R</p>
    <p>Cache hit</p>
    <p>Cache miss</p>
    <p>Predictable</p>
    <p>Predictable</p>
    <p>Small W</p>
    <p>Buffer hit</p>
    <p>Buffer miss Predictable</p>
    <p>Unpredictable</p>
  </div>
  <div class="page">
    <p>Exploiting SSD Internal Information Decomposition &amp; Classification</p>
    <p>Multi-channel Multi-way High die count NAND array</p>
    <p>DRAM SSD Controller</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R</p>
    <p>Cache hit</p>
    <p>Cache miss</p>
    <p>Predictable</p>
    <p>Predictable</p>
    <p>Small W</p>
    <p>Buffer hit</p>
    <p>Buffer miss Predictable</p>
    <p>Unpredictable</p>
  </div>
  <div class="page">
    <p>Mitigating the Impact of Scheduling Delays</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R</p>
    <p>Cache hit</p>
    <p>Cache miss</p>
    <p>Predictable</p>
    <p>Predictable</p>
    <p>Small W</p>
    <p>Buffer hit</p>
    <p>Buffer miss Predictable</p>
    <p>Unpredictable</p>
    <p>Issue Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Predictable NAND Read</p>
    <p>Completion Side user thread context</p>
    <p>Hard IRQ Deferred Processing</p>
  </div>
  <div class="page">
    <p>Mitigating the Impact of Scheduling Delays</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R</p>
    <p>Cache hit</p>
    <p>Cache miss</p>
    <p>Predictable</p>
    <p>Predictable</p>
    <p>Small W</p>
    <p>Buffer hit</p>
    <p>Buffer miss Predictable</p>
    <p>Unpredictable</p>
    <p>Issue Side user thread context</p>
    <p>O S I/ O P at h</p>
    <p>Predictable NAND Read</p>
    <p>Completion Side user thread context</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>Issue Side user thread context</p>
    <p>Completion Side user thread context</p>
    <p>Predictable Buffer Hits</p>
  </div>
  <div class="page">
    <p>Accurate Latency Prediction: Remaining I/O Time</p>
    <p>Remaining I/O time</p>
    <p>Total SSD I/O time</p>
    <p>I/O processing &amp; Queuing delays</p>
    <p>Flash I/O + ECC + DMA transfer</p>
    <p>O S I/ O P at h</p>
    <p>Issue Side user thread context</p>
    <p>Only for NAND reads</p>
    <p>Classification Small Read</p>
    <p>Latency Predictor</p>
  </div>
  <div class="page">
    <p>Precompletions: Overlapping I/O &amp; Scheduling Delay</p>
    <p>Precompletion window</p>
    <p>Total SSD I/O time</p>
    <p>Precompletion IRQ</p>
    <p>Actual Completion (Flag update: No IRQ)</p>
    <p>O S I/ O P at h</p>
    <p>Completion Side user thread context</p>
    <p>Hard IRQ Deferred Processing</p>
    <p>Issue Side user thread context</p>
    <p>Classification Small Read</p>
    <p>Busy wait for flag (waiting on L1)</p>
    <p>Remaining I/O time</p>
    <p>Precompletion Wait period</p>
    <p>I/O processing &amp; Queuing delays</p>
    <p>Flash I/O + ECC + DMA transfer Only for NAND reads</p>
    <p>Latency Predictor</p>
  </div>
  <div class="page">
    <p>OS &amp; SSD Interaction: Simple Behavioral Models</p>
    <p>DRAM</p>
    <p>NAND</p>
    <p>OS SSD</p>
    <p>D es tin at io n</p>
    <p>D ec om po si tio n</p>
    <p>I/O request Classification</p>
    <p>Small R</p>
    <p>Cache hit</p>
    <p>Cache miss</p>
    <p>Predictable</p>
    <p>Predictable</p>
    <p>Small W</p>
    <p>Buffer hit</p>
    <p>Buffer miss Predictable</p>
    <p>Unpredictable</p>
  </div>
  <div class="page">
    <p>Blocks to consume</p>
    <p>In-band Communication Channel Piggybacked Information</p>
    <p>O S I/ O P at h</p>
    <p>I/O Classifier</p>
    <p>Buffer Monitor</p>
    <p>Previous I/O completion I/O request</p>
    <p>Buffer Monitor</p>
    <p>Current Blocks</p>
    <p>!</p>
  </div>
  <div class="page">
    <p>Host system</p>
    <p>Custom Block Driver</p>
    <p>Application</p>
    <p>FIO</p>
    <p>OS: Linux 3.5.40</p>
    <p>Implementation&amp; Evaluation</p>
    <p>Zync-7000 FPGA + ARM Cortex A9 Dual core</p>
    <p>(4ch, 4way each)</p>
    <p>External PCI-e Gen 2 four lane connection (Operating in Gen2 one lane) PCI-e external</p>
    <p>adaptor</p>
    <p>DDR3 DRAM 512MB x 2</p>
    <p>http://www.openssd- project.org/wiki/The_OpenSSD_Project</p>
    <p>FTL</p>
    <p>NAND Controller</p>
    <p>MSI IRQ</p>
    <p>NVM-e like I/F</p>
  </div>
  <div class="page">
    <p>Host system</p>
    <p>Custom Block Driver</p>
    <p>Application</p>
    <p>FIO</p>
    <p>OS: Linux 3.5.40</p>
    <p>Implementation&amp; Evaluation</p>
    <p>Zync-7000 FPGA + ARM Cortex A9 Dual core</p>
    <p>(4ch, 4way each)</p>
    <p>External PCI-e Gen 2 four lane connection (Operating in Gen2 one lane) PCI-e external</p>
    <p>adaptor</p>
    <p>DDR3 DRAM 512MB x 2</p>
    <p>http://www.openssd- project.org/wiki/The_OpenSSD_Project</p>
    <p>FTL</p>
    <p>NAND Controller</p>
    <p>MSI IRQ</p>
    <p>NVM-e like I/F</p>
    <p>Limitation  Single I/O Depth  Unoptimized FPGA NAND Controller (Higher Latencies)</p>
    <p>Fixed latency  Slow DMA transfers (low freq. bus)  PCI-e Gen2 one lane</p>
    <p>Latency Prediction</p>
    <p>Impact of precompletion</p>
  </div>
  <div class="page">
    <p>Predicting SSD Latency (Small NAND Read)</p>
    <p>Flash: NAND I/O + ECC Prediction: three value moving average</p>
    <p>DMA: device to host transfer (4kB) Low variance Low Error</p>
    <p>Predictable</p>
  </div>
  <div class="page">
    <p>The Impact of Precompletion fio I/O thread vs background threads</p>
    <p>Non-NAND Avg. latency: Measured AVG latency  352us (NAND latency)</p>
  </div>
  <div class="page">
    <p>The Impact of Precompletion fio I/O thread vs background threads</p>
    <p>Non-NAND Avg. latency: Measured AVG latency  352us (NAND latency)</p>
    <p>I/O vs CPU requires Priority boost for</p>
    <p>Polling (priority degradataion)</p>
    <p>Polling damages system parallelism</p>
  </div>
  <div class="page">
    <p>The Impact of Precompletion fio I/O thread vs background threads</p>
    <p>Non-NAND Avg. latency: Measured AVG latency  352us (NAND latency)</p>
    <p>Overshoot harms parallelism (busy wait)</p>
    <p>Precompletionrequires an adequate precompletion</p>
    <p>window</p>
    <p>Undershoot will expose scheduling delays</p>
  </div>
  <div class="page">
    <p>The Impact of Precompletion fio I/O thread vs background threads</p>
    <p>Non-NAND Avg. latency: Measured AVG latency  352us (NAND latency)</p>
    <p>Approx. 20% degradation of</p>
    <p>system parallelism IRQ vs</p>
    <p>Precompletion vsCPU: 7.16 us gain vsIO: 7.52 us gain With no degradation in system parallelism</p>
  </div>
  <div class="page">
    <p>Summary  Unblinding the OS - Cross layer optimization</p>
    <p>Achieved a partially predictable SSD decomposition / classification  Exploit SSD internal information - Remaining I/O time  Protecting SSD proprietary internals  Abstracted behavioral models</p>
    <p>Mitigating scheduling delays  Exploiting predictability of certain I/O requests  Pre-completion - Projection (1 I/O depth vs other threads)</p>
    <p>IRQ Polling This work</p>
    <p>Latency Bad Good Good</p>
    <p>Parallelism Good Bad Good</p>
  </div>
  <div class="page">
    <p>Future Work  Future Implementation &amp; Evaluation</p>
    <p>Full blown SSD  Projection (1 I/O depth  this work)</p>
    <p>Simulation (varying tech latency &amp; etc)  Real implementation</p>
    <p>Cross layer optimization  More models  More use cases  More backend technologies rather than flash</p>
  </div>
  <div class="page"/>
</Presentation>
