
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.47
 Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:10: parameter 'FifoDepth' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:565: parameter 'I2C_INTR_STATE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:566: parameter 'I2C_INTR_ENABLE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:567: parameter 'I2C_INTR_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:568: parameter 'I2C_ALERT_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:569: parameter 'I2C_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:570: parameter 'I2C_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:571: parameter 'I2C_RDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:572: parameter 'I2C_FDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:573: parameter 'I2C_FIFO_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:574: parameter 'I2C_FIFO_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:575: parameter 'I2C_OVRD_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:576: parameter 'I2C_VAL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:577: parameter 'I2C_TIMING0_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:578: parameter 'I2C_TIMING1_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:579: parameter 'I2C_TIMING2_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:580: parameter 'I2C_TIMING3_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:581: parameter 'I2C_TIMING4_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:582: parameter 'I2C_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:583: parameter 'I2C_TARGET_ID_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:584: parameter 'I2C_ACQDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:585: parameter 'I2C_TXDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:586: parameter 'I2C_STRETCH_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:587: parameter 'I2C_HOST_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:590: parameter 'I2C_INTR_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:591: parameter 'I2C_INTR_TEST_FMT_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:592: parameter 'I2C_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:593: parameter 'I2C_INTR_TEST_FMT_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:594: parameter 'I2C_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:595: parameter 'I2C_INTR_TEST_NAK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:596: parameter 'I2C_INTR_TEST_SCL_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:597: parameter 'I2C_INTR_TEST_SDA_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:598: parameter 'I2C_INTR_TEST_STRETCH_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:599: parameter 'I2C_INTR_TEST_SDA_UNSTABLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:600: parameter 'I2C_INTR_TEST_TRANS_COMPLETE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:601: parameter 'I2C_INTR_TEST_TX_EMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:602: parameter 'I2C_INTR_TEST_TX_NONEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:603: parameter 'I2C_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:604: parameter 'I2C_INTR_TEST_ACQ_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:605: parameter 'I2C_INTR_TEST_ACK_STOP_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:606: parameter 'I2C_INTR_TEST_HOST_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:607: parameter 'I2C_ALERT_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:608: parameter 'I2C_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:609: parameter 'I2C_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:610: parameter 'I2C_STATUS_FMTEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:611: parameter 'I2C_STATUS_HOSTIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:612: parameter 'I2C_STATUS_TARGETIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:613: parameter 'I2C_STATUS_RXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:614: parameter 'I2C_STATUS_TXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:615: parameter 'I2C_STATUS_ACQEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:616: parameter 'I2C_RDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:617: parameter 'I2C_FIFO_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:618: parameter 'I2C_VAL_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:619: parameter 'I2C_ACQDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:649: parameter 'I2C_PERMIT' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fix.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:31: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_assert_dummy_macros.svh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top i2c_fix -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.57

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top i2c_fix

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] i2c_fix.sv:7: compiling module 'i2c_fix'
VERIFIC-INFO [VERI-1018] i2c_reg_top.sv:8: compiling module 'i2c_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=7)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] i2c_core.sv:7: compiling module 'i2c_core'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] i2c_fsm.sv:7: compiling module 'i2c_fsm'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module i2c_fix.
Importing module i2c_core.
Importing module i2c_fsm.
Importing module i2c_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Importing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=7).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=7).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module i2c_reg_top.
<suppressed ~2 debug messages>
Optimizing module i2c_fsm.
<suppressed ~34 debug messages>
Optimizing module i2c_core.
<suppressed ~5 debug messages>
Optimizing module i2c_fix.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=7).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Deleting now unused module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
Deleting now unused module i2c_reg_top.
Deleting now unused module i2c_fsm.
Deleting now unused module i2c_core.
<suppressed ~157 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~50 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 378 unused cells and 6554 unused wires.
<suppressed ~1749 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module i2c_fix...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_68$prim_fifo_sync.sv:141$6427.
Removed 1 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2527$2947 $flatten\u_reg.$verific$n2536$2956 $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2548$2968 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2554$2974 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2560$2980 $flatten\u_reg.$verific$n2563$2983 $flatten\u_reg.$verific$n2566$2986 $flatten\u_reg.$verific$n2569$2989 $flatten\u_reg.$verific$n2572$2992 $flatten\u_reg.$verific$n2575$2995 $flatten\u_reg.$verific$n2578$2998 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2590$3010 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$5976 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$5977 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$5978 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$5979 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_reg$i2c_fsm.sv:181$2536 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stop_det_reg$i2c_fsm.sv:273$2580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$start_det_reg$i2c_fsm.sv:261$2575 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$sda_i_q_reg$i2c_fsm.sv:236$2564 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_i_q_reg$i2c_fsm.sv:236$2563 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_high_cnt_reg$i2c_fsm.sv:301$2598 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_nonempty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_trans_complete.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_stretch_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_unstable.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_scl_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_nak.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_host_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_acq_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$sda_rx_val_reg$i2c_core.sv:205$1381 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$scl_rx_val_reg$i2c_core.sv:205$1380 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$rx_watermark_q_reg$i2c_core.sv:242$1414 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$6068 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$fmt_watermark_q_reg$i2c_core.sv:242$1413 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 8 unused cells and 59 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_tx.q).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_acq.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($adff) from module i2c_fix (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($adff) from module i2c_fix (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($adff) from module i2c_fix (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n182$6733, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n75$6713, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n248$6715, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_nonempty.d, Q = \u_reg.u_intr_state_tx_nonempty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_empty.d, Q = \u_reg.u_intr_state_tx_empty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.trans_complete.d, Q = \u_reg.u_intr_state_trans_complete.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.stretch_timeout.d, Q = \u_reg.u_intr_state_stretch_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_unstable.d, Q = \u_reg.u_intr_state_sda_unstable.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_interference.d, Q = \u_reg.u_intr_state_sda_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.scl_interference.d, Q = \u_reg.u_intr_state_scl_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.nak.d, Q = \u_reg.u_intr_state_nak.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.host_timeout.d, Q = \u_reg.u_intr_state_host_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_watermark.d, Q = \u_reg.u_intr_state_fmt_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_overflow.d, Q = \u_reg.u_intr_state_fmt_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.acq_overflow.d, Q = \u_reg.u_intr_state_acq_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.ack_stop.d, Q = \u_reg.u_intr_state_ack_stop.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($adff) from module i2c_fix (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n141$6098, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n219$6104, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n141$6189, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n219$6195, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($adff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.tcount_d, Q = \i2c_core.u_i2c_fsm.tcount_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_tx_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_acq_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n933$2387, Q = \i2c_core.u_i2c_fsm.read_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1081$2268, Q = \i2c_core.u_i2c_fsm.no_stop).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1445$2414, Q = \i2c_core.u_i2c_fsm.input_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1088$2270, Q = \i2c_core.u_i2c_fsm.host_ack).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1044$2395, Q = \i2c_core.u_i2c_fsm.byte_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n886$2383, Q = \i2c_core.u_i2c_fsm.bit_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1159$2403, Q = \i2c_core.u_i2c_fsm.bit_idx).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n141$6364, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n219$6370, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n141$6275, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n219$6281, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7758 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7758 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7757 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7756 ($adffe) from module i2c_fix.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 42 unused cells and 40 unused wires.
<suppressed ~45 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~17 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6743 ($eq).
Removed top 31 bits (of 32) from port A of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 28 bits (of 32) from port Y of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_49$i2c_reg_top.sv:2668$5571 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_47$i2c_reg_top.sv:2667$5570 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_45$i2c_reg_top.sv:2666$5569 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_43$i2c_reg_top.sv:2665$5568 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_41$i2c_reg_top.sv:2664$5567 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_39$i2c_reg_top.sv:2663$5566 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_37$i2c_reg_top.sv:2662$5565 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_35$i2c_reg_top.sv:2661$5564 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_33$i2c_reg_top.sv:2660$5563 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_31$i2c_reg_top.sv:2659$5562 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_29$i2c_reg_top.sv:2658$5561 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_27$i2c_reg_top.sv:2657$5560 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_25$i2c_reg_top.sv:2656$5559 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_23$i2c_reg_top.sv:2655$5558 ($eq).
Removed top 4 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_21$i2c_reg_top.sv:2654$5557 ($eq).
Removed top 1 bits (of 17) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
Removed top 30 bits (of 31) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
Removed top 3 bits (of 4) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
Removed top 31 bits (of 32) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_383$i2c_fsm.sv:506$2635 ($eq).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_388$i2c_fsm.sv:521$2639 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_438$i2c_fsm.sv:635$2650 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
Removed top 2 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le).
Removed top 2 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433 ($le).
Removed top 3 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431 ($le).
Removed top 4 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429 ($le).
Removed top 6 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419 ($le).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417 ($le).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le).
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1772$2425.
Removed top 4 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1915$2435.
Removed top 2 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1984$2441.
Removed top 3 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2146$2456.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2204$2462.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2216$2463.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2347$2478.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2393$2483.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2471$2492.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2507$2495.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1464$3016.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1480$3017.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 2 unused cells and 16 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c_fix:
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116 ($sub).
  merging $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 into $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118.
  merging $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 into $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 into $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511.
  merging $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 into $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384.
  merging $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 into $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310.
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514: $auto$alumacc.cc:365:replace_macc$7874
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517: $auto$alumacc.cc:365:replace_macc$7875
  creating $macc cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384: $auto$alumacc.cc:365:replace_macc$7876
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511: $auto$alumacc.cc:365:replace_macc$7877
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508: $auto$alumacc.cc:365:replace_macc$7878
  creating $macc cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208: $auto$alumacc.cc:365:replace_macc$7879
  creating $macc cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118: $auto$alumacc.cc:365:replace_macc$7880
  creating $macc cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294: $auto$alumacc.cc:365:replace_macc$7881
  creating $alu model for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419 ($le): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq): merged with $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415.
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758: $auto$alumacc.cc:485:replace_alu$7893
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629: $auto$alumacc.cc:485:replace_alu$7898
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419: $auto$alumacc.cc:485:replace_alu$7903
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417: $auto$alumacc.cc:485:replace_alu$7916
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415, $flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696: $auto$alumacc.cc:485:replace_alu$7929
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435: $auto$alumacc.cc:485:replace_alu$7942
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433: $auto$alumacc.cc:485:replace_alu$7951
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431: $auto$alumacc.cc:485:replace_alu$7960
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429: $auto$alumacc.cc:485:replace_alu$7969
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427: $auto$alumacc.cc:485:replace_alu$7978
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421: $auto$alumacc.cc:485:replace_alu$7987
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310: $auto$alumacc.cc:485:replace_alu$8000
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318: $auto$alumacc.cc:485:replace_alu$8003
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116: $auto$alumacc.cc:485:replace_alu$8006
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292: $auto$alumacc.cc:485:replace_alu$8009
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400: $auto$alumacc.cc:485:replace_alu$8012
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408: $auto$alumacc.cc:485:replace_alu$8015
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232: $auto$alumacc.cc:485:replace_alu$8018
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382: $auto$alumacc.cc:485:replace_alu$8021
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134: $auto$alumacc.cc:485:replace_alu$8024
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515: $auto$alumacc.cc:485:replace_alu$8027
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533: $auto$alumacc.cc:485:replace_alu$8030
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505: $auto$alumacc.cc:485:replace_alu$8033
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587: $auto$alumacc.cc:485:replace_alu$8036
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595: $auto$alumacc.cc:485:replace_alu$8039
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504: $auto$alumacc.cc:485:replace_alu$8042
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509: $auto$alumacc.cc:485:replace_alu$8045
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142: $auto$alumacc.cc:485:replace_alu$8048
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512: $auto$alumacc.cc:485:replace_alu$8051
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521: $auto$alumacc.cc:485:replace_alu$8054
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538: $auto$alumacc.cc:485:replace_alu$8057
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555: $auto$alumacc.cc:485:replace_alu$8060
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506: $auto$alumacc.cc:485:replace_alu$8063
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206: $auto$alumacc.cc:485:replace_alu$8066
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224: $auto$alumacc.cc:485:replace_alu$8069
  created 35 $alu and 8 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 8 unused cells and 23 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== i2c_fix ===

   Number of wires:               3209
   Number of wire bits:          11508
   Number of public wires:        2598
   Number of public wire bits:    8684
   Number of memories:               3
   Number of memory bits:         1984
   Number of processes:              0
   Number of cells:                811
     $adff                          51
     $adffe                         39
     $alu                           35
     $and                          128
     $bmux                          50
     $eq                            46
     $logic_not                      6
     $macc                           8
     $memrd                          3
     $memwr                          3
     $mux                          149
     $ne                             2
     $not                           95
     $or                           103
     $reduce_and                    14
     $reduce_bool                   17
     $reduce_or                     22
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing i2c_fix.i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$8081'[0] in module `\i2c_fix': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$8078'[0] in module `\i2c_fix': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$8075'[0] in module `\i2c_fix': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$8072'[0] in module `\i2c_fix': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$8081'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$8078'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$8075'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$8072'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== i2c_fix ===

   Number of wires:               3209
   Number of wire bits:          11508
   Number of public wires:        2598
   Number of public wire bits:    8684
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                808
     $adff                          51
     $adffe                         39
     $alu                           35
     $and                          128
     $bmux                          46
     $eq                            46
     $logic_not                      6
     $macc                           8
     $mem_v2                         7
     $mux                          149
     $ne                             2
     $not                           95
     $or                           103
     $reduce_and                    14
     $reduce_bool                   17
     $reduce_or                     22
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> stat

3.24. Printing statistics.

=== i2c_fix ===

   Number of wires:               3209
   Number of wire bits:          11508
   Number of public wires:        2598
   Number of public wire bits:    8684
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                808
     $adff                          51
     $adffe                         39
     $alu                           35
     $and                          128
     $bmux                          46
     $eq                            46
     $logic_not                      6
     $macc                           8
     $mem_v2                         7
     $mux                          149
     $ne                             2
     $not                           95
     $or                           103
     $reduce_and                    14
     $reduce_bool                   17
     $reduce_or                     22
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  add \reg2hw_i.timing0.tlow.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$12f939b61a2dcd484d76a40e620bc076ddd034fe\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
  add { $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 } (20 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.tsu_dat.q (16 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  sub \reg2hw_i.timing2.tsu_sta.q (16 bits, unsigned)
  add \reg2hw_i.timing4.t_buf.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$7af1f06bbc40fd1ded04244783bd06e99b8f67a0\_80_rs_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$64dc82952ef3b857df44776bc67e51f1f48e7b0a\_80_rs_alu for cells of type $alu.
Using template $paramod$84df4f461b7780303c64ee192b9537dfdd7d8349\_80_rs_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$4bdb94ac02745db6fc41e2e497d9b9793cd51dc6\_90_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_90_alu for cells of type $alu.
  add \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr [5:0] (6 bits, unsigned)
  sub \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr [5:0] (6 bits, unsigned)
  add 7'1000000 (7 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  add \reg2hw_i.timing0.thigh.q (16 bits, unsigned)
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010010 for cells of type $fa.
Using template $paramod$ab9f392bf4eec94510db0c153202b74c14e544c4\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010100 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod$6dcbcb7e69b7afb1cc5abe381d368a271eec3889\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
No more expansions possible.
<suppressed ~4861 debug messages>

yosys> stat

3.26. Printing statistics.

=== i2c_fix ===

   Number of wires:               5699
   Number of wire bits:          64161
   Number of public wires:        2598
   Number of public wire bits:    8684
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10699
     $_AND_                       1194
     $_DFFE_PN0P_                  149
     $_DFFE_PN1P_                   23
     $_DFF_PN0_                    137
     $_DFF_PN1_                     14
     $_MUX_                       5352
     $_NOT_                        781
     $_OR_                         963
     $_XOR_                       1858
     $mem_v2                         7
     adder_carry                   221


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~5041 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~2970 debug messages>
Removed a total of 990 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$10105 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$10103 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$10104 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 191 unused cells and 2045 unused wires.
<suppressed ~192 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~54 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$15227 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [5], Q = \i2c_core.u_i2c_fsm.state_q [5]).
Adding EN signal on $auto$ff.cc:262:slice$15226 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [4], Q = \i2c_core.u_i2c_fsm.state_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$15225 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [3], Q = \i2c_core.u_i2c_fsm.state_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$15224 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [2], Q = \i2c_core.u_i2c_fsm.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$15223 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [1], Q = \i2c_core.u_i2c_fsm.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$15222 ($_DFF_PN0_) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d [0], Q = \i2c_core.u_i2c_fsm.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$10092 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$10091 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$10038 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$10037 ($_DFF_PN0_) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 143 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~692 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~2625 debug messages>
Removed a total of 875 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 642 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~672 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$8072 in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$8075 in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$8078 in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$8081 in module \i2c_fix:
  created 32 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~54 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~199 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15234 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19692
        $auto$simplemap.cc:86:simplemap_bitop$18202

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15235 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19693
        $auto$simplemap.cc:86:simplemap_bitop$18203

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15236 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19694
        $auto$simplemap.cc:86:simplemap_bitop$18204

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15237 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19695
        $auto$simplemap.cc:86:simplemap_bitop$18205

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15238 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19696
        $auto$simplemap.cc:86:simplemap_bitop$18206

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15405 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19645
        $auto$simplemap.cc:86:simplemap_bitop$18159

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15406 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19646
        $auto$simplemap.cc:86:simplemap_bitop$18160

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15407 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19647
        $auto$simplemap.cc:86:simplemap_bitop$18161

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15408 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19648
        $auto$simplemap.cc:86:simplemap_bitop$18162

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15409 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19649
        $auto$simplemap.cc:86:simplemap_bitop$18163

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15573 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19803
        $auto$simplemap.cc:86:simplemap_bitop$17936

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15574 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19804
        $auto$simplemap.cc:86:simplemap_bitop$17937

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15575 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19805
        $auto$simplemap.cc:86:simplemap_bitop$17938

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15576 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19806
        $auto$simplemap.cc:86:simplemap_bitop$17939

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15577 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$19807
        $auto$simplemap.cc:86:simplemap_bitop$17940

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15762 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$18905
        $auto$simplemap.cc:86:simplemap_bitop$18391

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15763 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$18906
        $auto$simplemap.cc:86:simplemap_bitop$18392

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15764 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$18907
        $auto$simplemap.cc:86:simplemap_bitop$18393

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15765 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$18908
        $auto$simplemap.cc:86:simplemap_bitop$18394

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$15766 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$18909
        $auto$simplemap.cc:86:simplemap_bitop$18395

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10076 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$10060
        $auto$simplemap.cc:278:simplemap_mux$10056

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$10081 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$10061
        $auto$simplemap.cc:278:simplemap_mux$10057


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[0]$23821 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[1]$23823 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[2]$23825 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[3]$23827 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[4]$23829 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[5]$23831 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[6]$23833 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[7]$23835 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[8]$23837 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[9]$23839 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[10]$23841 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[11]$23843 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[12]$23845 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[13]$23847 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[14]$23849 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[15]$23851 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[16]$23853 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[17]$23855 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[18]$23857 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[19]$23859 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[20]$23861 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[21]$23863 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[22]$23865 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[23]$23867 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[24]$23869 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[25]$23871 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[26]$23873 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[27]$23875 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[28]$23877 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[29]$23879 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[30]$23881 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[31]$23883 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[32]$23885 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[33]$23887 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[34]$23889 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[35]$23891 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[36]$23893 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[37]$23895 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[38]$23897 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[39]$23899 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[40]$23901 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[41]$23903 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[42]$23905 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[43]$23907 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[44]$23909 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[45]$23911 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[46]$23913 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[47]$23915 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[48]$23917 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[49]$23919 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[50]$23921 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[51]$23923 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[52]$23925 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[53]$23927 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[54]$23929 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[55]$23931 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[56]$23933 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[57]$23935 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[58]$23937 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[59]$23939 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[60]$23941 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[61]$23943 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[62]$23945 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8072[63]$23947 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[0]$24138 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[1]$24140 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[2]$24142 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[3]$24144 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[4]$24146 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[5]$24148 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[6]$24150 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[7]$24152 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[8]$24154 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[9]$24156 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[10]$24158 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[11]$24160 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[12]$24162 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[13]$24164 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[14]$24166 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[15]$24168 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[16]$24170 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[17]$24172 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[18]$24174 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[19]$24176 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[20]$24178 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[21]$24180 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[22]$24182 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[23]$24184 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[24]$24186 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[25]$24188 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[26]$24190 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[27]$24192 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[28]$24194 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[29]$24196 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[30]$24198 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[31]$24200 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[32]$24202 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[33]$24204 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[34]$24206 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[35]$24208 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[36]$24210 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[37]$24212 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[38]$24214 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[39]$24216 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[40]$24218 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[41]$24220 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[42]$24222 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[43]$24224 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[44]$24226 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[45]$24228 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[46]$24230 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[47]$24232 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[48]$24234 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[49]$24236 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[50]$24238 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[51]$24240 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[52]$24242 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[53]$24244 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[54]$24246 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[55]$24248 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[56]$24250 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[57]$24252 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[58]$24254 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[59]$24256 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[60]$24258 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[61]$24260 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[62]$24262 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8075[63]$24264 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[0]$24455 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[1]$24457 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[2]$24459 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[3]$24461 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[4]$24463 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[5]$24465 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[6]$24467 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[7]$24469 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[8]$24471 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[9]$24473 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[10]$24475 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[11]$24477 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[12]$24479 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[13]$24481 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[14]$24483 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[15]$24485 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[16]$24487 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[17]$24489 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[18]$24491 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[19]$24493 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[20]$24495 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[21]$24497 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[22]$24499 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[23]$24501 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[24]$24503 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[25]$24505 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[26]$24507 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[27]$24509 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[28]$24511 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[29]$24513 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[30]$24515 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[31]$24517 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[32]$24519 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[33]$24521 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[34]$24523 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[35]$24525 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[36]$24527 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[37]$24529 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[38]$24531 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[39]$24533 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[40]$24535 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[41]$24537 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[42]$24539 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[43]$24541 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[44]$24543 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[45]$24545 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[46]$24547 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[47]$24549 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[48]$24551 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[49]$24553 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[50]$24555 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[51]$24557 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[52]$24559 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[53]$24561 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[54]$24563 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[55]$24565 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[56]$24567 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[57]$24569 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[58]$24571 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[59]$24573 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[60]$24575 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[61]$24577 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[62]$24579 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8078[63]$24581 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[0]$24772 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[1]$24774 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[2]$24776 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[3]$24778 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[4]$24780 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[5]$24782 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[6]$24784 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[7]$24786 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[8]$24788 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[9]$24790 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[10]$24792 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[11]$24794 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[12]$24796 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[13]$24798 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[14]$24800 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[15]$24802 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[16]$24804 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[17]$24806 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[18]$24808 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[19]$24810 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[20]$24812 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[21]$24814 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[22]$24816 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[23]$24818 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[24]$24820 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[25]$24822 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[26]$24824 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[27]$24826 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[28]$24828 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[29]$24830 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[30]$24832 ($dff) from module i2c_fix (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$8081[31]$24834 ($dff) from module i2c_fix (removing D path).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 1078 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~215 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27255 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20360
        $auto$simplemap.cc:86:simplemap_bitop$19678

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27261 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20361
        $auto$simplemap.cc:86:simplemap_bitop$19677

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27270 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20268
        $auto$simplemap.cc:86:simplemap_bitop$19734

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27276 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20267
        $auto$simplemap.cc:86:simplemap_bitop$19732

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27285 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20248
        $auto$simplemap.cc:86:simplemap_bitop$18914

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27291 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20247
        $auto$simplemap.cc:86:simplemap_bitop$18913

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27300 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20244
        $auto$simplemap.cc:86:simplemap_bitop$19614

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27306 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20376
        $auto$simplemap.cc:86:simplemap_bitop$19612


yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9]$26493 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8]$26491 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7]$26489 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6]$26487 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63]$26601 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[63]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62]$26599 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[62]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61]$26597 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[61]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60]$26595 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[60]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5]$26485 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59]$26593 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[59]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58]$26591 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[58]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57]$26589 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[57]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56]$26587 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[56]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55]$26585 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[55]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54]$26583 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[54]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53]$26581 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[53]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52]$26579 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[52]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51]$26577 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[51]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50]$26575 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[50]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4]$26483 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49]$26573 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[49]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48]$26571 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[48]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47]$26569 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[47]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46]$26567 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[46]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45]$26565 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[45]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44]$26563 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[44]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43]$26561 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[43]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42]$26559 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[42]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41]$26557 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[41]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40]$26555 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[40]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3]$26481 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39]$26553 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[39]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38]$26551 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[38]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37]$26549 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[37]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36]$26547 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[36]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35]$26545 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[35]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34]$26543 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[34]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33]$26541 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[33]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32]$26539 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[32]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31]$26537 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[31]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30]$26535 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[30]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2]$26479 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29]$26533 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[29]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28]$26531 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[28]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27]$26529 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[27]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26]$26527 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[26]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25]$26525 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[25]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24]$26523 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[24]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23]$26521 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[23]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22]$26519 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[22]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21]$26517 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[21]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20]$26515 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[20]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1]$26477 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19]$26513 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[19]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18]$26511 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[18]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17]$26509 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[17]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16]$26507 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[16]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15]$26505 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14]$26503 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13]$26501 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12]$26499 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11]$26497 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10]$26495 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0]$26475 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.rx_fifo_wdata_o, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9]$25720 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8]$25718 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7]$25716 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6]$25714 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63]$25828 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[63]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62]$25826 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[62]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61]$25824 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[61]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60]$25822 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[60]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5]$25712 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59]$25820 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[59]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58]$25818 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[58]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57]$25816 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[57]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56]$25814 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[56]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55]$25812 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[55]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54]$25810 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[54]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53]$25808 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[53]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52]$25806 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[52]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51]$25804 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[51]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50]$25802 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[50]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4]$25710 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49]$25800 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[49]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48]$25798 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[48]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47]$25796 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[47]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46]$25794 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[46]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45]$25792 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[45]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44]$25790 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[44]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43]$25788 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[43]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42]$25786 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[42]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41]$25784 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[41]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40]$25782 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[40]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3]$25708 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39]$25780 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[39]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38]$25778 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[38]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37]$25776 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[37]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36]$25774 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[36]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35]$25772 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[35]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34]$25770 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[34]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33]$25768 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[33]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32]$25766 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[32]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31]$25764 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[31]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30]$25762 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[30]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2]$25706 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29]$25760 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[29]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28]$25758 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[28]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27]$25756 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[27]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26]$25754 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[26]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25]$25752 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[25]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24]$25750 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[24]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23]$25748 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[23]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22]$25746 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[22]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21]$25744 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[21]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20]$25742 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[20]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1]$25704 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19]$25740 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[19]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18]$25738 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[18]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17]$25736 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[17]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16]$25734 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[16]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15]$25732 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14]$25730 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13]$25728 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12]$25726 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11]$25724 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10]$25722 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0]$25702 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fmtfifo.wdata, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9]$24947 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8]$24945 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7]$24943 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6]$24941 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63]$25055 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[63]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62]$25053 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[62]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61]$25051 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[61]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60]$25049 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[60]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5]$24939 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59]$25047 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[59]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58]$25045 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[58]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57]$25043 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[57]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56]$25041 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[56]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55]$25039 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[55]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54]$25037 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[54]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53]$25035 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[53]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52]$25033 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[52]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51]$25031 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[51]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50]$25029 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[50]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4]$24937 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49]$25027 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[49]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48]$25025 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[48]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47]$25023 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[47]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46]$25021 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[46]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45]$25019 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[45]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44]$25017 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[44]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43]$25015 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[43]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42]$25013 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[42]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41]$25011 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[41]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40]$25009 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[40]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3]$24935 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39]$25007 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[39]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38]$25005 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[38]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37]$25003 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[37]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36]$25001 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[36]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35]$24999 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[35]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34]$24997 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[34]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33]$24995 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[33]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32]$24993 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[32]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31]$24991 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[31]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30]$24989 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[30]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2]$24933 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29]$24987 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[29]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28]$24985 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[28]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27]$24983 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[27]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26]$24981 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[26]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25]$24979 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[25]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24]$24977 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[24]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23]$24975 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[23]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22]$24973 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[22]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21]$24971 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[21]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20]$24969 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[20]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1]$24931 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19]$24967 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[19]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18]$24965 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[18]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17]$24963 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[17]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16]$24961 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[16]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15]$24959 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14]$24957 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13]$24955 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12]$24953 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11]$24951 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10]$24949 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0]$24929 ($dff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.acq_fifo_wdata_o, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 192 unused cells and 388 unused wires.
<suppressed ~193 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~18 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27315 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20369
        $auto$simplemap.cc:86:simplemap_bitop$19686

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27318 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20367
        $auto$simplemap.cc:86:simplemap_bitop$19684

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27321 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20277
        $auto$simplemap.cc:86:simplemap_bitop$19733

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27324 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20276
        $auto$simplemap.cc:86:simplemap_bitop$19735

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27327 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20257
        $auto$simplemap.cc:86:simplemap_bitop$18923

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27330 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20256
        $auto$simplemap.cc:86:simplemap_bitop$18922

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27333 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20392
        $auto$simplemap.cc:86:simplemap_bitop$19617

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$27336 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$20393
        $auto$simplemap.cc:86:simplemap_bitop$19619

    Found cells that share an operand and can be merged by moving the $mux $memory$auto$memory_bmux2rom.cc:63:execute$8075$rdmux[0][3][5]$24302 in front of them:
        $memory$auto$memory_bmux2rom.cc:63:execute$8075$rdmux[0][4][11]$24344
        $memory$auto$memory_bmux2rom.cc:63:execute$8075$rdmux[0][4][10]$24341


yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~9 debug messages>

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.30.34. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

yosys> opt_reduce -full

3.30.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.30.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.30.38. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.39. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr -full

3.30.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.30.42. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~965 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  76 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7784, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=\i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$27137, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$27143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$27153, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$27165, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$27177, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$27189, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$27195, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$27203, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$27209, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$25359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$27215, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26865, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$27227, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$27233, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$27239, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23143, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23063, arst=!\rst_ni, srst={ }
  350 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23008, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22294, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22006, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21615, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$20829, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$20846, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7832, arst=!\rst_ni, srst={ }
  459 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7829, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  304 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7790, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7787, arst=!\rst_ni, srst={ }
  533 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7835, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7801, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7817, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7814, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7826, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7811, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7820, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7804, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7823, arst=!\rst_ni, srst={ }
  885 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7784, asynchronously reset by !\rst_ni
Extracted 76 gates and 94 wires to a netlist network with 17 inputs and 20 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 12 inputs and 4 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 42 gates and 113 wires to a netlist network with 70 inputs and 32 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466
Extracted 53 gates and 98 wires to a netlist network with 44 inputs and 38 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 22 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183
Extracted 27 gates and 50 wires to a netlist network with 22 inputs and 18 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.175.1. Executing ABC.

3.33.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.176.1. Executing ABC.

3.33.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.177.1. Executing ABC.

3.33.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.178.1. Executing ABC.

3.33.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.179.1. Executing ABC.

3.33.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.180.1. Executing ABC.

3.33.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.181.1. Executing ABC.

3.33.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.182.1. Executing ABC.

3.33.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.183.1. Executing ABC.

3.33.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.184.1. Executing ABC.

3.33.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.185.1. Executing ABC.

3.33.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.186.1. Executing ABC.

3.33.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.187.1. Executing ABC.

3.33.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.188.1. Executing ABC.

3.33.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.189.1. Executing ABC.

3.33.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.190.1. Executing ABC.

3.33.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.191.1. Executing ABC.

3.33.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.192.1. Executing ABC.

3.33.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.193.1. Executing ABC.

3.33.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.194.1. Executing ABC.

3.33.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.195.1. Executing ABC.

3.33.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.196.1. Executing ABC.

3.33.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$27137
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.197.1. Executing ABC.

3.33.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$27143
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.198.1. Executing ABC.

3.33.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$27153
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.199.1. Executing ABC.

3.33.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$27165
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.200.1. Executing ABC.

3.33.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.201.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  80 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7811, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7823, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7804, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7820, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7826, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=$abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$32145$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$32174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$32182$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32189$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$32195$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$32240$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32247$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32253$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32259$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32271$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32277$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$32289$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$32295$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451, arst={ }, srst={ }
  31 cells in clk=\clk_i, en=$abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457, arst={ }, srst={ }
  46 cells in clk=\clk_i, en=$abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38635$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38662$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$27137, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$27143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38743$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$27153, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38770$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$27165, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$27177, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$27189, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$27195, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$27203, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$27209, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$25359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$27215, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26865, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$27227, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$27233, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$27239, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23143, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23063, arst=!\rst_ni, srst={ }
  340 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23008, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22294, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22006, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21615, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$20829, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$20846, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7832, arst=!\rst_ni, srst={ }
  452 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7829, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  304 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7790, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7787, arst=!\rst_ni, srst={ }
  536 cells in clk=\clk_i, en=$abc$32153$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7835, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7801, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7817, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7814, arst=!\rst_ni, srst={ }
  876 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$38797$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171, arst={ }, srst={ }

3.34.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7811, asynchronously reset by !\rst_ni
Extracted 80 gates and 115 wires to a netlist network with 33 inputs and 53 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7823, asynchronously reset by !\rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7804, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7820, asynchronously reset by !\rst_ni
Extracted 39 gates and 60 wires to a netlist network with 20 inputs and 11 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7826, asynchronously reset by !\rst_ni
Extracted 96 gates and 119 wires to a netlist network with 22 inputs and 39 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, asynchronously reset by !\rst_ni
Extracted 60 gates and 77 wires to a netlist network with 17 inputs and 20 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32145$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32182$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32189$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32195$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 44 gates and 114 wires to a netlist network with 70 inputs and 32 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32240$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32247$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32253$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32259$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32271$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32277$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32289$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32295$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466
Extracted 41 gates and 80 wires to a netlist network with 39 inputs and 15 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 12 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 20 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857
Extracted 27 gates and 49 wires to a netlist network with 22 inputs and 18 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 11 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442
Extracted 46 gates and 88 wires to a netlist network with 42 inputs and 33 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 15 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 15 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 14 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 14 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 15 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 12 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 15 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 14 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 15 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.175.1. Executing ABC.

3.34.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.176.1. Executing ABC.

3.34.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.177.1. Executing ABC.

3.34.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.178.1. Executing ABC.

3.34.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.179.1. Executing ABC.

3.34.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.180.1. Executing ABC.

3.34.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.181.1. Executing ABC.

3.34.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.182.1. Executing ABC.

3.34.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.183.1. Executing ABC.

3.34.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.184.1. Executing ABC.

3.34.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.185.1. Executing ABC.

3.34.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.186.1. Executing ABC.

3.34.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.187.1. Executing ABC.

3.34.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.188.1. Executing ABC.

3.34.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.189.1. Executing ABC.

3.34.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.190.1. Executing ABC.

3.34.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.191.1. Executing ABC.

3.34.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.192.1. Executing ABC.

3.34.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.193.1. Executing ABC.

3.34.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.194.1. Executing ABC.

3.34.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.34.195.1. Executing ABC.

3.34.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.196.1. Executing ABC.

3.34.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.197.1. Executing ABC.

3.34.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.198.1. Executing ABC.

3.34.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.199.1. Executing ABC.

3.34.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38635$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.34.200.1. Executing ABC.

3.34.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38662$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.201.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  26 cells in clk=\clk_i, en=$abc$38797$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$38916$auto$opt_dff.cc:194:make_patterns_logic$7804, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$38921$auto$opt_dff.cc:194:make_patterns_logic$7820, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7823, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$38824$auto$opt_dff.cc:219:make_patterns_logic$7811, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$38971$auto$opt_dff.cc:194:make_patterns_logic$7826, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$39054$abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$39115$abc$32145$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$39122$abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$39128$abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$39136$abc$32174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$39150$abc$32182$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39157$abc$32189$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$39163$abc$32195$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$39208$abc$32240$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39215$abc$32247$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39221$abc$32253$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39227$abc$32259$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39233$abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39239$abc$32271$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39245$abc$32277$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39251$abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$39257$abc$32289$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$39263$abc$32295$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$39489$abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$39500$abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$39543$abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$39577$abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$39619$abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$39646$abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$39682$abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39716$abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$39749$abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$39783$abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39816$abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39850$abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$39883$abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39910$abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$39943$abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$39976$abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40009$abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$40042$abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40075$abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40103$abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40136$abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40169$abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$40202$abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40264$abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40297$abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40330$abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619, arst={ }, srst={ }
  45 cells in clk=\clk_i, en=$abc$40363$abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40406$abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40439$abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40472$abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40505$abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40538$abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40571$abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40604$abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$40637$abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$40670$abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40713$abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40740$abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$40767$abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40794$abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$40827$abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40860$abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$40893$abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$40926$abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$40960$abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41002$abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$41035$abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$41077$abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$41119$abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$41161$abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41203$abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41236$abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$41278$abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41311$abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$41344$abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$41386$abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$41428$abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$41471$abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$41513$abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41546$abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$41579$abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$41612$abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$41654$abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$41696$abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41739$abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$41772$abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$41814$abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$41856$abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$41898$abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$41931$abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$41964$abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42006$abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42048$abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$42090$abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$42132$abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42174$abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$42207$abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$42240$abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42273$abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$42315$abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$42349$abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$42391$abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$42434$abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42477$abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42510$abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$42543$abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42576$abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42618$abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$42651$abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$42693$abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42727$abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$42769$abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$42796$abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$42838$abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$42871$abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$42904$abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$42946$abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$42988$abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$43015$abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43042$abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43084$abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43126$abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43168$abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43210$abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43252$abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43294$abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43336$abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$43378$abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$43421$abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$43464$abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43506$abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$43548$abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43590$abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43632$abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$43674$abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43716$abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$43758$abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$43800$abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$43842$abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$43884$abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$43927$abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$43961$abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$43988$abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$44021$abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$44054$abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$44088$abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44130$abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$44172$abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$44214$abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$44247$abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$44289$abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$44332$abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$44374$abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$44407$abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$44440$abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$44473$abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$44506$abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$44539$abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$44581$abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44624$abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44652$abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44679$abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44707$abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44734$abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44761$abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44788$abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44815$abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44842$abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44869$abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44896$abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44923$abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$44950$abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$44977$abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45004$abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$45031$abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45059$abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45086$abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45113$abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45140$abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45167$abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45194$abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$45221$abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45248$abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45275$abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45302$abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45329$abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45356$abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$45383$abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45410$abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$45437$abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$45465$abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$45493$abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45520$abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$45547$abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$45574$abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$45601$abc$38635$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$27137, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$27143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38743$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$27153, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$38770$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$27165, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$27177, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$27189, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$27195, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$27203, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$27209, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$25359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$27215, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26865, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$27227, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$27233, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$27239, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23143, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23063, arst=!\rst_ni, srst={ }
  341 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23008, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22294, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22006, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21615, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$20829, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$20846, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7832, arst=!\rst_ni, srst={ }
  452 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7829, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  304 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7790, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7787, arst=!\rst_ni, srst={ }
  537 cells in clk=\clk_i, en=$abc$32153$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7835, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7801, arst=!\rst_ni, srst={ }
  109 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7817, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7814, arst=!\rst_ni, srst={ }
  871 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$45628$abc$38662$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131, arst={ }, srst={ }

3.35.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38797$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 17 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38916$auto$opt_dff.cc:194:make_patterns_logic$7804, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38921$auto$opt_dff.cc:194:make_patterns_logic$7820, asynchronously reset by !\rst_ni
Extracted 28 gates and 38 wires to a netlist network with 10 inputs and 9 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7823, asynchronously reset by !\rst_ni
Extracted 17 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38824$auto$opt_dff.cc:219:make_patterns_logic$7811, asynchronously reset by !\rst_ni
Extracted 76 gates and 113 wires to a netlist network with 37 inputs and 53 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38971$auto$opt_dff.cc:194:make_patterns_logic$7826, asynchronously reset by !\rst_ni
Extracted 82 gates and 104 wires to a netlist network with 22 inputs and 39 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39054$abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, asynchronously reset by !\rst_ni
Extracted 56 gates and 75 wires to a netlist network with 19 inputs and 23 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39115$abc$32145$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39122$abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39128$abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39136$abc$32174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39150$abc$32182$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39157$abc$32189$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39163$abc$32195$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 44 gates and 114 wires to a netlist network with 70 inputs and 32 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39208$abc$32240$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39215$abc$32247$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39221$abc$32253$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39227$abc$32259$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39233$abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39239$abc$32271$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39245$abc$32277$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39251$abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39257$abc$32289$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39263$abc$32295$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39489$abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39500$abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466
Extracted 40 gates and 78 wires to a netlist network with 38 inputs and 14 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39543$abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 11 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39577$abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39619$abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39646$abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39682$abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39716$abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39749$abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39783$abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39816$abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39850$abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 12 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39883$abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39910$abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39943$abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$39976$abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40009$abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40042$abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40075$abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40103$abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40136$abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40169$abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40202$abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 14 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40264$abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40297$abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40330$abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40363$abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092
Extracted 45 gates and 84 wires to a netlist network with 39 inputs and 32 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40406$abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40439$abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40472$abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40505$abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40538$abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40571$abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40604$abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40637$abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40670$abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 14 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40713$abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40740$abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40767$abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40794$abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40827$abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40860$abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40893$abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40926$abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$40960$abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41002$abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41035$abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 14 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41077$abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41119$abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 15 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41161$abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41203$abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41236$abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41278$abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41311$abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41344$abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41386$abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41428$abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41471$abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 14 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41513$abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41546$abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41579$abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41612$abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41654$abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41696$abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41739$abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41772$abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41814$abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 14 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41856$abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41898$abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41931$abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41964$abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42006$abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42048$abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42090$abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42132$abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42174$abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42207$abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42240$abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42273$abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42315$abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42349$abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42391$abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42434$abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 15 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42477$abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42510$abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42543$abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42576$abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42618$abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42651$abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42693$abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 12 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42727$abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42769$abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42796$abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42838$abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42871$abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42904$abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 14 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42946$abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$42988$abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43015$abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43042$abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43084$abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43126$abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43168$abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43210$abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43252$abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43294$abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43336$abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43378$abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43421$abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43464$abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43506$abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43548$abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43590$abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43632$abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43674$abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43716$abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43758$abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43800$abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43842$abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43884$abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 16 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43927$abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43961$abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$43988$abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44021$abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44054$abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44088$abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 15 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44130$abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44172$abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44214$abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44247$abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44289$abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 15 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44332$abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44374$abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44407$abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44440$abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44473$abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44506$abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44539$abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44581$abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 15 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44624$abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44652$abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44679$abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44707$abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44734$abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44761$abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44788$abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44815$abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44842$abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44869$abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44896$abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.175.1. Executing ABC.

3.35.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44923$abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.176.1. Executing ABC.

3.35.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44950$abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.177.1. Executing ABC.

3.35.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44977$abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.178.1. Executing ABC.

3.35.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45004$abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.179.1. Executing ABC.

3.35.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45031$abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.180.1. Executing ABC.

3.35.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45059$abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.181.1. Executing ABC.

3.35.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45086$abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.182.1. Executing ABC.

3.35.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45113$abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.183.1. Executing ABC.

3.35.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45140$abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.184.1. Executing ABC.

3.35.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45167$abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.185.1. Executing ABC.

3.35.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45194$abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.186.1. Executing ABC.

3.35.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45221$abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.35.187.1. Executing ABC.

3.35.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45248$abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.188.1. Executing ABC.

3.35.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45275$abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.189.1. Executing ABC.

3.35.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45302$abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.190.1. Executing ABC.

3.35.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45329$abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.191.1. Executing ABC.

3.35.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45356$abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.192.1. Executing ABC.

3.35.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45383$abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.193.1. Executing ABC.

3.35.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45410$abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.194.1. Executing ABC.

3.35.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45437$abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.195.1. Executing ABC.

3.35.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45465$abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.196.1. Executing ABC.

3.35.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45493$abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.35.197.1. Executing ABC.

3.35.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45520$abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.198.1. Executing ABC.

3.35.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45547$abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.35.199.1. Executing ABC.

3.35.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45574$abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.200.1. Executing ABC.

3.35.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45601$abc$38635$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.35.201.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  26 cells in clk=\clk_i, en=$abc$45628$abc$38662$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$45655$abc$38797$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$45690$abc$38916$auto$opt_dff.cc:194:make_patterns_logic$7804, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$45695$abc$38921$auto$opt_dff.cc:194:make_patterns_logic$7820, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$45724$auto$opt_dff.cc:194:make_patterns_logic$7823, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$45743$abc$38824$auto$opt_dff.cc:219:make_patterns_logic$7811, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$45821$abc$38971$auto$opt_dff.cc:194:make_patterns_logic$7826, arst=!\rst_ni, srst={ }
  57 cells in clk=\clk_i, en=$abc$45904$abc$39054$abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$45961$abc$39115$abc$32145$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$45968$abc$39122$abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$45974$abc$39128$abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$45981$abc$39136$abc$32174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$45994$abc$39150$abc$32182$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46001$abc$39157$abc$32189$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$46007$abc$39163$abc$32195$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$46052$abc$39208$abc$32240$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46059$abc$39215$abc$32247$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46065$abc$39221$abc$32253$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46071$abc$39227$abc$32259$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46077$abc$39233$abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46083$abc$39239$abc$32271$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46089$abc$39245$abc$32277$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46095$abc$39251$abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$46101$abc$39257$abc$32289$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$46107$abc$39263$abc$32295$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$46337$abc$39489$abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$46348$abc$39500$abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$46390$abc$39543$abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$46423$abc$39577$abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$46457$abc$39619$abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$46484$abc$39646$abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$46511$abc$39682$abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437, arst={ }, srst={ }
  30 cells in clk=\clk_i, en=$abc$46552$abc$39716$abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$46585$abc$39749$abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$46618$abc$39783$abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$46651$abc$39816$abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$46684$abc$39850$abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$46718$abc$39883$abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$46745$abc$39910$abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$46778$abc$39943$abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$46811$abc$39976$abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$46844$abc$40009$abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$46877$abc$40042$abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$46910$abc$40075$abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$46937$abc$40103$abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$46970$abc$40136$abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47003$abc$40169$abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$abc$47036$abc$40202$abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47078$abc$40264$abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47111$abc$40297$abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47144$abc$40330$abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$47177$abc$40363$abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47238$abc$40406$abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47271$abc$40439$abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47304$abc$40472$abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47337$abc$40505$abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47370$abc$40538$abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47403$abc$40571$abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$47436$abc$40604$abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$47469$abc$40637$abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269, arst={ }, srst={ }
  43 cells in clk=\clk_i, en=$abc$47502$abc$40670$abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$47544$abc$40713$abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$47571$abc$40740$abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$47598$abc$40767$abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47625$abc$40794$abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$47658$abc$40827$abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47691$abc$40860$abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47724$abc$40893$abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$47757$abc$40926$abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$47791$abc$40960$abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$47833$abc$41002$abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$47866$abc$41035$abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$47908$abc$41077$abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$47950$abc$41119$abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$47993$abc$41161$abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48035$abc$41203$abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$48068$abc$41236$abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$48110$abc$41278$abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48143$abc$41311$abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$48176$abc$41344$abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$48218$abc$41386$abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$48260$abc$41428$abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$48302$abc$41471$abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$48344$abc$41513$abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48377$abc$41546$abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$48410$abc$41579$abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$48443$abc$41612$abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$48485$abc$41654$abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$48527$abc$41696$abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48569$abc$41739$abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$48602$abc$41772$abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$48644$abc$41814$abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$48686$abc$41856$abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$48728$abc$41898$abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$48761$abc$41931$abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$48794$abc$41964$abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$48836$abc$42006$abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$48878$abc$42048$abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$48920$abc$42090$abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$48962$abc$42132$abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49004$abc$42174$abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$49037$abc$42207$abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$49070$abc$42240$abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49103$abc$42273$abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$49145$abc$42315$abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$49179$abc$42349$abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$49221$abc$42391$abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$49264$abc$42434$abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49307$abc$42477$abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49340$abc$42510$abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$49373$abc$42543$abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$49406$abc$42576$abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$49448$abc$42618$abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669, arst={ }, srst={ }
  30 cells in clk=\clk_i, en=$abc$49481$abc$42651$abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$49523$abc$42693$abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$49557$abc$42727$abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$49599$abc$42769$abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49626$abc$42796$abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$49668$abc$42838$abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$49701$abc$42871$abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$49734$abc$42904$abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$49776$abc$42946$abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$49818$abc$42988$abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$49845$abc$43015$abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$49872$abc$43042$abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49914$abc$43084$abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$49956$abc$43126$abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$49998$abc$43168$abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$50040$abc$43210$abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50082$abc$43252$abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$50124$abc$43294$abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50166$abc$43336$abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$50208$abc$43378$abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$50251$abc$43421$abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$50294$abc$43464$abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50337$abc$43506$abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$50379$abc$43548$abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50421$abc$43590$abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50463$abc$43632$abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$50505$abc$43674$abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$50548$abc$43716$abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$50590$abc$43758$abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$50633$abc$43800$abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$50675$abc$43842$abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$50717$abc$43884$abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50761$abc$43927$abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$50794$abc$43961$abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$50821$abc$43988$abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$50854$abc$44021$abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$50888$abc$44054$abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$50922$abc$44088$abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$50965$abc$44130$abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$51007$abc$44172$abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$51049$abc$44214$abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51083$abc$44247$abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$51125$abc$44289$abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$51168$abc$44332$abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$51210$abc$44374$abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$51243$abc$44407$abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$51277$abc$44440$abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$51311$abc$44473$abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$51344$abc$44506$abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$51377$abc$44539$abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$51419$abc$44581$abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51462$abc$44624$abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51489$abc$44652$abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51516$abc$44679$abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51543$abc$44707$abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51570$abc$44734$abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51597$abc$44761$abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51624$abc$44788$abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51651$abc$44815$abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51678$abc$44842$abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51705$abc$44869$abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51732$abc$44896$abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51759$abc$44923$abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51786$abc$44950$abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51813$abc$44977$abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51840$abc$45004$abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$51867$abc$45031$abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51895$abc$45059$abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51922$abc$45086$abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$51949$abc$45113$abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$51976$abc$45140$abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52003$abc$45167$abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52030$abc$45194$abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$52057$abc$45221$abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52085$abc$45248$abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52112$abc$45275$abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52139$abc$45302$abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52166$abc$45329$abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52193$abc$45356$abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$52220$abc$45383$abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52247$abc$45410$abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$52274$abc$45437$abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$52302$abc$45465$abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$52330$abc$45493$abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52358$abc$45520$abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$52385$abc$45547$abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$52413$abc$45574$abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$abc$38689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[46][0][0]$y$27137, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[47][0][0]$y$27143, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$38743$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[48][0][0]$y$27153, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$38770$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[50][0][0]$y$27165, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[52][0][0]$y$27177, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[54][0][0]$y$27189, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[55][0][0]$y$27195, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[56][0][0]$y$27203, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[57][0][0]$y$27209, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[10][0][0]$y$25359, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[58][0][0]$y$27215, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26865, arst={ }, srst={ }
  18 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[60][0][0]$y$27227, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[61][0][0]$y$27233, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[62][0][0]$y$27239, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23143, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23063, arst=!\rst_ni, srst={ }
  341 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$23008, arst=!\rst_ni, srst={ }
  192 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22294, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$22006, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21615, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$21247, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$20829, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$20846, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7832, arst=!\rst_ni, srst={ }
  452 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7829, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7796, arst=!\rst_ni, srst={ }
  304 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7793, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7790, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7787, arst=!\rst_ni, srst={ }
  537 cells in clk=\clk_i, en=$abc$32153$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  365 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7835, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7801, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7817, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7814, arst=!\rst_ni, srst={ }
  873 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$52440$abc$45601$abc$38635$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[44][0][0]$y$27125, arst={ }, srst={ }

3.36.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45628$abc$38662$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[45][0][0]$y$27131
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 17 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45655$abc$38797$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[51][0][0]$y$27171
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45690$abc$38916$auto$opt_dff.cc:194:make_patterns_logic$7804, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45695$abc$38921$auto$opt_dff.cc:194:make_patterns_logic$7820, asynchronously reset by !\rst_ni
Extracted 24 gates and 32 wires to a netlist network with 8 inputs and 11 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45724$auto$opt_dff.cc:194:make_patterns_logic$7823, asynchronously reset by !\rst_ni
Extracted 14 gates and 17 wires to a netlist network with 3 inputs and 4 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45743$abc$38824$auto$opt_dff.cc:219:make_patterns_logic$7811, asynchronously reset by !\rst_ni
Extracted 76 gates and 113 wires to a netlist network with 37 inputs and 53 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45821$abc$38971$auto$opt_dff.cc:194:make_patterns_logic$7826, asynchronously reset by !\rst_ni
Extracted 69 gates and 85 wires to a netlist network with 16 inputs and 40 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45904$abc$39054$abc$32084$auto$opt_dff.cc:194:make_patterns_logic$7784, asynchronously reset by !\rst_ni
Extracted 57 gates and 76 wires to a netlist network with 19 inputs and 23 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45961$abc$39115$abc$32145$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45968$abc$39122$abc$32153$auto$opt_dff.cc:194:make_patterns_logic$7763, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45974$abc$39128$abc$32160$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 6 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45981$abc$39136$abc$32174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45994$abc$39150$abc$32182$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46001$abc$39157$abc$32189$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46007$abc$39163$abc$32195$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 44 gates and 114 wires to a netlist network with 70 inputs and 32 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46052$abc$39208$abc$32240$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46059$abc$39215$abc$32247$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46065$abc$39221$abc$32253$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46071$abc$39227$abc$32259$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46077$abc$39233$abc$32265$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46083$abc$39239$abc$32271$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46089$abc$39245$abc$32277$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46095$abc$39251$abc$32283$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46101$abc$39257$abc$32289$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46107$abc$39263$abc$32295$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46337$abc$39489$abc$32522$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46348$abc$39500$abc$32533$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[62][0][0]$y$26466
Extracted 40 gates and 78 wires to a netlist network with 38 inputs and 14 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46390$abc$39543$abc$32600$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[24][0][0]$y$25451
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 11 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46423$abc$39577$abc$32644$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[23][0][0]$y$25443
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 11 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46457$abc$39619$abc$32678$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[53][0][0]$y$27183
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46484$abc$39646$abc$32714$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26857
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46511$abc$39682$abc$32743$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[22][0][0]$y$25437
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46552$abc$39716$abc$32777$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[21][0][0]$y$25431
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 19 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46585$abc$39749$abc$32810$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[20][0][0]$y$25425
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46618$abc$39783$abc$32844$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$25279
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 11 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46651$abc$39816$abc$32878$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[18][0][0]$y$25413
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46684$abc$39850$abc$32912$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[13][0][0]$y$25377
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 11 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46718$abc$39883$abc$32945$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26899
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46745$abc$39910$abc$32972$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[16][0][0]$y$25401
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46778$abc$39943$abc$33005$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[62][0][0]$y$25693
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46811$abc$39976$abc$33038$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[14][0][0]$y$25383
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46844$abc$40009$abc$33071$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[15][0][0]$y$25389
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46877$abc$40042$abc$33104$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[12][0][0]$y$25371
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46910$abc$40075$abc$33137$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26875
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46937$abc$40103$abc$33165$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[57][0][0]$y$25663
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46970$abc$40136$abc$33198$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[11][0][0]$y$25365
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47003$abc$40169$abc$33231$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[25][0][0]$y$25457
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47036$abc$40202$abc$33264$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[58][0][0]$y$26442
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47078$abc$40264$abc$33307$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[19][0][0]$y$25419
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47111$abc$40297$abc$33340$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[29][0][0]$y$25481
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47144$abc$40330$abc$33373$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[50][0][0]$y$25619
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47177$abc$40363$abc$33407$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[5][0][0]$y$26092
Extracted 38 gates and 78 wires to a netlist network with 40 inputs and 17 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47238$abc$40406$abc$33450$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[39][0][0]$y$25547
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47271$abc$40439$abc$33484$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[49][0][0]$y$25613
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47304$abc$40472$abc$33517$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[59][0][0]$y$25675
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47337$abc$40505$abc$33550$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[63][0][0]$y$25699
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47370$abc$40538$abc$33583$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[6][0][0]$y$25329
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47403$abc$40571$abc$33616$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[7][0][0]$y$25337
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47436$abc$40604$abc$33649$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[8][0][0]$y$25347
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 12 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47469$abc$40637$abc$33682$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$25269
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47502$abc$40670$abc$33715$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[61][0][0]$y$26460
Extracted 43 gates and 82 wires to a netlist network with 39 inputs and 28 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47544$abc$40713$abc$33757$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26965
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47571$abc$40740$abc$33785$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[29][0][0]$y$27027
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47598$abc$40767$abc$33812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[49][0][0]$y$27159
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47625$abc$40794$abc$33839$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[46][0][0]$y$25591
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47658$abc$40827$abc$33872$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[26][0][0]$y$25463
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47691$abc$40860$abc$33905$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[9][0][0]$y$25353
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47724$abc$40893$abc$33938$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[47][0][0]$y$25597
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47757$abc$40926$abc$34014$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[17][0][0]$y$25407
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47791$abc$40960$abc$33971$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[19][0][0]$y$26192
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47833$abc$41002$abc$34047$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[27][0][0]$y$25469
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47866$abc$41035$abc$34080$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[29][0][0]$y$26254
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 14 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47908$abc$41077$abc$34122$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[39][0][0]$y$26320
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47950$abc$41119$abc$34165$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[49][0][0]$y$26386
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47993$abc$41161$abc$34208$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[59][0][0]$y$26448
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48035$abc$41203$abc$34250$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[28][0][0]$y$25475
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48068$abc$41236$abc$34283$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[63][0][0]$y$26472
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48110$abc$41278$abc$34325$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[30][0][0]$y$25487
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48143$abc$41311$abc$34358$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[31][0][0]$y$25493
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48176$abc$41344$abc$34391$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[6][0][0]$y$26102
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48218$abc$41386$abc$34433$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26110
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48260$abc$41428$abc$34475$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26120
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48302$abc$41471$abc$34518$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26042
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 14 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48344$abc$41513$abc$34560$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[32][0][0]$y$25505
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48377$abc$41546$abc$34593$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[33][0][0]$y$25511
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48410$abc$41579$abc$34626$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[34][0][0]$y$25517
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48443$abc$41612$abc$34659$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26132
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48485$abc$41654$abc$34701$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26138
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48527$abc$41696$abc$34743$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26144
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48569$abc$41739$abc$34786$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[35][0][0]$y$25523
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48602$abc$41772$abc$34819$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26150
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48644$abc$41814$abc$34861$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26156
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48686$abc$41856$abc$34903$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26162
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48728$abc$41898$abc$34945$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[36][0][0]$y$25529
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48761$abc$41931$abc$34978$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[37][0][0]$y$25535
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48794$abc$41964$abc$35011$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26174
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48836$abc$42006$abc$35053$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26180
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48878$abc$42048$abc$35095$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26186
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48920$abc$42090$abc$35137$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26052
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48962$abc$42132$abc$35179$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26198
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49004$abc$42174$abc$35221$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[51][0][0]$y$25625
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49037$abc$42207$abc$35254$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[52][0][0]$y$25631
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49070$abc$42240$abc$35287$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[4][0][0]$y$25311
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49103$abc$42273$abc$35320$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26204
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49145$abc$42315$abc$35362$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[38][0][0]$y$25541
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49179$abc$42349$abc$35395$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26210
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 14 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49221$abc$42391$abc$35437$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26216
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 15 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49264$abc$42434$abc$35479$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26224
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 14 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49307$abc$42477$abc$35521$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[48][0][0]$y$25607
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49340$abc$42510$abc$35554$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[53][0][0]$y$25637
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49373$abc$42543$abc$35587$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[3][0][0]$y$25299
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49406$abc$42576$abc$35620$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[25][0][0]$y$26230
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49448$abc$42618$abc$35704$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[58][0][0]$y$25669
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49481$abc$42651$abc$35662$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[26][0][0]$y$26236
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 16 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49523$abc$42693$abc$35737$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[5][0][0]$y$25319
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49557$abc$42727$abc$35770$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[9][0][0]$y$26126
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 15 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49599$abc$42769$abc$35812$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[39][0][0]$y$27093
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49626$abc$42796$abc$35840$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[27][0][0]$y$26242
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49668$abc$42838$abc$35882$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[60][0][0]$y$25681
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 11 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49701$abc$42871$abc$35915$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[61][0][0]$y$25687
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49734$abc$42904$abc$35948$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[28][0][0]$y$26248
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 14 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49776$abc$42946$abc$35990$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26064
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49818$abc$42988$abc$36032$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[59][0][0]$y$27221
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49845$abc$43015$abc$36059$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[63][0][0]$y$27245
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49872$abc$43042$abc$36086$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[30][0][0]$y$26260
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49914$abc$43084$abc$36128$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[31][0][0]$y$26266
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49956$abc$43126$abc$36170$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[32][0][0]$y$26278
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49998$abc$43168$abc$36212$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[33][0][0]$y$26284
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50040$abc$43210$abc$36254$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[34][0][0]$y$26290
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50082$abc$43252$abc$36296$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[35][0][0]$y$26296
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50124$abc$43294$abc$36338$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[36][0][0]$y$26302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50166$abc$43336$abc$36380$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[37][0][0]$y$26308
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50208$abc$43378$abc$36422$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[38][0][0]$y$26314
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50251$abc$43421$abc$36464$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26072
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50294$abc$43464$abc$36506$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[40][0][0]$y$26328
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50337$abc$43506$abc$36548$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[41][0][0]$y$26334
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50379$abc$43548$abc$36590$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[42][0][0]$y$26340
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 14 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50421$abc$43590$abc$36632$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[43][0][0]$y$26346
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50463$abc$43632$abc$36674$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[60][0][0]$y$26454
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50505$abc$43674$abc$36716$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[44][0][0]$y$26352
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50548$abc$43716$abc$36758$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[45][0][0]$y$26358
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50590$abc$43758$abc$36800$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[46][0][0]$y$26364
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 15 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50633$abc$43800$abc$36842$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[47][0][0]$y$26370
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50675$abc$43842$abc$36884$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[48][0][0]$y$26380
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 14 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50717$abc$43884$abc$36926$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[4][0][0]$y$26084
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 14 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50761$abc$43927$abc$36968$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[2][0][0]$y$25291
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50794$abc$43961$abc$37001$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[7][0][0]$y$26883
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50821$abc$43988$abc$37028$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[56][0][0]$y$25657
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50854$abc$44021$abc$37061$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[54][0][0]$y$25643
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50888$abc$44054$abc$37094$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[55][0][0]$y$25649
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50922$abc$44088$abc$37127$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[50][0][0]$y$26392
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 15 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50965$abc$44130$abc$37169$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[51][0][0]$y$26398
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 14 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51007$abc$44172$abc$37211$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[52][0][0]$y$26404
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51049$abc$44214$abc$37253$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[40][0][0]$y$25555
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51083$abc$44247$abc$37286$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[53][0][0]$y$26410
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51125$abc$44289$abc$37328$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[54][0][0]$y$26416
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 15 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51168$abc$44332$abc$37370$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[55][0][0]$y$26422
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51210$abc$44374$abc$37412$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[43][0][0]$y$25573
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51243$abc$44407$abc$37445$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[42][0][0]$y$25567
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 12 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51277$abc$44440$abc$37478$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[44][0][0]$y$25579
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 12 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51311$abc$44473$abc$37511$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[41][0][0]$y$25561
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51344$abc$44506$abc$37544$memory\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage$wren[45][0][0]$y$25585
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51377$abc$44539$abc$37577$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[56][0][0]$y$26430
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51419$abc$44581$abc$37619$memory\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage$wren[57][0][0]$y$26436
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 14 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51462$abc$44624$abc$37661$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[8][0][0]$y$26893
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51489$abc$44652$abc$37689$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[0][0][0]$y$26815
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51516$abc$44679$abc$37716$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[10][0][0]$y$26905
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51543$abc$44707$abc$37744$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[11][0][0]$y$26911
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51570$abc$44734$abc$37771$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[12][0][0]$y$26917
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51597$abc$44761$abc$37798$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[13][0][0]$y$26923
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51624$abc$44788$abc$37825$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[14][0][0]$y$26929
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51651$abc$44815$abc$37852$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[15][0][0]$y$26935
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51678$abc$44842$abc$37879$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[16][0][0]$y$26947
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51705$abc$44869$abc$37906$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[17][0][0]$y$26953
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.175.1. Executing ABC.

3.36.176. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51732$abc$44896$abc$37933$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[18][0][0]$y$26959
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.176.1. Executing ABC.

3.36.177. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51759$abc$44923$abc$37960$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[1][0][0]$y$26825
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.177.1. Executing ABC.

3.36.178. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51786$abc$44950$abc$37987$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[20][0][0]$y$26971
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.178.1. Executing ABC.

3.36.179. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51813$abc$44977$abc$38014$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[21][0][0]$y$26977
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.179.1. Executing ABC.

3.36.180. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51840$abc$45004$abc$38041$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[22][0][0]$y$26983
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.180.1. Executing ABC.

3.36.181. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51867$abc$45031$abc$38068$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[23][0][0]$y$26989
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.36.181.1. Executing ABC.

3.36.182. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51895$abc$45059$abc$38095$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[24][0][0]$y$26997
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.182.1. Executing ABC.

3.36.183. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51922$abc$45086$abc$38122$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[25][0][0]$y$27003
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.183.1. Executing ABC.

3.36.184. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51949$abc$45113$abc$38149$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[26][0][0]$y$27009
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.184.1. Executing ABC.

3.36.185. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51976$abc$45140$abc$38176$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[27][0][0]$y$27015
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.185.1. Executing ABC.

3.36.186. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52003$abc$45167$abc$38203$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[28][0][0]$y$27021
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.186.1. Executing ABC.

3.36.187. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52030$abc$45194$abc$38230$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[2][0][0]$y$26837
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.187.1. Executing ABC.

3.36.188. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52057$abc$45221$abc$38257$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[30][0][0]$y$27033
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.36.188.1. Executing ABC.

3.36.189. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52085$abc$45248$abc$38284$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[31][0][0]$y$27039
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.189.1. Executing ABC.

3.36.190. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52112$abc$45275$abc$38311$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[32][0][0]$y$27051
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.190.1. Executing ABC.

3.36.191. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52139$abc$45302$abc$38338$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[33][0][0]$y$27057
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.191.1. Executing ABC.

3.36.192. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52166$abc$45329$abc$38365$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[34][0][0]$y$27063
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.192.1. Executing ABC.

3.36.193. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52193$abc$45356$abc$38392$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[35][0][0]$y$27069
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.193.1. Executing ABC.

3.36.194. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52220$abc$45383$abc$38419$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[36][0][0]$y$27075
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.194.1. Executing ABC.

3.36.195. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52247$abc$45410$abc$38446$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[37][0][0]$y$27081
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.195.1. Executing ABC.

3.36.196. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52274$abc$45437$abc$38473$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[38][0][0]$y$27087
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.36.196.1. Executing ABC.

3.36.197. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52302$abc$45465$abc$38500$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[3][0][0]$y$26845
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.36.197.1. Executing ABC.

3.36.198. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52330$abc$45493$abc$38527$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[40][0][0]$y$27101
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.36.198.1. Executing ABC.

3.36.199. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52358$abc$45520$abc$38554$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[41][0][0]$y$27107
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.199.1. Executing ABC.

3.36.200. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52385$abc$45547$abc$38581$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[42][0][0]$y$27113
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.36.200.1. Executing ABC.

3.36.201. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52413$abc$45574$abc$38608$memory\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage$wren[43][0][0]$y$27119
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.201.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~786 debug messages>
Removed a total of 262 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 39816 unused wires.
<suppressed ~130 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_qM6muy/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 6612 gates and 9493 wires to a netlist network with 2879 inputs and 789 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 2879  #Luts =  2225  Max Lvl =  13  Avg Lvl =   4.62  [   0.53 sec. at Pass 0]
DE:   #PIs = 2879  #Luts =  2061  Max Lvl =  18  Avg Lvl =   4.75  [  29.83 sec. at Pass 1]
DE:   #PIs = 2879  #Luts =  2013  Max Lvl =  18  Avg Lvl =   4.58  [   5.66 sec. at Pass 2]
DE:   #PIs = 2879  #Luts =  2012  Max Lvl =  18  Avg Lvl =   4.39  [   7.53 sec. at Pass 3]
DE:   #PIs = 2879  #Luts =  2002  Max Lvl =  19  Avg Lvl =   4.32  [   5.11 sec. at Pass 4]
DE:   #PIs = 2879  #Luts =  1993  Max Lvl =  17  Avg Lvl =   4.31  [   6.98 sec. at Pass 5]
DE:   #PIs = 2879  #Luts =  1992  Max Lvl =  18  Avg Lvl =   4.31  [   5.53 sec. at Pass 6]
DE:   #PIs = 2879  #Luts =  1987  Max Lvl =  19  Avg Lvl =   4.26  [  10.07 sec. at Pass 7]
DE:   #PIs = 2879  #Luts =  1986  Max Lvl =  19  Avg Lvl =   4.34  [   6.59 sec. at Pass 8]
DE:   #PIs = 2879  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.50  [  11.04 sec. at Pass 9]
DE:   #PIs = 2879  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.50  [   6.41 sec. at Pass 10]
DE:   #PIs = 2879  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.50  [   8.23 sec. at Pass 11]
DE:   #PIs = 2879  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.50  [   4.77 sec. at Pass 12]
DE:   #PIs = 2879  #Luts =  1984  Max Lvl =  16  Avg Lvl =   4.50  [   0.99 sec. at Pass 13]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 6476 unused wires.
<suppressed ~175 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.42. Printing statistics.

=== i2c_fix ===

   Number of wires:               5274
   Number of wire bits:          12652
   Number of public wires:        2487
   Number of public wire bits:    9171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4510
     $_DFFE_PN0P_                  164
     $_DFFE_PN1P_                   21
     $_DFFE_PP_                   1984
     $_DFF_PN0_                    124
     $_DFF_PN1_                     14
     $lut                         1982
     adder_carry                   221


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== i2c_fix ===

   Number of wires:               5274
   Number of wire bits:          12652
   Number of public wires:        2487
   Number of public wire bits:    9171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4510
     $_DFFE_PN0P_                  164
     $_DFFE_PN1P_                   21
     $_DFFE_PP0P_                 1984
     $_DFF_PN0_                    124
     $_DFF_PN1_                     14
     $lut                         1982
     adder_carry                   221


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6409 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~56279 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~36687 debug messages>
Removed a total of 12229 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 17148 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~3470 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_qM6muy/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 9633 gates and 12514 wires to a netlist network with 2879 inputs and 787 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 2879  #Luts =  1985  Max Lvl =  17  Avg Lvl =   4.54  [   0.68 sec. at Pass 0]
DE:   #PIs = 2879  #Luts =  1982  Max Lvl =  11  Avg Lvl =   4.43  [  22.57 sec. at Pass 1]
DE:   #PIs = 2879  #Luts =  1982  Max Lvl =  11  Avg Lvl =   4.43  [   4.52 sec. at Pass 2]
DE:   #PIs = 2879  #Luts =  1982  Max Lvl =  11  Avg Lvl =   4.43  [   7.75 sec. at Pass 3]
DE:   #PIs = 2879  #Luts =  1976  Max Lvl =  18  Avg Lvl =   4.48  [   4.89 sec. at Pass 4]
DE:   #PIs = 2879  #Luts =  1976  Max Lvl =  18  Avg Lvl =   4.48  [   6.14 sec. at Pass 5]
DE:   #PIs = 2879  #Luts =  1976  Max Lvl =  18  Avg Lvl =   4.48  [   4.03 sec. at Pass 6]
DE:   #PIs = 2879  #Luts =  1976  Max Lvl =  18  Avg Lvl =   4.48  [   5.98 sec. at Pass 7]
DE:   #PIs = 2879  #Luts =  1972  Max Lvl =  15  Avg Lvl =   4.29  [   0.96 sec. at Pass 8]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 10487 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \i2c_fix

3.56.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== i2c_fix ===

   Number of wires:               5263
   Number of wire bits:          12641
   Number of public wires:        2487
   Number of public wire bits:    9171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4499
     $lut                         1971
     adder_carry                   221
     dffsre                       2307


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 2128 unused wires.
<suppressed ~2128 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.
Dumping module `\i2c_fix'.

Warnings: 507 unique messages, 507 total
End of script. Logfile hash: 5805c7556b, CPU: user 101.17s system 8.28s, MEM: 198.63 MB peak
Yosys 0.18+10 (git sha1 8217e4c48, gcc 9.1.0 -fPIC -Os)
Time spent: 95% 6x abc (1181 sec), 1% 61x opt_expr (19 sec), ...
real 396.14
user 1149.21
sys 94.13
