{
  "module_name": "Kconfig",
  "hash_id": "50c15eae536cceae31e98b62909b61150c1164945bed4716e8e3c25ae179b604",
  "original_prompt": "Ingested from linux-6.6.14/drivers/spi/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# SPI driver configuration\n#\nmenuconfig SPI\n\tbool \"SPI support\"\n\tdepends on HAS_IOMEM\n\thelp\n\t  The \"Serial Peripheral Interface\" is a low level synchronous\n\t  protocol.  Chips that support SPI can have data transfer rates\n\t  up to several tens of Mbit/sec.  Chips are addressed with a\n\t  controller and a chipselect.  Most SPI slaves don't support\n\t  dynamic device discovery; some are even write-only or read-only.\n\n\t  SPI is widely used by microcontrollers to talk with sensors,\n\t  eeprom and flash memory, codecs and various other controller\n\t  chips, analog to digital (and d-to-a) converters, and more.\n\t  MMC and SD cards can be accessed using SPI protocol; and for\n\t  DataFlash cards used in MMC sockets, SPI must always be used.\n\n\t  SPI is one of a family of similar protocols using a four wire\n\t  interface (select, clock, data in, data out) including Microwire\n\t  (half duplex), SSP, SSI, and PSP.  This driver framework should\n\t  work with most such devices and controllers.\n\nif SPI\n\nconfig SPI_DEBUG\n\tbool \"Debug support for SPI drivers\"\n\tdepends on DEBUG_KERNEL\n\thelp\n\t  Say \"yes\" to enable debug messaging (like dev_dbg and pr_debug),\n\t  sysfs, and debugfs support in SPI controller and protocol drivers.\n\n#\n# MASTER side ... talking to discrete SPI slave chips including microcontrollers\n#\n\nconfig SPI_MASTER\n#\tbool \"SPI Master Support\"\n\tbool\n\tdefault SPI\n\thelp\n\t  If your system has an master-capable SPI controller (which\n\t  provides the clock and chipselect), you can enable that\n\t  controller and the protocol drivers for the SPI slave chips\n\t  that are connected.\n\nif SPI_MASTER\n\nconfig SPI_MEM\n\tbool \"SPI memory extension\"\n\thelp\n\t  Enable this option if you want to enable the SPI memory extension.\n\t  This extension is meant to simplify interaction with SPI memories\n\t  by providing a high-level interface to send memory-like commands.\n\ncomment \"SPI Master Controller Drivers\"\n\nconfig SPI_ALTERA\n\ttristate \"Altera SPI Controller platform driver\"\n\tselect SPI_ALTERA_CORE\n\tselect REGMAP_MMIO\n\thelp\n\t  This is the driver for the Altera SPI Controller.\n\nconfig SPI_ALTERA_CORE\n\ttristate \"Altera SPI Controller core code\" if COMPILE_TEST\n\tselect REGMAP\n\thelp\n\t  \"The core code for the Altera SPI Controller\"\n\nconfig SPI_ALTERA_DFL\n\ttristate \"DFL bus driver for Altera SPI Controller\"\n\tdepends on FPGA_DFL\n\tselect SPI_ALTERA_CORE\n\thelp\n\t  This is a Device Feature List (DFL) bus driver for the\n\t  Altera SPI master controller.  The SPI master is connected\n\t  to a SPI slave to Avalon bridge in a Intel MAX BMC.\n\nconfig SPI_AMLOGIC_SPIFC_A1\n\ttristate \"Amlogic A1 SPIFC controller\"\n\tdepends on ARCH_MESON || COMPILE_TEST\n\thelp\n\t  This enables master mode support for the SPIFC (SPI flash\n\t  controller) available in Amlogic A1 (A113L SoC).\n\nconfig SPI_AR934X\n\ttristate \"Qualcomm Atheros AR934X/QCA95XX SPI controller driver\"\n\tdepends on ATH79 || COMPILE_TEST\n\thelp\n\t  This enables support for the SPI controller present on the\n\t  Qualcomm Atheros AR934X/QCA95XX SoCs.\n\nconfig SPI_ATH79\n\ttristate \"Atheros AR71XX/AR724X/AR913X SPI controller driver\"\n\tdepends on ATH79 || COMPILE_TEST\n\tselect SPI_BITBANG\n\thelp\n\t  This enables support for the SPI controller present on the\n\t  Atheros AR71XX/AR724X/AR913X SoCs.\n\nconfig SPI_ARMADA_3700\n\ttristate \"Marvell Armada 3700 SPI Controller\"\n\tdepends on (ARCH_MVEBU && OF) || COMPILE_TEST\n\thelp\n\t  This enables support for the SPI controller present on the\n\t  Marvell Armada 3700 SoCs.\n\nconfig SPI_ASPEED_SMC\n\ttristate \"Aspeed flash controllers in SPI mode\"\n\tdepends on ARCH_ASPEED || COMPILE_TEST\n\tdepends on OF\n\thelp\n\t  This enables support for the Firmware Memory controller (FMC)\n\t  in the Aspeed AST2600, AST2500 and AST2400 SoCs when attached\n\t  to SPI NOR chips, and support for the SPI flash memory\n\t  controller (SPI) for the host firmware. The implementation\n\t  only supports SPI NOR.\n\nconfig SPI_ATMEL\n\ttristate \"Atmel SPI Controller\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tdepends on OF\n\thelp\n\t  This selects a driver for the Atmel SPI Controller, present on\n\t  many AT91 ARM chips.\n\nconfig SPI_AT91_USART\n\ttristate \"Atmel USART Controller SPI driver\"\n\tdepends on (ARCH_AT91 || COMPILE_TEST)\n\tdepends on MFD_AT91_USART\n\thelp\n\t  This selects a driver for the AT91 USART Controller as SPI Master,\n\t  present on AT91 and SAMA5 SoC series.\n\nconfig SPI_ATMEL_QUADSPI\n\ttristate \"Atmel Quad SPI Controller\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tdepends on OF && HAS_IOMEM\n\thelp\n\t  This enables support for the Quad SPI controller in master mode.\n\t  This driver does not support generic SPI. The implementation only\n\t  supports spi-mem interface.\n\nconfig SPI_AU1550\n\ttristate \"Au1550/Au1200/Au1300 SPI Controller\"\n\tdepends on MIPS_ALCHEMY\n\tselect SPI_BITBANG\n\thelp\n\t  If you say yes to this option, support will be included for the\n\t  PSC SPI controller found on Au1550, Au1200 and Au1300 series.\n\nconfig SPI_AXI_SPI_ENGINE\n\ttristate \"Analog Devices AXI SPI Engine controller\"\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables support for the Analog Devices AXI SPI Engine SPI controller.\n\t  It is part of the SPI Engine framework that is used in some Analog Devices\n\t  reference designs for FPGAs.\n\nconfig SPI_BCM2835\n\ttristate \"BCM2835 SPI controller\"\n\tdepends on GPIOLIB\n\tdepends on ARCH_BCM2835 || ARCH_BRCMSTB || COMPILE_TEST\n\thelp\n\t  This selects a driver for the Broadcom BCM2835 SPI master.\n\n\t  The BCM2835 contains two types of SPI master controller; the\n\t  \"universal SPI master\", and the regular SPI controller. This driver\n\t  is for the regular SPI controller. Slave mode operation is not also\n\t  not supported.\n\nconfig SPI_BCM2835AUX\n\ttristate \"BCM2835 SPI auxiliary controller\"\n\tdepends on ((ARCH_BCM2835 || ARCH_BRCMSTB) && GPIOLIB) || COMPILE_TEST\n\thelp\n\t  This selects a driver for the Broadcom BCM2835 SPI aux master.\n\n\t  The BCM2835 contains two types of SPI master controller; the\n\t  \"universal SPI master\", and the regular SPI controller.\n\t  This driver is for the universal/auxiliary SPI controller.\n\nconfig SPI_BCM63XX\n\ttristate \"Broadcom BCM63xx SPI controller\"\n\tdepends on BCM63XX || BMIPS_GENERIC || COMPILE_TEST\n\thelp\n\t  Enable support for the SPI controller on the Broadcom BCM63xx SoCs.\n\nconfig SPI_BCM63XX_HSSPI\n\ttristate \"Broadcom BCM63XX HS SPI controller driver\"\n\tdepends on BCM63XX || BMIPS_GENERIC || ARCH_BCMBCA || COMPILE_TEST\n\thelp\n\t  This enables support for the High Speed SPI controller present on\n\t  newer Broadcom BCM63XX SoCs.\n\nconfig SPI_BCM_QSPI\n\ttristate \"Broadcom BSPI and MSPI controller support\"\n\tdepends on ARCH_BRCMSTB || ARCH_BCM || ARCH_BCM_IPROC || \\\n\t\t\tBMIPS_GENERIC || COMPILE_TEST\n\tdefault ARCH_BCM_IPROC\n\thelp\n\t  Enables support for the Broadcom SPI flash and MSPI controller.\n\t  Select this option for any one of BRCMSTB, iProc NSP and NS2 SoCs\n\t  based platforms. This driver works for both SPI master for SPI NOR\n\t  flash device as well as MSPI device.\n\nconfig SPI_BCMBCA_HSSPI\n\ttristate \"Broadcom BCMBCA HS SPI controller driver\"\n\tdepends on ARCH_BCMBCA || COMPILE_TEST\n\thelp\n\t  This enables support for the High Speed SPI controller present on\n\t  newer Broadcom BCMBCA SoCs. These SoCs include an updated SPI controller\n\t  that adds the capability to allow the driver to control chip select\n\t  explicitly.\n\nconfig SPI_BITBANG\n\ttristate \"Utilities for Bitbanging SPI masters\"\n\thelp\n\t  With a few GPIO pins, your system can bitbang the SPI protocol.\n\t  Select this to get SPI support through I/O pins (GPIO, parallel\n\t  port, etc).  Or, some systems' SPI master controller drivers use\n\t  this code to manage the per-word or per-transfer accesses to the\n\t  hardware shift registers.\n\n\t  This is library code, and is automatically selected by drivers that\n\t  need it.  You only need to select this explicitly to support driver\n\t  modules that aren't part of this kernel tree.\n\nconfig SPI_BUTTERFLY\n\ttristate \"Parallel port adapter for AVR Butterfly (DEVELOPMENT)\"\n\tdepends on PARPORT\n\tselect SPI_BITBANG\n\thelp\n\t  This uses a custom parallel port cable to connect to an AVR\n\t  Butterfly <http://www.atmel.com/products/avr/butterfly>, an\n\t  inexpensive battery powered microcontroller evaluation board.\n\t  This same cable can be used to flash new firmware.\n\nconfig SPI_CADENCE\n\ttristate \"Cadence SPI controller\"\n\thelp\n\t  This selects the Cadence SPI controller master driver\n\t  used by Xilinx Zynq and ZynqMP.\n\nconfig SPI_CADENCE_QUADSPI\n\ttristate \"Cadence Quad SPI controller\"\n\tdepends on OF && (ARM || ARM64 || X86 || RISCV || COMPILE_TEST)\n\thelp\n\t  Enable support for the Cadence Quad SPI Flash controller.\n\n\t  Cadence QSPI is a specialized controller for connecting an SPI\n\t  Flash over 1/2/4-bit wide bus. Enable this option if you have a\n\t  device with a Cadence QSPI controller and want to access the\n\t  Flash as an MTD device.\n\nconfig SPI_CADENCE_XSPI\n\ttristate \"Cadence XSPI controller\"\n\tdepends on OF && HAS_IOMEM\n\tdepends on SPI_MEM\n\thelp\n\t  Enable support for the Cadence XSPI Flash controller.\n\n\t  Cadence XSPI is a specialized controller for connecting an SPI\n\t  Flash over up to 8-bit wide bus. Enable this option if you have a\n\t  device with a Cadence XSPI controller and want to access the\n\t  Flash as an MTD device.\n\nconfig SPI_CLPS711X\n\ttristate \"CLPS711X host SPI controller\"\n\tdepends on ARCH_CLPS711X || COMPILE_TEST\n\thelp\n\t  This enables dedicated general purpose SPI/Microwire1-compatible\n\t  master mode interface (SSI1) for CLPS711X-based CPUs.\n\nconfig SPI_COLDFIRE_QSPI\n\ttristate \"Freescale Coldfire QSPI controller\"\n\tdepends on (M520x || M523x || M5249 || M525x || M527x || M528x || M532x)\n\thelp\n\t  This enables support for the Coldfire QSPI controller in master\n\t  mode.\n\nconfig SPI_CS42L43\n\ttristate \"Cirrus Logic CS42L43 SPI controller\"\n\tdepends on MFD_CS42L43 && PINCTRL_CS42L43\n\thelp\n\t  This enables support for the SPI controller inside the Cirrus Logic\n\t  CS42L43 audio codec.\n\nconfig SPI_DAVINCI\n\ttristate \"Texas Instruments DaVinci/DA8x/OMAP-L/AM1x SoC SPI controller\"\n\tdepends on ARCH_DAVINCI || ARCH_KEYSTONE || COMPILE_TEST\n\tselect SPI_BITBANG\n\thelp\n\t  SPI master controller for DaVinci/DA8x/OMAP-L/AM1x SPI modules.\n\nconfig SPI_DESIGNWARE\n\ttristate \"DesignWare SPI controller core support\"\n\timply SPI_MEM\n\thelp\n\t  general driver for SPI controller core from DesignWare\n\nif SPI_DESIGNWARE\n\nconfig SPI_DW_DMA\n\tbool \"DMA support for DW SPI controller\"\n\nconfig SPI_DW_PCI\n\ttristate \"PCI interface driver for DW SPI core\"\n\tdepends on PCI\n\nconfig SPI_DW_MMIO\n\ttristate \"Memory-mapped io interface driver for DW SPI core\"\n\tdepends on HAS_IOMEM\n\nconfig SPI_DW_BT1\n\ttristate \"Baikal-T1 SPI driver for DW SPI core\"\n\tdepends on MIPS_BAIKAL_T1 || COMPILE_TEST\n\tselect MULTIPLEXER\n\thelp\n\t  Baikal-T1 SoC is equipped with three DW APB SSI-based MMIO SPI\n\t  controllers. Two of them are pretty much normal: with IRQ, DMA,\n\t  FIFOs of 64 words depth, 4x CSs, but the third one as being a\n\t  part of the Baikal-T1 System Boot Controller has got a very\n\t  limited resources: no IRQ, no DMA, only a single native\n\t  chip-select and Tx/Rx FIFO with just 8 words depth available.\n\t  The later one is normally connected to an external SPI-nor flash\n\t  of 128Mb (in general can be of bigger size).\n\nconfig SPI_DW_BT1_DIRMAP\n\tbool \"Directly mapped Baikal-T1 Boot SPI flash support\"\n\tdepends on SPI_DW_BT1\n\thelp\n\t  Directly mapped SPI flash memory is an interface specific to the\n\t  Baikal-T1 System Boot Controller. It is a 16MB MMIO region, which\n\t  can be used to access a peripheral memory device just by\n\t  reading/writing data from/to it. Note that the system APB bus\n\t  will stall during each IO from/to the dirmap region until the\n\t  operation is finished. So try not to use it concurrently with\n\t  time-critical tasks (like the SPI memory operations implemented\n\t  in this driver).\n\nendif\n\nconfig SPI_DLN2\n       tristate \"Diolan DLN-2 USB SPI adapter\"\n       depends on MFD_DLN2\n       help\n\t If you say yes to this option, support will be included for Diolan\n\t DLN2, a USB to SPI interface.\n\n\t This driver can also be built as a module.  If so, the module\n\t will be called spi-dln2.\n\nconfig SPI_EP93XX\n\ttristate \"Cirrus Logic EP93xx SPI controller\"\n\tdepends on ARCH_EP93XX || COMPILE_TEST\n\thelp\n\t  This enables using the Cirrus EP93xx SPI controller in master\n\t  mode.\n\nconfig SPI_FALCON\n\tbool \"Falcon SPI controller support\"\n\tdepends on SOC_FALCON\n\thelp\n\t  The external bus unit (EBU) found on the FALC-ON SoC has SPI\n\t  emulation that is designed for serial flash access. This driver\n\t  has only been tested with m25p80 type chips. The hardware has no\n\t  support for other types of SPI peripherals.\n\nconfig SPI_FSI\n\ttristate \"FSI SPI driver\"\n\tdepends on FSI\n\thelp\n\t  This enables support for the driver for FSI bus attached SPI\n\t  controllers.\n\nconfig SPI_FSL_LPSPI\n\ttristate \"Freescale i.MX LPSPI controller\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\thelp\n\t  This enables Freescale i.MX LPSPI controllers in master mode.\n\nconfig SPI_FSL_QUADSPI\n\ttristate \"Freescale QSPI controller\"\n\tdepends on ARCH_MXC || SOC_LS1021A || ARCH_LAYERSCAPE || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables support for the Quad SPI controller in master mode.\n\t  Up to four flash chips can be connected on two buses with two\n\t  chipselects each.\n\t  This controller does not support generic SPI messages. It only\n\t  supports the high-level SPI memory interface.\n\nconfig SPI_GXP\n\ttristate \"GXP SPI driver\"\n\tdepends on ARCH_HPE || COMPILE_TEST\n\thelp\n\t  This enables support for the driver for GXP bus attached SPI\n\t  controllers.\n\nconfig SPI_HISI_KUNPENG\n\ttristate \"HiSilicon SPI Controller for Kunpeng SoCs\"\n\tdepends on (ARM64 && ACPI) || COMPILE_TEST\n\thelp\n\t  This enables support for HiSilicon SPI controller found on\n\t  Kunpeng SoCs.\n\n\t  This driver can also be built as a module. If so, the module\n\t  will be called hisi-kunpeng-spi.\n\nconfig SPI_HISI_SFC_V3XX\n\ttristate \"HiSilicon SPI NOR Flash Controller for Hi16XX chipsets\"\n\tdepends on (ARM64 && ACPI) || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables support for HiSilicon v3xx SPI NOR flash controller\n\t  found in hi16xx chipsets.\n\nconfig SPI_NXP_FLEXSPI\n\ttristate \"NXP Flex SPI controller\"\n\tdepends on ARCH_LAYERSCAPE || ARCH_MXC || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables support for the Flex SPI controller in master mode.\n\t  Up to four slave devices can be connected on two buses with two\n\t  chipselects each.\n\t  This controller does not support generic SPI messages and only\n\t  supports the high-level SPI memory interface.\n\nconfig SPI_GPIO\n\ttristate \"GPIO-based bitbanging SPI Master\"\n\tdepends on GPIOLIB || COMPILE_TEST\n\tselect SPI_BITBANG\n\thelp\n\t  This simple GPIO bitbanging SPI master uses the arch-neutral GPIO\n\t  interface to manage MOSI, MISO, SCK, and chipselect signals.  SPI\n\t  slaves connected to a bus using this driver are configured as usual,\n\t  except that the spi_board_info.controller_data holds the GPIO number\n\t  for the chipselect used by this controller driver.\n\n\t  Note that this driver often won't achieve even 1 Mbit/sec speeds,\n\t  making it unusually slow for SPI.  If your platform can inline\n\t  GPIO operations, you should be able to leverage that for better\n\t  speed with a custom version of this driver; see the source code.\n\nconfig SPI_IMG_SPFI\n\ttristate \"IMG SPFI controller\"\n\tdepends on MIPS || COMPILE_TEST\n\thelp\n\t  This enables support for the SPFI master controller found on\n\t  IMG SoCs.\n\nconfig SPI_IMX\n\ttristate \"Freescale i.MX SPI controllers\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\thelp\n\t  This enables support for the Freescale i.MX SPI controllers.\n\nconfig SPI_INGENIC\n\ttristate \"Ingenic SoCs SPI controller\"\n\tdepends on MACH_INGENIC || COMPILE_TEST\n\thelp\n\t  This enables support for the Ingenic SoCs SPI controller.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called spi-ingenic.\n\nconfig SPI_INTEL\n\ttristate\n\nconfig SPI_INTEL_PCI\n\ttristate \"Intel PCH/PCU SPI flash PCI driver\"\n\tdepends on PCI\n\tdepends on X86 || COMPILE_TEST\n\tdepends on SPI_MEM\n\tselect SPI_INTEL\n\thelp\n\t  This enables PCI support for the Intel PCH/PCU SPI controller in\n\t  master mode. This controller is used to hold BIOS and other\n\t  persistent settings. Controllers present in modern Intel hardware\n\t  only work in hardware sequencing mode, this means that the\n\t  controller exposes a subset of operations that makes it safer to\n\t  use. Using this driver it is possible to upgrade BIOS directly\n\t  from Linux.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called spi-intel-pci.\n\nconfig SPI_INTEL_PLATFORM\n\ttristate \"Intel PCH/PCU SPI flash platform driver (DANGEROUS)\"\n\tdepends on X86 || COMPILE_TEST\n\tdepends on SPI_MEM\n\tselect SPI_INTEL\n\thelp\n\t  This enables platform support for the Intel PCH/PCU SPI\n\t  controller in master mode that is used to hold BIOS and other\n\t  persistent settings. Most of these controllers work in\n\t  software sequencing mode, which means that the controller\n\t  exposes the low level SPI-NOR opcodes to the software. Using\n\t  this driver it is possible to upgrade BIOS directly from Linux.\n\n\t  Say N here unless you know what you are doing. Overwriting the\n\t  SPI flash may render the system unbootable.\n\n\t  To compile this driver as a module, choose M here: the module\n\t  will be called spi-intel-platform.\n\nconfig SPI_JCORE\n\ttristate \"J-Core SPI Master\"\n\tdepends on OF && (SUPERH || COMPILE_TEST)\n\thelp\n\t  This enables support for the SPI master controller in the J-Core\n\t  synthesizable, open source SoC.\n\nconfig SPI_LM70_LLP\n\ttristate \"Parallel port adapter for LM70 eval board (DEVELOPMENT)\"\n\tdepends on PARPORT\n\tselect SPI_BITBANG\n\thelp\n\t  This driver supports the NS LM70 LLP Evaluation Board,\n\t  which interfaces to an LM70 temperature sensor using\n\t  a parallel port.\n\nconfig SPI_LOONGSON_CORE\n\ttristate\n\tdepends on LOONGARCH || COMPILE_TEST\n\nconfig SPI_LOONGSON_PCI\n\ttristate \"Loongson SPI Controller PCI Driver Support\"\n\tselect SPI_LOONGSON_CORE\n\tdepends on PCI && (LOONGARCH || COMPILE_TEST)\n\thelp\n\t  This bus driver supports the Loongson SPI hardware controller in\n\t  the Loongson platforms and supports to use PCI framework to\n\t  register SPI device resources.\n\t  Say Y or M here if you want to use the SPI controller on\n\t  Loongson platform.\n\nconfig SPI_LOONGSON_PLATFORM\n\ttristate \"Loongson SPI Controller Platform Driver Support\"\n\tselect SPI_LOONGSON_CORE\n\tdepends on OF && (LOONGARCH || COMPILE_TEST)\n\thelp\n\t  This bus driver supports the Loongson SPI hardware controller in\n\t  the Loongson platforms and supports to use DTS framework to\n\t  register SPI device resources.\n\t  Say Y or M here if you want to use the SPI controller on\n\t  Loongson platform.\n\nconfig SPI_LP8841_RTC\n\ttristate \"ICP DAS LP-8841 SPI Controller for RTC\"\n\tdepends on MACH_PXA27X_DT || COMPILE_TEST\n\thelp\n\t  This driver provides an SPI master device to drive Maxim\n\t  DS-1302 real time clock.\n\n\t  Say N here unless you plan to run the kernel on an ICP DAS\n\t  LP-8x4x industrial computer.\n\nconfig SPI_MPC52xx\n\ttristate \"Freescale MPC52xx SPI (non-PSC) controller support\"\n\tdepends on PPC_MPC52xx\n\thelp\n\t  This drivers supports the MPC52xx SPI controller in master SPI\n\t  mode.\n\nconfig SPI_MPC52xx_PSC\n\ttristate \"Freescale MPC52xx PSC SPI controller\"\n\tdepends on PPC_MPC52xx\n\thelp\n\t  This enables using the Freescale MPC52xx Programmable Serial\n\t  Controller in master SPI mode.\n\nconfig SPI_MPC512x_PSC\n\ttristate \"Freescale MPC512x PSC SPI controller\"\n\tdepends on PPC_MPC512x\n\thelp\n\t  This enables using the Freescale MPC5121 Programmable Serial\n\t  Controller in SPI master mode.\n\nconfig SPI_FSL_LIB\n\ttristate\n\tdepends on OF\n\nconfig SPI_FSL_CPM\n\ttristate\n\tdepends on FSL_SOC\n\nconfig SPI_FSL_SPI\n\ttristate \"Freescale SPI controller and Aeroflex Gaisler GRLIB SPI controller\"\n\tdepends on OF\n\tselect SPI_FSL_LIB\n\tselect SPI_FSL_CPM if FSL_SOC\n\thelp\n\t  This enables using the Freescale SPI controllers in master mode.\n\t  MPC83xx platform uses the controller in cpu mode or CPM/QE mode.\n\t  MPC8569 uses the controller in QE mode, MPC8610 in cpu mode.\n\t  This also enables using the Aeroflex Gaisler GRLIB SPI controller in\n\t  master mode.\n\nconfig SPI_FSL_DSPI\n\ttristate \"Freescale DSPI controller\"\n\tselect REGMAP_MMIO\n\tdepends on SOC_VF610 || SOC_LS1021A || ARCH_LAYERSCAPE || M5441x || COMPILE_TEST\n\thelp\n\t  This enables support for the Freescale DSPI controller in master\n\t  mode. VF610, LS1021A and ColdFire platforms uses the controller.\n\nconfig SPI_FSL_ESPI\n\ttristate \"Freescale eSPI controller\"\n\tdepends on FSL_SOC\n\thelp\n\t  This enables using the Freescale eSPI controllers in master mode.\n\t  From MPC8536, 85xx platform uses the controller, and all P10xx,\n\t  P20xx, P30xx,P40xx, P50xx uses this controller.\n\nconfig SPI_MESON_SPICC\n\ttristate \"Amlogic Meson SPICC controller\"\n\tdepends on COMMON_CLK\n\tdepends on ARCH_MESON || COMPILE_TEST\n\thelp\n\t  This enables master mode support for the SPICC (SPI communication\n\t  controller) available in Amlogic Meson SoCs.\n\nconfig SPI_MESON_SPIFC\n\ttristate \"Amlogic Meson SPIFC controller\"\n\tdepends on ARCH_MESON || COMPILE_TEST\n\tselect REGMAP_MMIO\n\thelp\n\t  This enables master mode support for the SPIFC (SPI flash\n\t  controller) available in Amlogic Meson SoCs.\n\nconfig SPI_MICROCHIP_CORE\n\ttristate \"Microchip FPGA SPI controllers\"\n\tdepends on SPI_MASTER\n\thelp\n\t  This enables the SPI driver for Microchip FPGA SPI controllers.\n\t  Say Y or M here if you want to use the \"hard\" controllers on\n\t  PolarFire SoC.\n\t  If built as a module, it will be called spi-microchip-core.\n\nconfig SPI_MICROCHIP_CORE_QSPI\n\ttristate \"Microchip FPGA QSPI controllers\"\n\tdepends on SPI_MASTER\n\thelp\n\t  This enables the QSPI driver for Microchip FPGA QSPI controllers.\n\t  Say Y or M here if you want to use the QSPI controllers on\n\t  PolarFire SoC.\n\t  If built as a module, it will be called spi-microchip-core-qspi.\n\nconfig SPI_MT65XX\n\ttristate \"MediaTek SPI controller\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\thelp\n\t  This selects the MediaTek(R) SPI bus driver.\n\t  If you want to use MediaTek(R) SPI interface,\n\t  say Y or M here.If you are not sure, say N.\n\t  SPI drivers for Mediatek MT65XX and MT81XX series ARM SoCs.\n\nconfig SPI_MT7621\n\ttristate \"MediaTek MT7621 SPI Controller\"\n\tdepends on RALINK || COMPILE_TEST\n\thelp\n\t  This selects a driver for the MediaTek MT7621 SPI Controller.\n\nconfig SPI_MTK_NOR\n\ttristate \"MediaTek SPI NOR controller\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\thelp\n\t  This enables support for SPI NOR controller found on MediaTek\n\t  ARM SoCs. This is a controller specifically for SPI NOR flash.\n\t  It can perform generic SPI transfers up to 6 bytes via generic\n\t  SPI interface as well as several SPI NOR specific instructions\n\t  via SPI MEM interface.\n\nconfig SPI_MTK_SNFI\n\ttristate \"MediaTek SPI NAND Flash Interface\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\tdepends on MTD_NAND_ECC_MEDIATEK\n\thelp\n\t  This enables support for SPI-NAND mode on the MediaTek NAND\n\t  Flash Interface found on MediaTek ARM SoCs. This controller\n\t  is implemented as a SPI-MEM controller with pipelined ECC\n\t  capcability.\n\nconfig SPI_WPCM_FIU\n\ttristate \"Nuvoton WPCM450 Flash Interface Unit\"\n\tdepends on ARCH_NPCM || COMPILE_TEST\n\tselect REGMAP\n\thelp\n\t  This enables support got the Flash Interface Unit SPI controller\n\t  present in the Nuvoton WPCM450 SoC.\n\n\t  This driver does not support generic SPI. The implementation only\n\t  supports the spi-mem interface.\n\nconfig SPI_NPCM_FIU\n\ttristate \"Nuvoton NPCM FLASH Interface Unit\"\n\tdepends on ARCH_NPCM || COMPILE_TEST\n\tdepends on OF && HAS_IOMEM\n\thelp\n\t  This enables support for the Flash Interface Unit SPI controller\n\t  in master mode.\n\t  This driver does not support generic SPI. The implementation only\n\t  supports spi-mem interface.\n\nconfig SPI_NPCM_PSPI\n\ttristate \"Nuvoton NPCM PSPI Controller\"\n\tdepends on ARCH_NPCM || COMPILE_TEST\n\thelp\n\t  This driver provides support for Nuvoton NPCM BMC\n\t  Peripheral SPI controller in master mode.\n\nconfig SPI_LANTIQ_SSC\n\ttristate \"Lantiq SSC SPI controller\"\n\tdepends on LANTIQ || X86 || COMPILE_TEST\n\thelp\n\t  This driver supports the Lantiq SSC SPI controller in master\n\t  mode. This controller is found on Intel (former Lantiq) SoCs like\n\t  the Danube, Falcon, xRX200, xRX300, Lightning Mountain.\n\nconfig SPI_OC_TINY\n\ttristate \"OpenCores tiny SPI\"\n\tdepends on GPIOLIB || COMPILE_TEST\n\tselect SPI_BITBANG\n\thelp\n\t  This is the driver for OpenCores tiny SPI master controller.\n\nconfig SPI_OCTEON\n\ttristate \"Cavium OCTEON SPI controller\"\n\tdepends on CAVIUM_OCTEON_SOC\n\thelp\n\t  SPI host driver for the hardware found on some Cavium OCTEON\n\t  SOCs.\n\nconfig SPI_OMAP_UWIRE\n\ttristate \"OMAP1 MicroWire\"\n\tdepends on ARCH_OMAP1 || (ARM && COMPILE_TEST)\n\tselect SPI_BITBANG\n\thelp\n\t  This hooks up to the MicroWire controller on OMAP1 chips.\n\nconfig SPI_OMAP24XX\n\ttristate \"McSPI driver for OMAP\"\n\tdepends on ARCH_OMAP2PLUS || ARCH_K3 || COMPILE_TEST\n\tselect SG_SPLIT\n\thelp\n\t  SPI master controller for OMAP24XX and later Multichannel SPI\n\t  (McSPI) modules.\n\nconfig SPI_TI_QSPI\n\ttristate \"DRA7xxx QSPI controller support\"\n\tdepends on ARCH_OMAP2PLUS || COMPILE_TEST\n\thelp\n\t  QSPI master controller for DRA7xxx used for flash devices.\n\t  This device supports single, dual and quad read support, while\n\t  it only supports single write mode.\n\nconfig SPI_ORION\n\ttristate \"Orion SPI master\"\n\tdepends on PLAT_ORION || ARCH_MVEBU || COMPILE_TEST\n\thelp\n\t  This enables using the SPI master controller on the Orion\n\t  and MVEBU chips.\n\nconfig SPI_PCI1XXXX\n\ttristate \"PCI1XXXX SPI Bus support\"\n\tdepends on PCI\n\thelp\n\t  Say \"yes\" to Enable the SPI Bus support for the PCI1xxxx card\n\t  This is a PCI to SPI Bus driver\n\t  This driver can be built as module. If so, the module will be\n\t  called as spi-pci1xxxx.\n\nconfig SPI_PIC32\n\ttristate \"Microchip PIC32 series SPI\"\n\tdepends on MACH_PIC32 || COMPILE_TEST\n\thelp\n\t  SPI driver for Microchip PIC32 SPI master controller.\n\nconfig SPI_PIC32_SQI\n\ttristate \"Microchip PIC32 Quad SPI driver\"\n\tdepends on MACH_PIC32 || COMPILE_TEST\n\thelp\n\t  SPI driver for PIC32 Quad SPI controller.\n\nconfig SPI_PL022\n\ttristate \"ARM AMBA PL022 SSP controller\"\n\tdepends on ARM_AMBA\n\tdefault y if ARCH_REALVIEW\n\tdefault y if INTEGRATOR_IMPD1\n\tdefault y if ARCH_VERSATILE\n\thelp\n\t  This selects the ARM(R) AMBA(R) PrimeCell PL022 SSP\n\t  controller. If you have an embedded system with an AMBA(R)\n\t  bus and a PL022 controller, say Y or M here.\n\nconfig SPI_PPC4xx\n\ttristate \"PPC4xx SPI Controller\"\n\tdepends on PPC32 && 4xx\n\tselect SPI_BITBANG\n\thelp\n\t  This selects a driver for the PPC4xx SPI Controller.\n\nconfig SPI_PXA2XX\n\ttristate \"PXA2xx SSP SPI master\"\n\tdepends on ARCH_PXA || ARCH_MMP || PCI || ACPI || COMPILE_TEST\n\tselect PXA_SSP if ARCH_PXA || ARCH_MMP\n\thelp\n\t  This enables using a PXA2xx or Sodaville SSP port as a SPI master\n\t  controller. The driver can be configured to use any SSP port and\n\t  additional documentation can be found a Documentation/spi/pxa2xx.rst.\n\nconfig SPI_PXA2XX_PCI\n\tdef_tristate SPI_PXA2XX && PCI && COMMON_CLK\n\nconfig SPI_ROCKCHIP\n\ttristate \"Rockchip SPI controller driver\"\n\tdepends on ARCH_ROCKCHIP || COMPILE_TEST\n\thelp\n\t  This selects a driver for Rockchip SPI controller.\n\n\t  If you say yes to this option, support will be included for\n\t  RK3066, RK3188 and RK3288 families of SPI controller.\n\t  Rockchip SPI controller support DMA transport and PIO mode.\n\t  The main usecase of this controller is to use spi flash as boot\n\t  device.\n\nconfig SPI_ROCKCHIP_SFC\n\ttristate \"Rockchip Serial Flash Controller (SFC)\"\n\tdepends on ARCH_ROCKCHIP || COMPILE_TEST\n\tdepends on HAS_IOMEM && HAS_DMA\n\thelp\n\t  This enables support for Rockchip serial flash controller. This\n\t  is a specialized controller used to access SPI flash on some\n\t  Rockchip SOCs.\n\n\t  ROCKCHIP SFC supports DMA and PIO modes. When DMA is not available,\n\t  the driver automatically falls back to PIO mode.\n\nconfig SPI_RB4XX\n\ttristate \"Mikrotik RB4XX SPI master\"\n\tdepends on SPI_MASTER && ATH79\n\thelp\n\t  SPI controller driver for the Mikrotik RB4xx series boards.\n\nconfig SPI_RPCIF\n\ttristate \"Renesas RPC-IF SPI driver\"\n\tdepends on RENESAS_RPCIF\n\thelp\n\t  SPI driver for Renesas R-Car Gen3 or RZ/G2 RPC-IF.\n\nconfig SPI_RSPI\n\ttristate \"Renesas RSPI/QSPI controller\"\n\tdepends on SUPERH || ARCH_RENESAS || COMPILE_TEST\n\thelp\n\t  SPI driver for Renesas RSPI and QSPI blocks.\n\nconfig SPI_RZV2M_CSI\n\ttristate \"Renesas RZ/V2M CSI controller\"\n\tdepends on ARCH_RENESAS || COMPILE_TEST\n\thelp\n\t  SPI driver for Renesas RZ/V2M Clocked Serial Interface (CSI)\n\nconfig SPI_QCOM_QSPI\n\ttristate \"QTI QSPI controller\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  QSPI(Quad SPI) driver for Qualcomm QSPI controller.\n\nconfig SPI_QUP\n\ttristate \"Qualcomm SPI controller with QUP interface\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  Qualcomm Universal Peripheral (QUP) core is an AHB slave that\n\t  provides a common data path (an output FIFO and an input FIFO)\n\t  for serial peripheral interface (SPI) mini-core. SPI in master\n\t  mode supports up to 50MHz, up to four chip selects, programmable\n\t  data path from 4 bits to 32 bits and numerous protocol variants.\n\n\t  This driver can also be built as a module.  If so, the module\n\t  will be called spi_qup.\n\nconfig SPI_QCOM_GENI\n\ttristate \"Qualcomm GENI based SPI controller\"\n\tdepends on QCOM_GENI_SE\n\thelp\n\t  This driver supports GENI serial engine based SPI controller in\n\t  master mode on the Qualcomm Technologies Inc.'s SoCs. If you say\n\t  yes to this option, support will be included for the built-in SPI\n\t  interface on the Qualcomm Technologies Inc.'s SoCs.\n\n\t  This driver can also be built as a module.  If so, the module\n\t  will be called spi-geni-qcom.\n\nconfig SPI_S3C64XX\n\ttristate \"Samsung S3C64XX/Exynos SoC series type SPI\"\n\tdepends on (PLAT_SAMSUNG || ARCH_S5PV210 || ARCH_EXYNOS || COMPILE_TEST)\n\thelp\n\t  SPI driver for Samsung S3C64XX, S5Pv210 and Exynos SoCs.\n\t  Choose Y/M here only if you build for such Samsung SoC.\n\nconfig SPI_SC18IS602\n\ttristate \"NXP SC18IS602/602B/603 I2C to SPI bridge\"\n\tdepends on I2C\n\thelp\n\t  SPI driver for NXP SC18IS602/602B/603 I2C to SPI bridge.\n\nconfig SPI_SH_MSIOF\n\ttristate \"SuperH MSIOF SPI controller\"\n\tdepends on HAVE_CLK\n\tdepends on ARCH_SHMOBILE || ARCH_RENESAS || COMPILE_TEST\n\thelp\n\t  SPI driver for SuperH and SH Mobile MSIOF blocks.\n\nconfig SPI_SH\n\ttristate \"SuperH SPI controller\"\n\tdepends on SUPERH || COMPILE_TEST\n\thelp\n\t  SPI driver for SuperH SPI blocks.\n\nconfig SPI_SH_SCI\n\ttristate \"SuperH SCI SPI controller\"\n\tdepends on SUPERH\n\tselect SPI_BITBANG\n\thelp\n\t  SPI driver for SuperH SCI blocks.\n\nconfig SPI_SH_HSPI\n\ttristate \"SuperH HSPI controller\"\n\tdepends on ARCH_RENESAS || COMPILE_TEST\n\thelp\n\t  SPI driver for SuperH HSPI blocks.\n\nconfig SPI_SIFIVE\n\ttristate \"SiFive SPI controller\"\n\tdepends on HAS_IOMEM\n\thelp\n\t  This exposes the SPI controller IP from SiFive.\n\nconfig SPI_SLAVE_MT27XX\n\ttristate \"MediaTek SPI slave device\"\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\tdepends on SPI_SLAVE\n\thelp\n\t  This selects the MediaTek(R) SPI slave device driver.\n\t  If you want to use MediaTek(R) SPI slave interface,\n\t  say Y or M here.If you are not sure, say N.\n\t  SPI slave drivers for Mediatek MT27XX series ARM SoCs.\n\nconfig SPI_SN_F_OSPI\n\ttristate \"Socionext F_OSPI SPI flash controller\"\n\tdepends on OF && HAS_IOMEM\n\tdepends on SPI_MEM\n\thelp\n\t  This enables support for the Socionext F_OSPI controller\n\t  for connecting an SPI Flash memory over up to 8-bit wide bus.\n\t  It supports indirect access mode only.\n\nconfig SPI_SPRD\n\ttristate \"Spreadtrum SPI controller\"\n\tdepends on ARCH_SPRD || COMPILE_TEST\n\thelp\n\t  SPI driver for Spreadtrum SoCs.\n\nconfig SPI_SPRD_ADI\n\ttristate \"Spreadtrum ADI controller\"\n\tdepends on ARCH_SPRD || COMPILE_TEST\n\tdepends on HWSPINLOCK || (COMPILE_TEST && !HWSPINLOCK)\n\thelp\n\t  ADI driver based on SPI for Spreadtrum SoCs.\n\nconfig SPI_STM32\n\ttristate \"STMicroelectronics STM32 SPI controller\"\n\tdepends on ARCH_STM32 || COMPILE_TEST\n\tselect SPI_SLAVE\n\thelp\n\t  SPI driver for STMicroelectronics STM32 SoCs.\n\n\t  STM32 SPI controller supports DMA and PIO modes. When DMA\n\t  is not available, the driver automatically falls back to\n\t  PIO mode.\n\nconfig SPI_STM32_QSPI\n\ttristate \"STMicroelectronics STM32 QUAD SPI controller\"\n\tdepends on ARCH_STM32 || COMPILE_TEST\n\tdepends on OF\n\tdepends on SPI_MEM\n\thelp\n\t  This enables support for the Quad SPI controller in master mode.\n\t  This driver does not support generic SPI. The implementation only\n\t  supports spi-mem interface.\n\nconfig SPI_ST_SSC4\n\ttristate \"STMicroelectronics SPI SSC-based driver\"\n\tdepends on ARCH_STI || COMPILE_TEST\n\thelp\n\t  STMicroelectronics SoCs support for SPI. If you say yes to\n\t  this option, support will be included for the SSC driven SPI.\n\nconfig SPI_SUN4I\n\ttristate \"Allwinner A10 SoCs SPI controller\"\n\tdepends on ARCH_SUNXI || COMPILE_TEST\n\thelp\n\t  SPI driver for Allwinner sun4i, sun5i and sun7i SoCs\n\nconfig SPI_SUN6I\n\ttristate \"Allwinner A31 SPI controller\"\n\tdepends on ARCH_SUNXI || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\thelp\n\t  This enables using the SPI controller on the Allwinner A31 SoCs.\n\nconfig SPI_SUNPLUS_SP7021\n\ttristate \"Sunplus SP7021 SPI controller\"\n\tdepends on SOC_SP7021 || COMPILE_TEST\n\thelp\n\t  This enables Sunplus SP7021 SPI controller driver on the SP7021 SoCs.\n\t  This driver can also be built as a module. If so, the module will be\n\t  called as spi-sunplus-sp7021.\n\n\t  If you have a  Sunplus SP7021 platform say Y here.\n\t  If unsure, say N.\n\nconfig SPI_SYNQUACER\n\ttristate \"Socionext's SynQuacer HighSpeed SPI controller\"\n\tdepends on ARCH_SYNQUACER || COMPILE_TEST\n\thelp\n\t  SPI driver for Socionext's High speed SPI controller which provides\n\t  various operating modes for interfacing to serial peripheral devices\n\t  that use the de-facto standard SPI protocol.\n\n\t  It also supports the new dual-bit and quad-bit SPI protocol.\n\nconfig SPI_MXIC\n\ttristate \"Macronix MX25F0A SPI controller\"\n\tdepends on SPI_MASTER\n\timply MTD_NAND_ECC_MXIC\n\thelp\n\t  This selects the Macronix MX25F0A SPI controller driver.\n\nconfig SPI_MXS\n\ttristate \"Freescale MXS SPI controller\"\n\tdepends on ARCH_MXS\n\tselect STMP_DEVICE\n\thelp\n\t  SPI driver for Freescale MXS devices.\n\nconfig SPI_TEGRA210_QUAD\n\ttristate \"NVIDIA Tegra QSPI Controller\"\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\thelp\n\t  QSPI driver for NVIDIA Tegra QSPI Controller interface. This\n\t  controller is different from the SPI controller and is available\n\t  on Tegra SoCs starting from Tegra210.\n\nconfig SPI_TEGRA114\n\ttristate \"NVIDIA Tegra114 SPI Controller\"\n\tdepends on (ARCH_TEGRA && TEGRA20_APB_DMA) || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\thelp\n\t  SPI driver for NVIDIA Tegra114 SPI Controller interface. This controller\n\t  is different than the older SoCs SPI controller and also register interface\n\t  get changed with this controller.\n\nconfig SPI_TEGRA20_SFLASH\n\ttristate \"Nvidia Tegra20 Serial flash Controller\"\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\thelp\n\t  SPI driver for Nvidia Tegra20 Serial flash Controller interface.\n\t  The main usecase of this controller is to use spi flash as boot\n\t  device.\n\nconfig SPI_TEGRA20_SLINK\n\ttristate \"Nvidia Tegra20/Tegra30 SLINK Controller\"\n\tdepends on (ARCH_TEGRA && TEGRA20_APB_DMA) || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\thelp\n\t  SPI driver for Nvidia Tegra20/Tegra30 SLINK Controller interface.\n\nconfig SPI_THUNDERX\n\ttristate \"Cavium ThunderX SPI controller\"\n\tdepends on PCI && 64BIT && (ARM64 || COMPILE_TEST)\n\thelp\n\t  SPI host driver for the hardware found on Cavium ThunderX\n\t  SOCs.\n\nconfig SPI_TOPCLIFF_PCH\n\ttristate \"Intel EG20T PCH/LAPIS Semicon IOH(ML7213/ML7223/ML7831) SPI\"\n\tdepends on PCI && (X86_32 || MIPS || COMPILE_TEST)\n\thelp\n\t  SPI driver for the Topcliff PCH (Platform Controller Hub) SPI bus\n\t  used in some x86 embedded processors.\n\n\t  This driver also supports the ML7213/ML7223/ML7831, a companion chip\n\t  for the Atom E6xx series and compatible with the Intel EG20T PCH.\n\nconfig SPI_UNIPHIER\n\ttristate \"Socionext UniPhier SPI Controller\"\n\tdepends on (ARCH_UNIPHIER || COMPILE_TEST) && OF\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables a driver for the Socionext UniPhier SoC SCSSI SPI controller.\n\n\t  UniPhier SoCs have SCSSI and MCSSI SPI controllers.\n\t  Every UniPhier SoC has SCSSI which supports single channel.\n\t  Older UniPhier Pro4/Pro5 also has MCSSI which support multiple channels.\n\t  This driver supports SCSSI only.\n\n\t  If your SoC supports SCSSI, say Y here.\n\nconfig SPI_XCOMM\n\ttristate \"Analog Devices AD-FMCOMMS1-EBZ SPI-I2C-bridge driver\"\n\tdepends on I2C\n\thelp\n\t  Support for the SPI-I2C bridge found on the Analog Devices\n\t  AD-FMCOMMS1-EBZ board.\n\nconfig SPI_XILINX\n\ttristate \"Xilinx SPI controller common module\"\n\tdepends on HAS_IOMEM\n\tselect SPI_BITBANG\n\thelp\n\t  This exposes the SPI controller IP from the Xilinx EDK.\n\n\t  See the \"OPB Serial Peripheral Interface (SPI) (v1.00e)\"\n\t  Product Specification document (DS464) for hardware details.\n\n\t  Or for the DS570, see \"XPS Serial Peripheral Interface (SPI) (v2.00b)\"\n\nconfig SPI_XLP\n\ttristate \"Cavium ThunderX2 SPI controller driver\"\n\tdepends on ARCH_THUNDER2 || COMPILE_TEST\n\thelp\n\t  Enable support for the SPI controller on the Cavium ThunderX2.\n\t  (Originally on Netlogic XLP SoCs.)\n\n\t  If you have a Cavium ThunderX2 platform say Y here.\n\t  If unsure, say N.\n\nconfig SPI_XTENSA_XTFPGA\n\ttristate \"Xtensa SPI controller for xtfpga\"\n\tdepends on (XTENSA && XTENSA_PLATFORM_XTFPGA) || COMPILE_TEST\n\tselect SPI_BITBANG\n\thelp\n\t  SPI driver for xtfpga SPI master controller.\n\n\t  This simple SPI master controller is built into xtfpga bitstreams\n\t  and is used to control daughterboard audio codec. It always transfers\n\t  16 bit words in SPI mode 0, automatically asserting CS on transfer\n\t  start and deasserting on end.\n\nconfig SPI_ZYNQ_QSPI\n\ttristate \"Xilinx Zynq QSPI controller\"\n\tdepends on ARCH_ZYNQ || COMPILE_TEST\n\tdepends on SPI_MEM\n\thelp\n\t  This enables support for the Zynq Quad SPI controller\n\t  in master mode.\n\t  This controller only supports SPI memory interface.\n\nconfig SPI_ZYNQMP_GQSPI\n\ttristate \"Xilinx ZynqMP GQSPI controller\"\n\tdepends on (SPI_MEM && HAS_DMA) || COMPILE_TEST\n\thelp\n\t  Enables Xilinx GQSPI controller driver for Zynq UltraScale+ MPSoC.\n\t  This controller only supports SPI memory interface.\n\nconfig SPI_AMD\n\ttristate \"AMD SPI controller\"\n\tdepends on SPI_MASTER || COMPILE_TEST\n\thelp\n\t  Enables SPI controller driver for AMD SoC.\n\n#\n# Add new SPI master controllers in alphabetical order above this line\n#\n\ncomment \"SPI Multiplexer support\"\n\nconfig SPI_MUX\n\ttristate \"SPI multiplexer support\"\n\tselect MULTIPLEXER\n\thelp\n\t  This adds support for SPI multiplexers. Each SPI mux will be\n\t  accessible as a SPI controller, the devices behind the mux will appear\n\t  to be chip selects on this controller. It is still necessary to\n\t  select one or more specific mux-controller drivers.\n\n#\n# There are lots of SPI device types, with sensors and memory\n# being probably the most widely used ones.\n#\ncomment \"SPI Protocol Masters\"\n\nconfig SPI_SPIDEV\n\ttristate \"User mode SPI device driver support\"\n\thelp\n\t  This supports user mode SPI protocol drivers.\n\nconfig SPI_LOOPBACK_TEST\n\ttristate \"spi loopback test framework support\"\n\tdepends on m\n\thelp\n\t  This enables the SPI loopback testing framework driver\n\n\t  primarily used for development of spi_master drivers\n\t  and to detect regressions\n\nconfig SPI_TLE62X0\n\ttristate \"Infineon TLE62X0 (for power switching)\"\n\tdepends on SYSFS\n\thelp\n\t  SPI driver for Infineon TLE62X0 series line driver chips,\n\t  such as the TLE6220, TLE6230 and TLE6240.  This provides a\n\t  sysfs interface, with each line presented as a kind of GPIO\n\t  exposing both switch control and diagnostic feedback.\n\n#\n# Add new SPI protocol masters in alphabetical order above this line\n#\n\nendif # SPI_MASTER\n\n#\n# SLAVE side ... listening to other SPI masters\n#\n\nconfig SPI_SLAVE\n\tbool \"SPI slave protocol handlers\"\n\thelp\n\t  If your system has a slave-capable SPI controller, you can enable\n\t  slave protocol handlers.\n\nif SPI_SLAVE\n\nconfig SPI_SLAVE_TIME\n\ttristate \"SPI slave handler reporting boot up time\"\n\thelp\n\t  SPI slave handler responding with the time of reception of the last\n\t  SPI message.\n\nconfig SPI_SLAVE_SYSTEM_CONTROL\n\ttristate \"SPI slave handler controlling system state\"\n\thelp\n\t  SPI slave handler to allow remote control of system reboot, power\n\t  off, halt, and suspend.\n\nendif # SPI_SLAVE\n\nconfig SPI_DYNAMIC\n\tdef_bool ACPI || OF_DYNAMIC || SPI_SLAVE\n\nendif # SPI\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}