============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 24 2025  04:38:57 pm
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-43 ps) Setup Check with Pin dutty/S_buff/bit7/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit7/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     124                  
       Uncertainty:-      14                  
     Required Time:=    1293                  
      Launch Clock:-       0                  
         Data Path:-    1336                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                     56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       4 17.9    78   414     414 
  dutty/g24236/Y            -       C->Y   R     sky130_fd_sc_hd__nand3_2       2 11.1    85   106     520 
  dutty/g24202/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2         2 12.7    40    58     578 
  dutty/g65/Y               -       A->Y   R     sky130_fd_sc_hd__inv_4         3 14.1    47    59     636 
  dutty/g24201/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2         3 13.2    34    47     683 
  dutty/g23862/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  3.3    47    44     728 
  dutty/g46/Y               -       B1->Y  F     sky130_fd_sc_hd__o21ai_1       2  8.4    84    88     816 
  dutty/g45/Y               -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  5.9    51    75     891 
  dutty/g24600/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2       1  9.6    49    59     950 
  dutty/g24599/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_4       2 12.6    59    66    1016 
  dutty/g24763/Y            -       C->Y   F     sky130_fd_sc_hd__nand4_4       1  5.6    68    92    1108 
  dutty/g24596/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  5.7    50    68    1176 
  dutty/g24595/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_2       1  6.1    60    63    1239 
  dutty/g24653/Y            -       A->Y   R     sky130_fd_sc_hd__clkinv_2      1  5.7    32    52    1290 
  dutty/g24652/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_2       1  3.2    44    46    1336 
  dutty/S_buff/bit7/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1336 
#----------------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-41 ps) Setup Check with Pin dutty/S_buff/bit4/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit4/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     124                  
       Uncertainty:-      14                  
     Required Time:=    1294                  
      Launch Clock:-       0                  
         Data Path:-    1335                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -       R     (arrival)                      56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q  F     sky130_fd_sc_hd__dfrtp_2        4 17.9    78   414     414 
  dutty/g24236/Y            -       C->Y    R     sky130_fd_sc_hd__nand3_2        2 11.1    85   106     520 
  dutty/g24235/Y            -       A->Y    F     sky130_fd_sc_hd__inv_2          6 25.6    64    80     600 
  dutty/g69/Y               -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_2      2  6.5    48   131     731 
  dutty/g23459/Y            -       A->Y    R     sky130_fd_sc_hd__nand2_1        1  5.8    70    74     805 
  dutty/g23430/Y            -       B1->Y   F     sky130_fd_sc_hd__o21ai_2        2  6.5    45    62     867 
  dutty/g23394/Y            -       A->Y    R     sky130_fd_sc_hd__nand2_1        2  6.6    77    78     945 
  dutty/g523/Y              -       A->Y    F     sky130_fd_sc_hd__nand2_1        1  3.6    42    58    1002 
  dutty/g517/Y              -       B->Y    R     sky130_fd_sc_hd__nand2b_1       1  3.6    57    68    1071 
  dutty/g512/Y              -       A->Y    F     sky130_fd_sc_hd__nand3_1        1  3.5    58    67    1138 
  dutty/g511/Y              -       B1->Y   R     sky130_fd_sc_hd__a21oi_1        1  3.7   124   127    1265 
  dutty/g214/Y              -       B->Y    F     sky130_fd_sc_hd__nand2_1        1  3.2    43    70    1335 
  dutty/S_buff/bit4/q_reg/D -       -       F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1335 
#------------------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-39 ps) Setup Check with Pin dutty/S_buff/bit6/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit6/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     130                  
       Uncertainty:-      14                  
     Required Time:=    1288                  
      Launch Clock:-       0                  
         Data Path:-    1327                  
             Slack:=     -39                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2      4 19.0   110   381     381 
  dutty/g24236/Y            -       C->Y   F     sky130_fd_sc_hd__nand3_2      2 10.5    87   109     490 
  dutty/g24235/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        6 27.6   132   138     628 
  dutty/g23776/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2        2  8.3    42    57     684 
  dutty/g23512/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    74    72     756 
  dutty/g24417/Y            -       B->Y   F     sky130_fd_sc_hd__nand2_2      5 14.9    71    86     843 
  dutty/g23467/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    72    84     927 
  dutty/g23422/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2      4 12.1    60    72    1000 
  dutty/g1839/Y             -       B->Y   R     sky130_fd_sc_hd__nand2_1      1  6.0    73    88    1088 
  dutty/g1832/Y             -       C->Y   F     sky130_fd_sc_hd__nand3_2      1  5.4    60    79    1167 
  dutty/g1828/Y             -       B->Y   R     sky130_fd_sc_hd__nor2_2       1  3.8    73    82    1249 
  dutty/g1827/Y             -       B->Y   F     sky130_fd_sc_hd__nand3_1      1  3.2    57    78    1327 
  dutty/S_buff/bit6/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1327 
#---------------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-31 ps) Setup Check with Pin dutty/S_buff/bit0/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) dutty/S_buff/bit0/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-      68                  
       Uncertainty:-      14                  
     Required Time:=    1350                  
      Launch Clock:-       0                  
         Data Path:-    1381                  
             Slack:=     -31                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      4 17.9    78   414     414 
  dutty/g24236/Y            -       C->Y   R     sky130_fd_sc_hd__nand3_2      2 11.1    85   106     520 
  dutty/g24202/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2        2 12.7    40    58     578 
  dutty/g65/Y               -       A->Y   R     sky130_fd_sc_hd__inv_4        3 14.1    47    59     636 
  dutty/g64/Y               -       A->Y   F     sky130_fd_sc_hd__inv_2        5 16.6    41    52     689 
  dutty/g46/Y               -       A2->Y  R     sky130_fd_sc_hd__o21ai_1      2  8.9   208   190     878 
  dutty/g45/Y               -       A->Y   F     sky130_fd_sc_hd__nand2_2      1  5.6    63    75     953 
  dutty/g24600/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_2      1 10.1    72    81    1034 
  dutty/g24599/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_4      2 11.7    41    55    1089 
  dutty/fopt24548/X         -       A->X   F     sky130_fd_sc_hd__buf_2        1  3.6    26   115    1204 
  dutty/g24766/Y            -       A->Y   R     sky130_fd_sc_hd__nand4_1      1  3.7    79    62    1267 
  dutty/g24765/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_1      1  3.6    42    58    1325 
  dutty/g41/Y               -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  3.3    50    56    1381 
  dutty/S_buff/bit0/q_reg/D -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1381 
#---------------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-18 ps) Setup Check with Pin dutty/S_buff/bit5/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) dutty/S_buff/bit5/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-      67                  
       Uncertainty:-      14                  
     Required Time:=    1350                  
      Launch Clock:-       0                  
         Data Path:-    1368                  
             Slack:=     -18                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2      4 19.0   110   381     381 
  dutty/g24236/Y            -       C->Y   F     sky130_fd_sc_hd__nand3_2      2 10.5    87   109     490 
  dutty/g24235/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        6 27.6   132   138     628 
  dutty/g23776/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2        2  8.3    42    57     684 
  dutty/g25/Y               -       A2->Y  R     sky130_fd_sc_hd__o21ai_2      3 11.9   178   167     851 
  dutty/g23445/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2      1  5.6    58    71     923 
  dutty/g24734/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_2      2 11.1    78    82    1005 
  dutty/g24224/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2      2  8.5    49    63    1068 
  dutty/g1837/Y             -       A->Y   R     sky130_fd_sc_hd__nand2_2      3  9.7    71    74    1142 
  dutty/g23345/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_1      1  3.5    40    56    1198 
  dutty/g102/Y              -       B->Y   R     sky130_fd_sc_hd__nand2_1      1  3.7    52    64    1262 
  dutty/g24603/Y            -       A->Y   F     sky130_fd_sc_hd__inv_1        1  5.6    33    48    1310 
  dutty/g43/Y               -       B->Y   R     sky130_fd_sc_hd__nand3_2      1  3.3    48    58    1368 
  dutty/S_buff/bit5/q_reg/D -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1368 
#---------------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-12 ps) Setup Check with Pin dutty/Cout_buff/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/Cout_buff/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     130                  
       Uncertainty:-      14                  
     Required Time:=    1288                  
      Launch Clock:-       0                  
         Data Path:-    1300                  
             Slack:=     -12                  

#-------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[2]/CLK   -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[2]/Q     -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      3 15.4    73   408     408 
  dutty/g24011/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        1  5.9    40    62     469 
  dutty/g24492/Y          -       B->Y   F     sky130_fd_sc_hd__nand3_2      2 10.5    84    90     560 
  dutty/g24493/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        2 15.9    82    99     659 
  dutty/g24192/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_2      2 14.6    71    83     742 
  dutty/g202/Y            -       B->Y   R     sky130_fd_sc_hd__nand2_4      3 16.2    70    93     835 
  dutty/g24190/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_4      2 12.5    43    56     891 
  dutty/g31/Y             -       B->Y   R     sky130_fd_sc_hd__nand2_4      3 18.4    75    85     976 
  dutty/g24541/Y          -       A->Y   F     sky130_fd_sc_hd__nand2_4      2 12.5    43    57    1034 
  dutty/g24640/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  3.7    52    59    1092 
  dutty/g18/Y             -       A->Y   F     sky130_fd_sc_hd__nand2_1      2  6.5    57    66    1158 
  dutty/g148/Y            -       A->Y   R     sky130_fd_sc_hd__nand3_1      1  3.6    67    73    1231 
  dutty/g146/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_1      1  3.2    57    68    1300 
  dutty/Cout_buff/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1300 
#-------------------------------------------------------------------------------------------------------



Path 7: MET (3 ps) Setup Check with Pin dutty/S_buff/bit3/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit3/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     132                  
       Uncertainty:-      14                  
     Required Time:=    1286                  
      Launch Clock:-       0                  
         Data Path:-    1283                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[2]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[2]/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      3 15.4    73   408     408 
  dutty/g24011/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        1  5.9    40    62     469 
  dutty/g24492/Y            -       B->Y   F     sky130_fd_sc_hd__nand3_2      2 10.5    84    90     560 
  dutty/g24493/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        2 15.9    82    99     659 
  dutty/g24192/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2      2 14.6    71    83     742 
  dutty/g202/Y              -       B->Y   R     sky130_fd_sc_hd__nand2_4      3 16.2    70    93     835 
  dutty/g24190/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_4      2 12.5    43    56     891 
  dutty/g31/Y               -       B->Y   R     sky130_fd_sc_hd__nand2_4      3 18.4    75    85     976 
  dutty/g523_dup24753/Y     -       A->Y   F     sky130_fd_sc_hd__nand2_2      2 10.4    55    68    1045 
  dutty/g24545/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_2      1  5.7    50    62    1107 
  dutty/g34/Y               -       A->Y   F     sky130_fd_sc_hd__nand3_2      1  3.6    48    53    1159 
  dutty/g24094/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  3.6    51    60    1220 
  dutty/g23295/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_1      1  3.2    62    63    1283 
  dutty/S_buff/bit3/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1283 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (8 ps) Setup Check with Pin dutty/S_buff/bit1/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit1/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     125                  
       Uncertainty:-      14                  
     Required Time:=    1293                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       8                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      4 17.9    78   414     414 
  dutty/g23641/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        2  8.9    53    74     487 
  dutty/g23964/Y            -       B->Y   F     sky130_fd_sc_hd__nand2_2      2 10.8    55    68     556 
  dutty/g23966/Y            -       B->Y   R     sky130_fd_sc_hd__nor2_2       1  6.0    95    97     653 
  dutty/g24538/Y            -       A2->Y  F     sky130_fd_sc_hd__o21ai_2      2 10.4    56    78     731 
  dutty/g92/Y               -       A->Y   R     sky130_fd_sc_hd__xnor2_1      1  6.0   183   198     929 
  dutty/g23375/Y            -       B->Y   R     sky130_fd_sc_hd__xnor2_1      1  3.8   139   146    1074 
  dutty/g23689/X            -       A2->X  R     sky130_fd_sc_hd__o211a_1      1  3.3    48   152    1226 
  dutty/g23319/Y            -       B1->Y  F     sky130_fd_sc_hd__o21ai_1      1  3.2    45    59    1285 
  dutty/S_buff/bit1/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1285 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (8 ps) Setup Check with Pin dutty/S_buff/bit2/q_reg/CLK->D
     Startpoint: (R) op_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dutty/S_buff/bit2/q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
             Setup:-     131                  
       Uncertainty:-      14                  
     Required Time:=    1287                  
      Launch Clock:-       0                  
         Data Path:-    1278                  
             Slack:=       8                  

#---------------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  op_sel_reg_reg[1]/CLK     -       -      R     (arrival)                    56    -     0     -       0 
  op_sel_reg_reg[1]/Q       -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2      4 19.0   110   381     381 
  dutty/g24236/Y            -       C->Y   F     sky130_fd_sc_hd__nand3_2      2 10.5    87   109     490 
  dutty/g24235/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2        6 27.6   132   138     628 
  dutty/g23776/Y            -       A->Y   F     sky130_fd_sc_hd__inv_2        2  8.3    42    57     684 
  dutty/g23512/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    74    72     756 
  dutty/g24417/Y            -       B->Y   F     sky130_fd_sc_hd__nand2_2      5 14.9    71    86     843 
  dutty/g23467/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    72    84     927 
  dutty/g23422/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2      4 12.1    60    72    1000 
  dutty/g24504/Y            -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.7    71    78    1078 
  dutty/g1/Y                -       A->Y   F     sky130_fd_sc_hd__nand3_2      2  6.5    63    71    1149 
  dutty/g77/Y               -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  3.6    51    66    1215 
  dutty/g24511/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_1      1  3.2    59    63    1278 
  dutty/S_buff/bit2/q_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1278 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (377 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1432            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1432            0     
                                              
      Output Delay:-     716                  
       Uncertainty:-      14                  
     Required Time:=     702                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     377                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    56    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------

