#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 12 13:11:40 2020
# Process ID: 8657
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6647.902 ; gain = 181.562 ; free physical = 27464 ; free virtual = 32386
update_compile_order -fileset sources_1
add_files -norecurse /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_fifochain.v}
update_compile_order -fileset sim_1
set_property top testbench_DDMTDSampler [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
ERROR: [VRFC 10-2989] 'C_M_AXIS_TDATA_WIDTH' is not declared [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:57]
ERROR: [VRFC 10-2865] module 'DDMTD_Sampler' ignored due to previous errors [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'M_AXIS_TSTRB' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.fifo_chain(num_fifo=10)
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_DDMTDSampler_behav/webtalk/xsim_webtalk.tcl -notrace
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Common 17-186] '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_DDMTDSampler_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Aug 12 13:15:50 2020. For additional details about this file, please refer to the WebTalk help file at /home/rsaradhy/Software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 12 13:15:50 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7097.695 ; gain = 0.000 ; free physical = 26677 ; free virtual = 31860
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 7097.695 ; gain = 0.000 ; free physical = 26521 ; free virtual = 31726
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'M_AXIS_TSTRB' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v:89]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 7769.305 ; gain = 0.000 ; free physical = 25752 ; free virtual = 31089
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.97 . Memory (MB): peak = 8109.637 ; gain = 13.875 ; free physical = 25266 ; free virtual = 30635
Restored from archive | CPU: 0.980000 secs | Memory: 8.193321 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.98 . Memory (MB): peak = 8109.637 ; gain = 13.875 ; free physical = 25266 ; free virtual = 30635
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8109.637 ; gain = 0.000 ; free physical = 25266 ; free virtual = 30636
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 8344.281 ; gain = 1246.586 ; free physical = 25057 ; free virtual = 30440
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 9631.875 ; gain = 1287.594 ; free physical = 23833 ; free virtual = 29384
INFO: [SIM-utils-36] Netlist generated:/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/testbench_DDMTDSampler_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module RAM32M16_HD10
INFO: [VRFC 10-311] analyzing module RAM32M16_HD11
INFO: [VRFC 10-311] analyzing module RAM32M16_HD12
INFO: [VRFC 10-311] analyzing module RAM32M16_HD13
INFO: [VRFC 10-311] analyzing module RAM32M16_HD14
INFO: [VRFC 10-311] analyzing module RAM32M16_HD15
INFO: [VRFC 10-311] analyzing module RAM32M16_HD16
INFO: [VRFC 10-311] analyzing module RAM32M16_HD17
INFO: [VRFC 10-311] analyzing module RAM32M16_HD18
INFO: [VRFC 10-311] analyzing module RAM32M16_HD2
INFO: [VRFC 10-311] analyzing module RAM32M16_HD3
INFO: [VRFC 10-311] analyzing module RAM32M16_HD4
INFO: [VRFC 10-311] analyzing module RAM32M16_HD5
INFO: [VRFC 10-311] analyzing module RAM32M16_HD6
INFO: [VRFC 10-311] analyzing module RAM32M16_HD7
INFO: [VRFC 10-311] analyzing module RAM32M16_HD8
INFO: [VRFC 10-311] analyzing module RAM32M16_HD9
INFO: [VRFC 10-311] analyzing module MAXIS_WriteData
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_addr_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_cmd_status
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_ibttcc
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_indet_btt
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_mssai_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_realign
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_scatter
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid2mm_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_slice
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_strb_gen2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wr_status_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wrdata_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_lite_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reg_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_register_s2mm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_rst_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_smple_sm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f_1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2_4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3_5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6_8
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7_9
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit_7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst_10
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_gpio
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_m00e_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_psr_aclk_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00mmu_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00sic_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00tr_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sawn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sbn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_swn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_axi_crossbar
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_crossbar_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_decerr_slave
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_exit
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_mmu_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fi_regulator
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_upsizer
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_splitter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_singleorder
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axi_reg_stall__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_2
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_6
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_7
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_5
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_12
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_13
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_14
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_15
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_16
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_17
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_18
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_19
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_22
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_9
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_DDMTDSampler_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testbench_DDMTDSampler_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <FIFO_FWFT> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:74]
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <LAST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 9631.875 ; gain = 2534.180 ; free physical = 23820 ; free virtual = 29380
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXIS_WriteData
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_addr_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_cmd_status
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_ibttcc
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_indet_btt
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_mssai_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_realign
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_scatter
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid2mm_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_slice
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_strb_gen2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wr_status_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wrdata_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_lite_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reg_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_register_s2mm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_rst_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_smple_sm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f_1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2_4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3_5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6_8
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7_9
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit_7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst_10
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_gpio
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_m00e_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_psr_aclk_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00mmu_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00sic_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00tr_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sawn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sbn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_swn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_axi_crossbar
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_crossbar_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_decerr_slave
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_exit
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_mmu_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fi_regulator
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_upsizer
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_splitter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_singleorder
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axi_reg_stall__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_2
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_6
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_7
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_5
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_12
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_13
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_14
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_15
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_16
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_17
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_18
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_19
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_22
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_9
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_DDMTDSampler_func_impl xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_DDMTDSampler_func_impl xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <FIRST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:74]
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <LAST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/testbench_DDMTDSampler_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXIS_WriteData
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_addr_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_cmd_status
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_fifo__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_ibttcc
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_indet_btt
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_mssai_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_realign
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_s2mm_scatter
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_sfifo_autord__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid2mm_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_skid_buf__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_slice
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_strb_gen2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wr_status_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_datamover_wrdata_cntl
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_lite_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reg_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_register_s2mm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_rst_module
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__axi_dma_smple_sm
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f_1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized0_3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__cntr_incr_decr_addn_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__dynshreg_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__srl_fifo_rbu_f__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__sync_fifo_fg__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized2_4
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized3_5
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized6_8
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_counter_updn__parameterized7_9
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_reg_bit_7
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_rst_10
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_fifo_sync__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_dma_0_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_gpio
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_gpio_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_m00e_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_psr_aclk_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00mmu_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00sic_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_s00tr_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sawn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_sbn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__bd_afc3_swn_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_base__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__xpm_memory_sdpram__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__axis_data_fifo_v2_0_2_top
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized0_0
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_counter_updn__parameterized1_1
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_base
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0__xpm_memory_base
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0
INFO: [VRFC 10-311] analyzing module design_1_data_transfer_0_0_data_transfer_v1_0_M_AXIS
INFO: [VRFC 10-311] analyzing module design_1_ps8_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__cdc_sync_0
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__lpf
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__proc_sys_reset
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__sequence_psr
INFO: [VRFC 10-311] analyzing module design_1_rst_ps8_0_100M_0__upcnt_n
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_axi_crossbar
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_crossbar_sasd
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_decerr_slave
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_crossbar_v2_1_21_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_xbar_0__axi_register_slice_v2_1_20_axic_register_slice
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1A7ZMW4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_exit
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_exit_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_mmu_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fi_regulator
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_mi_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_si_handler__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_top__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_node_v1_0_10_upsizer
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_splitter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_si_converter_v1_0_9_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_singleorder
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_transaction_regulator_v1_0_8_top
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axi_reg_stall__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_2
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_3
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_6
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter_7
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_counter__parameterized0_8
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_1
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline_5
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_pipeline__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_12
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_13
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_14
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_15
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_16
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_17
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_18
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_19
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_22
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_srl_rtl_9
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0__sc_util_v1_0_4_xpm_memory_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_DDMTDSampler_func_impl xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testbench_DDMTDSampler_func_impl xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <FIRST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:74]
ERROR: [VRFC 10-2063] Module <FIFO_DUALCLOCK_MACRO> not found while processing module instance <LAST_FIFO> [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/fifo_chain.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 13:32:03 2020...
