// Seed: 1200070968
`timescale 1ps / 1 ps
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  logic id_1, id_2;
  assign id_2 = id_0 + id_0;
endmodule
