No entry for terminal type "xterm-256color";
using dumb terminal settings.


                         PrimeWave Design Environment 

                 Version X-2025.06-1 for linux64 - Jun 19, 2025
               Based on Custom Infrastructure
Version X-2025.06-1

                    Copyright (c) 2004 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Build  (OPT) Config 11973341 compiled on Thu Jun 19 11:23:12 2025 for CentOS64 7.3
Invocation: /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee5b655962666fee8ed6c7980de498070fc2511cd128a4b2dec1cb7792ad9475425dd30d7ec8b1e946d1122c6190c499e9 -python 0 -command "source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/sim_server_init.tcl" -log /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /home/argershm/180-voltmeter/Analog/cc/lib.defs
Execution time: Mon Sep  8 17:44:15 2025
Host: claws-compute3.ece.ncsu.edu
Working directory: /home/argershm/180-voltmeter/Analog/cc


Information: Registering ICV PERC package...


> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
SimServer socket started on claws-compute3.ece.ncsu.edu:42737
> 
Information: Launching Waveform Viewer "cd /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/../packages/swv/bin/swv  -bg_gui=shell  -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_kdmDT3 -unique_string 424077b79e1069eef0bb50b7d845efaed6c7980de498070fc2511cd128a4b2dec1cb7792ad94754215911dea03ed9e144486769751bad91376f47198451c7978 -lic_type 2   -parent_cc_pid 3874231  > /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/logs/viewer.log 2>&1"
> 
==== Received Msg ====
len=196 sourceSoc=sock491a0f80 msgIndex=0 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite 
> 

> 
==== Received Msg ====
len=35 sourceSoc=sock491a0f80 msgIndex=0 rawMsg=evalCmd ::wf::updateViewerLicense 2
> 

> 
==== Received Msg ====
len=35 sourceSoc=sock491a0f80 msgIndex=1 rawMsg=evalCmd ::wf::updateViewerLicense 2
> 

> 
Information: Info: Waveform format selected is PSF. Synopsys recommends using the WDF format with the <HSPICE/FineSim> simulator.
WDF is an optimal format that improves viewing performance and reduces disk usage while PSF is a 3rd party format and support "as-is".
To change the format, open the Setup -> Environment menu and select the WDF format. (PW-642)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
/mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
> 
Loading: Callback files...
> 

[INFO] : Loading display.tcl from /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE

 if you wish to Load other display.tcl, please set shell environment valiable "iPDK_load_display_gf180mcu" to value = 0
> 

> 
Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
> 
Warning: Could not set the value of preference xtEMIRLPEStarTcadGrdFile because it does not exist. (PREFERENCE-016)
> 
	#######################################
> 
	CC-PDK Library Name	: gf180MCU Open
> 
	#######################################
> 

> 
Netlisting
> 
/mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/analogLib
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
/mnt/apps/public/COE/synopsys_apps/customcompiler/X-2025.06-1/auxx/samples/basic
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "analogLib ideal_balun schematic" renetlisted. (NETLISTING-056)
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "argershm tb_main_opamp schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session0 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock4b4c4420 msgIndex=1 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session3 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock4f7e9f80 msgIndex=2 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task2/sim_script2.tcl 2 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session4 testbench:diff_mode_gain) : up to 3 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock507ac0c0 msgIndex=3 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task3/sim_script3.tcl 3 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
One or more circular dependency between outputs 'L'
    while executing
"error $msg"
    (procedure "_circularDependencyError" line 16)
    invoked from within
"_circularDependencyError $outputs outputDependencies"
    (procedure "_calculateOrder" line 31)
    invoked from within
"_calculateOrder $outputs outputDependencies"
    (procedure "sa::_orderOutputsForEvaluation::execute" line 16)
    invoked from within
"sa::_orderOutputsForEvaluation::execute outputs oa:0x3fbe5bc0 -evaluateAll false -saveImages false -plotSelected 0"
    invoked from within
"::sa::_orderOutputsForEvaluation $outputs"
    (procedure "getOrderedVariables" line 22)
    invoked from within
"getOrderedVariables $tb"
    (procedure "getResolvedDesignVariables" line 11)
    invoked from within
"getResolvedDesignVariables $testbench dvData"
    (procedure "sa::_utils::saveDesignVariables" line 150)
    invoked from within
"# Compiled -- no source code available
error "called a copy of a compiled script""
    (procedure "sa::_coreUtils::createSimJobArgs" line 1)
    invoked from within
"sa::_coreUtils::createSimJobArgs $tb"
    (procedure "createSimJobArgsAndLaunchSim" line 28)
    invoked from within
"createSimJobArgsAndLaunchSim $tb $masterResultsDir $progress $isNetlistAndRun"
    (procedure "createSimJobArgs" line 25)
    invoked from within
"createSimJobArgs $tb $progress $interactive $isNetlistAndRun"
    invoked from within
"db::eval {
                set progress {}
                if { ![::sa::_dsoUtils::isOptimizationProcess] } {
                    set progress [db::cr..."
> 

> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock4d1439c0 msgIndex=4 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task4/sim_script4.tcl 4 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session6 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock3f5cf840 msgIndex=5 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task5/sim_script5.tcl 5 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session8 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock49e144c0 msgIndex=6 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task6/sim_script6.tcl 6 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session9 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock49ab4250 msgIndex=7 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task7/sim_script7.tcl 7 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "argershm main_ota_compensated schematic" renetlisted. (NETLISTING-056)
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session10 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=196 sourceSoc=sock5343bc60 msgIndex=8 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.argershm.tb_main_opamp.schematic.session0/task8/sim_script8.tcl 8 saeSession0 1 overwrite 
> 

> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 

> 
Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
> 
Information: All open designs are up to date. (DESIGN_COMMANDS-100)
> 
Information: "Starting incremental netlisting for design "argershm/tb_main_opamp/schematic"..." (NETLISTING-010)
> 
Netlisting
> 
No Design Integrity rule violations found in "argershm/tb_main_opamp/schematic"
> 
Information: 
> 
Checking "analogLib/ideal_balun/schematic"
> 
No rule violations found in "analogLib/ideal_balun/schematic"
> 
Information: "Netlisting design "argershm/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
> 
Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/argershm,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/nominal/results/outputs.tcl for AVA evaluation.
> 

> 
Information: 0 of 1 testbench(es) done. (PW_GUI-714)
> 
Information: Job distribution master (saeSession0,diff_mode_gain.Simulation_Simulation session:session11 testbench:diff_mode_gain) : up to 1 job running workers.
> 
Information: Jobs distribution master quit! (PW_GUI-822)
> 
Information: 1 of 1 testbench(es) done. (PW_GUI-714)
> 
==== Received Msg ====
len=8 sourceSoc=sock5343bc60 msgIndex=2 rawMsg=idleExit
> 

> 
Information: Exiting simulation server process. (PW_GUI-984)
> 
Shutdown time: Mon Sep  8 18:05:56 2025
> 
Elapsed session real time: 21.66 minutes
> 
Session terminated. Log is at /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/logs/primewave.argershm.2025_9_8_174415_3874231.log
> 
Error: {}
> 
Information: Feature 'SynopsysCustomLayout' checked in. (LICENSE-004)
> 
Information: Feature 'CustomInfrastructure' checked in. (LICENSE-004)
> 
Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
> 