###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:20 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.176
= Slack Time                    0.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.974 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.010 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.066 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR   | 0.012 | 0.122 |   0.215 |    1.189 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2   | 0.004 | 0.032 |   0.246 |    1.221 | 
     | U442                        | A ^ -> Y ^          | BUFX2   | 0.035 | 0.052 |   0.298 |    1.273 | 
     | U441                        | A ^ -> Y v          | INVX1   | 0.053 | 0.053 |   0.351 |    1.325 | 
     | U304                        | A v -> Y v          | OR2X2   | 0.013 | 0.046 |   0.397 |    1.371 | 
     | U302                        | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.484 |    1.458 | 
     | U258                        | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.630 |    1.604 | 
     | U272                        | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   0.733 |    1.708 | 
     | U273                        | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   0.888 |    1.863 | 
     | U381                        | B v -> Y v          | AND2X2  | 0.060 | 0.136 |   1.025 |    1.999 | 
     | U380                        | A v -> Y ^          | INVX1   | 0.478 | 0.022 |   1.047 |    2.021 | 
     | U574                        | C ^ -> Y v          | OAI21X1 | 0.145 | 0.129 |   1.176 |    2.150 | 
     |                             | reg_write_addr[7] v |         | 0.145 | 0.000 |   1.176 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.171
= Slack Time                    0.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.014 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.071 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.012 | 0.124 |   0.216 |    1.195 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.001 | 0.032 |   0.248 |    1.227 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.018 | 0.044 |   0.292 |    1.271 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.050 | 0.051 |   0.343 |    1.321 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.014 | 0.043 |   0.385 |    1.364 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.485 |    1.464 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.580 |    1.559 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   0.722 |    1.701 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   0.936 |    1.915 | 
     | U575                        | C ^ -> Y v          | AOI22X1 | 0.065 | 0.133 |   1.070 |    2.048 | 
     | FE_OFCC103_n421             | A v -> Y v          | BUFX2   | 0.019 | 0.049 |   1.119 |    2.097 | 
     | U275                        | A v -> Y v          | BUFX2   | 0.006 | 0.037 |   1.156 |    2.135 | 
     | U576                        | A v -> Y ^          | INVX1   | 0.008 | 0.015 |   1.171 |    2.150 | 
     |                             | reg_write_addr[8] ^ |         | 0.008 | 0.000 |   1.171 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.167
= Slack Time                    0.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.983 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.018 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.075 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.199 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.231 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.275 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.326 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.368 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.468 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.563 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.705 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.919 | 
     | U579                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.129 |   1.065 |    2.048 | 
     | FE_OFCC101_n423             | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.110 |    2.093 | 
     | U277                        | A v -> Y v           | BUFX2   | 0.007 | 0.037 |   1.148 |    2.130 | 
     | U580                        | A v -> Y ^           | INVX1   | 0.006 | 0.019 |   1.167 |    2.150 | 
     |                             | reg_write_addr[10] ^ |         | 0.006 | 0.000 |   1.167 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.162
= Slack Time                    0.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.023 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.080 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.204 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.236 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.280 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.330 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.373 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.473 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.568 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.710 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.924 | 
     | U587                        | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.069 |    2.057 | 
     | FE_OFCC97_n427              | A v -> Y v           | BUFX2   | 0.017 | 0.047 |   1.116 |    2.104 | 
     | U281                        | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.151 |    2.139 | 
     | U588                        | A v -> Y ^           | INVX1   | 0.002 | 0.011 |   1.162 |    2.150 | 
     |                             | reg_write_addr[14] ^ |         | 0.002 | 0.000 |   1.162 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.161
= Slack Time                    0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.024 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.081 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.204 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.237 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.281 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.331 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.374 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.473 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.568 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.710 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.925 | 
     | U585                        | C ^ -> Y v           | AOI22X1 | 0.071 | 0.125 |   1.061 |    2.050 | 
     | FE_OFCC98_n426              | A v -> Y v           | BUFX2   | 0.016 | 0.047 |   1.108 |    2.097 | 
     | U280                        | A v -> Y v           | BUFX2   | 0.007 | 0.037 |   1.145 |    2.134 | 
     | U586                        | A v -> Y ^           | INVX1   | 0.000 | 0.016 |   1.161 |    2.150 | 
     |                             | reg_write_addr[13] ^ |         | 0.000 | 0.000 |   1.161 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.161
= Slack Time                    0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.024 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.081 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.204 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.237 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.281 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.331 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.374 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.473 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.568 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.710 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.925 | 
     | U607                        | C ^ -> Y v           | AOI22X1 | 0.064 | 0.133 |   1.069 |    2.058 | 
     | FE_OFCC87_n437              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.114 |    2.103 | 
     | U291                        | A v -> Y v           | BUFX2   | 0.002 | 0.034 |   1.148 |    2.136 | 
     | U608                        | A v -> Y ^           | INVX1   | 0.008 | 0.013 |   1.161 |    2.150 | 
     |                             | reg_write_addr[24] ^ |         | 0.008 | 0.000 |   1.161 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.156
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.029 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.086 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.012 | 0.124 |   0.216 |    1.210 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.001 | 0.032 |   0.248 |    1.242 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.018 | 0.044 |   0.292 |    1.286 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.050 | 0.051 |   0.343 |    1.336 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.014 | 0.043 |   0.385 |    1.379 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.485 |    1.479 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.580 |    1.574 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   0.722 |    1.716 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   0.936 |    1.930 | 
     | U577                        | C ^ -> Y v          | AOI22X1 | 0.068 | 0.129 |   1.065 |    2.059 | 
     | FE_OFCC102_n422             | A v -> Y v          | BUFX2   | 0.014 | 0.044 |   1.110 |    2.104 | 
     | U276                        | A v -> Y v          | BUFX2   | 0.008 | 0.038 |   1.148 |    2.142 | 
     | U578                        | A v -> Y ^          | INVX1   | 0.478 | 0.008 |   1.156 |    2.150 | 
     |                             | reg_write_addr[9] ^ |         | 0.478 | 0.000 |   1.156 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.156
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.029 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.086 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.210 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.242 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.286 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.337 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.379 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.479 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.574 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.716 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.930 | 
     | U609                        | C ^ -> Y v           | AOI22X1 | 0.064 | 0.134 |   1.070 |    2.064 | 
     | FE_OFCC86_n438              | A v -> Y v           | BUFX2   | 0.013 | 0.043 |   1.114 |    2.108 | 
     | U292                        | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.147 |    2.141 | 
     | U610                        | A v -> Y ^           | INVX1   | 0.001 | 0.009 |   1.156 |    2.150 | 
     |                             | reg_write_addr[25] ^ |         | 0.001 | 0.000 |   1.156 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.156
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.029 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.086 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.210 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.242 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.286 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.337 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.379 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.479 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.574 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.716 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.930 | 
     | U611                        | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.070 |    2.064 | 
     | FE_OFCC85_n439              | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.113 |    2.108 | 
     | U293                        | A v -> Y v           | BUFX2   | 0.006 | 0.036 |   1.150 |    2.144 | 
     | U612                        | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.156 |    2.150 | 
     |                             | reg_write_addr[26] ^ |         | 0.478 | 0.000 |   1.156 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.155
= Slack Time                    0.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.995 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.030 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.087 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.211 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.243 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.287 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.337 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.380 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.480 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.575 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.717 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.931 | 
     | U621                        | C ^ -> Y v           | AOI22X1 | 0.065 | 0.133 |   1.069 |    2.064 | 
     | FE_OFCC80_n444              | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.113 |    2.108 | 
     | U298                        | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   1.147 |    2.142 | 
     | U622                        | A v -> Y ^           | INVX1   | 0.478 | 0.008 |   1.155 |    2.150 | 
     |                             | reg_write_addr[31] ^ |         | 0.478 | 0.000 |   1.155 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.155
= Slack Time                    0.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.995 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.030 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.087 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.211 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.243 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.287 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.338 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.380 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.480 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.575 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.717 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.931 | 
     | U589                        | C ^ -> Y v           | AOI22X1 | 0.065 | 0.132 |   1.068 |    2.063 | 
     | FE_OFCC96_n428              | A v -> Y v           | BUFX2   | 0.016 | 0.046 |   1.114 |    2.109 | 
     | U282                        | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.149 |    2.144 | 
     | U590                        | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.155 |    2.150 | 
     |                             | reg_write_addr[15] ^ |         | 0.478 | 0.000 |   1.155 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.155
= Slack Time                    0.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.995 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.031 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.088 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.012 | 0.124 |   0.216 |    1.211 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.001 | 0.032 |   0.248 |    1.244 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.018 | 0.044 |   0.292 |    1.288 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.050 | 0.051 |   0.343 |    1.338 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.014 | 0.043 |   0.385 |    1.381 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.485 |    1.480 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.580 |    1.575 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   0.722 |    1.717 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   0.936 |    1.932 | 
     | U571                        | C ^ -> Y v          | AOI22X1 | 0.066 | 0.132 |   1.068 |    2.063 | 
     | FE_OFCC104_n419             | A v -> Y v          | BUFX2   | 0.013 | 0.044 |   1.112 |    2.107 | 
     | U453                        | A v -> Y v          | BUFX2   | 0.004 | 0.035 |   1.147 |    2.142 | 
     | U572                        | A v -> Y ^          | INVX1   | 0.478 | 0.008 |   1.154 |    2.150 | 
     |                             | reg_write_addr[6] ^ |         | 0.478 | 0.000 |   1.155 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.154
= Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.031 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.088 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.212 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.244 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.288 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.339 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.381 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.481 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.576 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.718 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.932 | 
     | U613                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.117 |   1.053 |    2.049 | 
     | FE_OFCC84_n440              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.098 |    2.094 | 
     | U294                        | A v -> Y v           | BUFX2   | 0.009 | 0.039 |   1.136 |    2.132 | 
     | U614                        | A v -> Y ^           | INVX1   | 0.002 | 0.017 |   1.154 |    2.150 | 
     |                             | reg_write_addr[27] ^ |         | 0.002 | 0.000 |   1.154 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.154
= Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.031 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.088 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.012 | 0.124 |   0.216 |    1.212 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.001 | 0.032 |   0.248 |    1.244 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.018 | 0.044 |   0.292 |    1.288 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.050 | 0.051 |   0.343 |    1.339 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.014 | 0.043 |   0.385 |    1.381 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.094 | 0.100 |   0.485 |    1.481 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.294 | 0.095 |   0.580 |    1.576 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.067 | 0.142 |   0.722 |    1.718 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.389 | 0.215 |   0.936 |    1.932 | 
     | U569                        | C ^ -> Y v          | AOI22X1 | 0.066 | 0.133 |   1.070 |    2.066 | 
     | FE_OFCC105_n418             | A v -> Y v          | BUFX2   | 0.014 | 0.045 |   1.115 |    2.111 | 
     | U274                        | A v -> Y v          | BUFX2   | 0.004 | 0.035 |   1.149 |    2.145 | 
     | U570                        | A v -> Y ^          | INVX1   | 0.478 | 0.005 |   1.154 |    2.150 | 
     |                             | reg_write_addr[5] ^ |         | 0.478 | 0.000 |   1.154 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.154
= Slack Time                    0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.031 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.088 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.212 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.244 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.288 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.339 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.381 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.481 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.576 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.718 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.932 | 
     | U597                        | C ^ -> Y v           | AOI22X1 | 0.072 | 0.124 |   1.060 |    2.056 | 
     | FE_OFCC92_n432              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.105 |    2.101 | 
     | U286                        | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.138 |    2.134 | 
     | U598                        | A v -> Y ^           | INVX1   | 0.002 | 0.015 |   1.154 |    2.150 | 
     |                             | reg_write_addr[19] ^ |         | 0.002 | 0.000 |   1.154 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.152
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.998 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.033 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.090 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.213 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.246 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.290 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.340 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.383 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.482 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.577 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.719 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.934 | 
     | U619                        | C ^ -> Y v           | AOI22X1 | 0.065 | 0.130 |   1.067 |    2.064 | 
     | FE_OFCC81_n443              | A v -> Y v           | BUFX2   | 0.013 | 0.044 |   1.111 |    2.108 | 
     | U297                        | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.145 |    2.143 | 
     | U620                        | A v -> Y ^           | INVX1   | 0.478 | 0.007 |   1.152 |    2.150 | 
     |                             | reg_write_addr[30] ^ |         | 0.478 | 0.000 |   1.152 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.151
= Slack Time                    0.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.999 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.035 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.091 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.215 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.247 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.291 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.342 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.384 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.484 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.579 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.721 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.935 | 
     | U605                        | C ^ -> Y v           | AOI22X1 | 0.069 | 0.125 |   1.061 |    2.060 | 
     | FE_OFCC88_n436              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.106 |    2.105 | 
     | U290                        | A v -> Y v           | BUFX2   | 0.004 | 0.035 |   1.141 |    2.140 | 
     | U606                        | A v -> Y ^           | INVX1   | 0.001 | 0.010 |   1.151 |    2.150 | 
     |                             | reg_write_addr[23] ^ |         | 0.001 | 0.000 |   1.151 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.149
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.001 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.036 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.093 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.217 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.249 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.293 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.344 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.386 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.486 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.581 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.723 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.937 | 
     | U593                        | C ^ -> Y v           | AOI22X1 | 0.069 | 0.123 |   1.060 |    2.061 | 
     | FE_OFCC94_n430              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.105 |    2.106 | 
     | U284                        | A v -> Y v           | BUFX2   | 0.009 | 0.038 |   1.143 |    2.144 | 
     | U594                        | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.149 |    2.150 | 
     |                             | reg_write_addr[17] ^ |         | 0.478 | 0.000 |   1.149 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.147
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.003 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.039 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.095 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.219 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.251 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.295 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.346 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.388 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.488 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.583 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.725 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.939 | 
     | U601                        | C ^ -> Y v           | AOI22X1 | 0.069 | 0.122 |   1.058 |    2.061 | 
     | FE_OFCC90_n434              | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.102 |    2.106 | 
     | U288                        | A v -> Y v           | BUFX2   | 0.009 | 0.038 |   1.141 |    2.144 | 
     | U602                        | A v -> Y ^           | INVX1   | 0.478 | 0.006 |   1.147 |    2.150 | 
     |                             | reg_write_addr[21] ^ |         | 0.478 | 0.000 |   1.147 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.147
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.003 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.039 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.095 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.219 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.251 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.295 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.346 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.389 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.488 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.583 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.725 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.940 | 
     | U581                        | C ^ -> Y v           | AOI22X1 | 0.070 | 0.121 |   1.057 |    2.061 | 
     | FE_OFCC100_n424             | A v -> Y v           | BUFX2   | 0.015 | 0.046 |   1.103 |    2.106 | 
     | U278                        | A v -> Y v           | BUFX2   | 0.005 | 0.035 |   1.138 |    2.142 | 
     | U582                        | A v -> Y ^           | INVX1   | 0.478 | 0.008 |   1.147 |    2.150 | 
     |                             | reg_write_addr[11] ^ |         | 0.478 | 0.000 |   1.147 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.144
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.006 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.041 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.098 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.222 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.254 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.298 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.349 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.391 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.491 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.586 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.728 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.942 | 
     | U615                        | C ^ -> Y v           | AOI22X1 | 0.071 | 0.122 |   1.058 |    2.064 | 
     | FE_OFCC83_n441              | A v -> Y v           | BUFX2   | 0.015 | 0.046 |   1.104 |    2.110 | 
     | U295                        | A v -> Y v           | BUFX2   | 0.006 | 0.036 |   1.140 |    2.146 | 
     | U616                        | A v -> Y ^           | INVX1   | 0.478 | 0.004 |   1.144 |    2.150 | 
     |                             | reg_write_addr[28] ^ |         | 0.478 | 0.000 |   1.144 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.143
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.007 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.043 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.099 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.223 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.255 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.299 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.350 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.392 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.492 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.587 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.729 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.944 | 
     | U595                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.124 |   1.060 |    2.067 | 
     | FE_OFCC93_n431              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.105 |    2.112 | 
     | U285                        | A v -> Y v           | BUFX2   | 0.005 | 0.035 |   1.140 |    2.147 | 
     | U596                        | A v -> Y ^           | INVX1   | 0.478 | 0.003 |   1.143 |    2.150 | 
     |                             | reg_write_addr[18] ^ |         | 0.478 | 0.000 |   1.143 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.143
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.007 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.043 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.100 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.223 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.256 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.299 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.350 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.393 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.492 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.587 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.729 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.944 | 
     | U591                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.113 |   1.049 |    2.056 | 
     | FE_OFCC95_n429              | A v -> Y v           | BUFX2   | 0.016 | 0.047 |   1.096 |    2.103 | 
     | U283                        | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   1.130 |    2.137 | 
     | U592                        | A v -> Y ^           | INVX1   | 0.005 | 0.012 |   1.142 |    2.150 | 
     |                             | reg_write_addr[16] ^ |         | 0.005 | 0.000 |   1.143 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.141
= Slack Time                    1.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.009 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.044 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.101 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.225 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.257 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.301 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.351 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.394 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.494 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.589 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.731 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.945 | 
     | U599                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.125 |   1.062 |    2.070 | 
     | FE_OFCC91_n433              | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.106 |    2.115 | 
     | U287                        | A v -> Y v           | BUFX2   | 0.004 | 0.034 |   1.140 |    2.149 | 
     | U600                        | A v -> Y ^           | INVX1   | 0.478 | 0.001 |   1.141 |    2.150 | 
     |                             | reg_write_addr[20] ^ |         | 0.478 | 0.000 |   1.141 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.140
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.010 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.046 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.103 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.226 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.259 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.303 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.353 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.396 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.495 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.590 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.732 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.947 | 
     | U603                        | C ^ -> Y v           | AOI22X1 | 0.068 | 0.120 |   1.057 |    2.067 | 
     | FE_OFCC89_n435              | A v -> Y v           | BUFX2   | 0.014 | 0.044 |   1.101 |    2.112 | 
     | U289                        | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.134 |    2.145 | 
     | U604                        | A v -> Y ^           | INVX1   | 0.478 | 0.005 |   1.139 |    2.150 | 
     |                             | reg_write_addr[22] ^ |         | 0.478 | 0.000 |   1.140 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.140
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.011 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.046 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.103 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.226 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.259 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.303 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.353 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.396 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.495 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.590 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.732 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.947 | 
     | U617                        | C ^ -> Y v           | AOI22X1 | 0.069 | 0.121 |   1.057 |    2.068 | 
     | FE_OFCC82_n442              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.102 |    2.112 | 
     | U296                        | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.135 |    2.146 | 
     | U618                        | A v -> Y ^           | INVX1   | 0.478 | 0.004 |   1.139 |    2.150 | 
     |                             | reg_write_addr[29] ^ |         | 0.478 | 0.000 |   1.140 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.139
= Slack Time                    1.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    1.012 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.059 | 0.035 |   0.035 |    1.047 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.055 | 0.057 |   0.092 |    1.104 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.012 | 0.124 |   0.216 |    1.227 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.001 | 0.032 |   0.248 |    1.260 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.018 | 0.044 |   0.292 |    1.304 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.050 | 0.051 |   0.343 |    1.354 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.014 | 0.043 |   0.385 |    1.397 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.094 | 0.100 |   0.485 |    1.496 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.294 | 0.095 |   0.580 |    1.591 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.067 | 0.142 |   0.722 |    1.733 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.389 | 0.215 |   0.936 |    1.948 | 
     | U583                        | C ^ -> Y v           | AOI22X1 | 0.069 | 0.122 |   1.059 |    2.070 | 
     | FE_OFCC99_n425              | A v -> Y v           | BUFX2   | 0.014 | 0.045 |   1.103 |    2.115 | 
     | U279                        | A v -> Y v           | BUFX2   | 0.002 | 0.033 |   1.137 |    2.148 | 
     | U584                        | A v -> Y ^           | INVX1   | 0.478 | 0.002 |   1.138 |    2.150 | 
     |                             | reg_write_addr[12] ^ |         | 0.478 | 0.000 |   1.139 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.087
= Slack Time                    1.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    1.063 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.098 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.155 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR   | 0.012 | 0.122 |   0.215 |    1.278 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2   | 0.004 | 0.032 |   0.246 |    1.309 | 
     | U442                        | A ^ -> Y ^          | BUFX2   | 0.035 | 0.052 |   0.298 |    1.361 | 
     | U441                        | A ^ -> Y v          | INVX1   | 0.053 | 0.053 |   0.351 |    1.414 | 
     | U304                        | A v -> Y v          | OR2X2   | 0.013 | 0.046 |   0.397 |    1.460 | 
     | U302                        | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.484 |    1.547 | 
     | U258                        | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.630 |    1.693 | 
     | U272                        | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   0.733 |    1.796 | 
     | U273                        | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   0.888 |    1.951 | 
     | U385                        | A v -> Y v          | AND2X2  | 0.131 | 0.122 |   1.010 |    2.073 | 
     | U384                        | A v -> Y ^          | INVX1   | 0.010 | 0.053 |   1.063 |    2.126 | 
     | U564                        | B ^ -> Y v          | NAND2X1 | 0.034 | 0.023 |   1.087 |    2.150 | 
     |                             | reg_write_addr[3] v |         | 0.034 | 0.000 |   1.087 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.081
= Slack Time                    1.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    1.069 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.059 | 0.035 |   0.035 |    1.105 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.055 | 0.057 |   0.092 |    1.161 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR   | 0.012 | 0.122 |   0.215 |    1.284 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2   | 0.004 | 0.032 |   0.246 |    1.316 | 
     | U442                        | A ^ -> Y ^          | BUFX2   | 0.035 | 0.052 |   0.298 |    1.368 | 
     | U441                        | A ^ -> Y v          | INVX1   | 0.053 | 0.053 |   0.351 |    1.420 | 
     | U304                        | A v -> Y v          | OR2X2   | 0.013 | 0.046 |   0.397 |    1.466 | 
     | U302                        | B v -> Y v          | OR2X2   | 0.059 | 0.087 |   0.484 |    1.553 | 
     | U258                        | A v -> Y ^          | INVX4   | 0.373 | 0.147 |   0.630 |    1.699 | 
     | U272                        | B ^ -> Y ^          | OR2X2   | 0.130 | 0.103 |   0.733 |    1.803 | 
     | U273                        | A ^ -> Y v          | INVX2   | 0.306 | 0.155 |   0.888 |    1.958 | 
     | U457                        | A v -> Y v          | AND2X2  | 0.131 | 0.122 |   1.010 |    2.079 | 
     | U458                        | A v -> Y ^          | INVX1   | 0.001 | 0.047 |   1.057 |    2.127 | 
     | U568                        | B ^ -> Y v          | NAND2X1 | 0.037 | 0.023 |   1.080 |    2.150 | 
     |                             | reg_write_addr[4] v |         | 0.037 | 0.000 |   1.081 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.012
= Slack Time                    1.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    1.138 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.059 | 0.035 |   0.035 |    1.173 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.055 | 0.057 |   0.092 |    1.230 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR  | 0.012 | 0.122 |   0.215 |    1.353 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2  | 0.004 | 0.032 |   0.246 |    1.384 | 
     | U442                        | A ^ -> Y ^          | BUFX2  | 0.035 | 0.052 |   0.298 |    1.436 | 
     | U441                        | A ^ -> Y v          | INVX1  | 0.053 | 0.053 |   0.351 |    1.489 | 
     | U304                        | A v -> Y v          | OR2X2  | 0.013 | 0.046 |   0.397 |    1.535 | 
     | U302                        | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.484 |    1.622 | 
     | U258                        | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.630 |    1.768 | 
     | U272                        | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   0.733 |    1.871 | 
     | U273                        | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   0.888 |    2.026 | 
     | U566                        | A v -> Y v          | AND2X2 | 0.132 | 0.123 |   1.012 |    2.150 | 
     |                             | reg_write_addr[1] v |        | 0.132 | 0.000 |   1.012 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.012
= Slack Time                    1.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    1.138 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.059 | 0.035 |   0.035 |    1.174 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.055 | 0.057 |   0.092 |    1.230 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR  | 0.012 | 0.122 |   0.215 |    1.353 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2  | 0.004 | 0.032 |   0.246 |    1.385 | 
     | U442                        | A ^ -> Y ^          | BUFX2  | 0.035 | 0.052 |   0.298 |    1.436 | 
     | U441                        | A ^ -> Y v          | INVX1  | 0.053 | 0.053 |   0.351 |    1.489 | 
     | U304                        | A v -> Y v          | OR2X2  | 0.013 | 0.046 |   0.397 |    1.535 | 
     | U302                        | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.484 |    1.622 | 
     | U258                        | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.630 |    1.768 | 
     | U272                        | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   0.733 |    1.871 | 
     | U273                        | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   0.888 |    2.027 | 
     | U565                        | A v -> Y v          | AND2X2 | 0.132 | 0.123 |   1.012 |    2.150 | 
     |                             | reg_write_addr[0] v |        | 0.132 | 0.000 |   1.012 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.011
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    1.139 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.059 | 0.035 |   0.035 |    1.175 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.055 | 0.057 |   0.092 |    1.231 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR  | 0.012 | 0.122 |   0.215 |    1.354 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2  | 0.004 | 0.032 |   0.246 |    1.386 | 
     | U442                        | A ^ -> Y ^          | BUFX2  | 0.035 | 0.052 |   0.298 |    1.438 | 
     | U441                        | A ^ -> Y v          | INVX1  | 0.053 | 0.053 |   0.351 |    1.490 | 
     | U304                        | A v -> Y v          | OR2X2  | 0.013 | 0.046 |   0.397 |    1.536 | 
     | U302                        | B v -> Y v          | OR2X2  | 0.059 | 0.087 |   0.484 |    1.623 | 
     | U258                        | A v -> Y ^          | INVX4  | 0.373 | 0.147 |   0.630 |    1.769 | 
     | U272                        | B ^ -> Y ^          | OR2X2  | 0.130 | 0.103 |   0.733 |    1.873 | 
     | U273                        | A ^ -> Y v          | INVX2  | 0.306 | 0.155 |   0.888 |    2.028 | 
     | U567                        | A v -> Y v          | AND2X2 | 0.131 | 0.122 |   1.011 |    2.150 | 
     |                             | reg_write_addr[2] v |        | 0.131 | 0.000 |   1.011 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \w_rspch.BVALID                   (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.758
= Slack Time                    1.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^       |         | 0.120 |       |   0.000 |    1.392 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v         | INVX8   | 0.059 | 0.035 |   0.035 |    1.427 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^         | INVX4   | 0.048 | 0.051 |   0.086 |    1.478 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q ^       | DFFSR   | 0.020 | 0.127 |   0.213 |    1.605 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A ^ -> Y ^         | BUFX2   | 0.007 | 0.033 |   0.247 |    1.638 | 
     | U446                           | A ^ -> Y ^         | BUFX2   | 0.053 | 0.063 |   0.310 |    1.702 | 
     | U314                           | B ^ -> Y ^         | OR2X2   | 0.016 | 0.051 |   0.361 |    1.753 | 
     | U313                           | A ^ -> Y v         | INVX1   | 0.012 | 0.018 |   0.379 |    1.771 | 
     | U233                           | B v -> Y v         | AND2X2  | 0.012 | 0.038 |   0.417 |    1.809 | 
     | U462                           | A v -> Y ^         | INVX1   | 0.478 | 0.010 |   0.427 |    1.819 | 
     | U515                           | C ^ -> Y v         | NOR3X1  | 0.160 | 0.182 |   0.610 |    2.001 | 
     | U517                           | B v -> Y ^         | AOI21X1 | 0.043 | 0.084 |   0.693 |    2.085 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^         | BUFX4   | 0.014 | 0.024 |   0.717 |    2.109 | 
     | U404                           | A ^ -> Y ^         | BUFX2   | 0.018 | 0.041 |   0.758 |    2.150 | 
     |                                | \w_rspch.BVALID  ^ |         | 0.018 | 0.000 |   0.758 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.390
= Slack Time                    1.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |            Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                            |        |       |       |  Time   |   Time   | 
     |------------------------+----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^               |        | 0.120 |       |   0.000 |    1.761 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                 | INVX8  | 0.059 | 0.035 |   0.035 |    1.796 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^                 | INVX4  | 0.054 | 0.056 |   0.092 |    1.852 | 
     | wready_d_reg           | CLK ^ -> Q ^               | DFFSR  | 0.028 | 0.132 |   0.224 |    1.984 | 
     | FE_OFCC38_n538         | A ^ -> Y ^                 | BUFX2  | 0.019 | 0.041 |   0.265 |    2.025 | 
     | U403                   | A ^ -> Y ^                 | BUFX2  | 0.023 | 0.044 |   0.309 |    2.070 | 
     | U511                   | B ^ -> Y ^                 | AND2X2 | 0.074 | 0.076 |   0.385 |    2.146 | 
     |                        | \memif_swchrsp.f0_write  ^ |        | 0.074 | 0.004 |   0.390 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   wr_en          (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.390
= Slack Time                    1.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |              |        |       |       |  Time   |   Time   | 
     |------------------------+--------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.761 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8  | 0.059 | 0.035 |   0.035 |    1.796 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^   | INVX4  | 0.054 | 0.056 |   0.092 |    1.852 | 
     | wready_d_reg           | CLK ^ -> Q ^ | DFFSR  | 0.028 | 0.132 |   0.224 |    1.984 | 
     | FE_OFCC38_n538         | A ^ -> Y ^   | BUFX2  | 0.019 | 0.041 |   0.265 |    2.025 | 
     | U403                   | A ^ -> Y ^   | BUFX2  | 0.023 | 0.044 |   0.309 |    2.070 | 
     | U511                   | B ^ -> Y ^   | AND2X2 | 0.074 | 0.076 |   0.385 |    2.146 | 
     |                        | wr_en ^      |        | 0.074 | 0.004 |   0.390 |    2.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: awready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.338
= Slack Time                    1.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                             |        |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |        | 0.120 |       |   0.000 |    1.812 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8  | 0.059 | 0.035 |   0.035 |    1.847 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX4  | 0.055 | 0.057 |   0.092 |    1.904 | 
     | awready_d_reg          | CLK ^ -> Q ^                | DFFSR  | 0.013 | 0.123 |   0.215 |    2.027 | 
     | FE_OFCC2_n537          | A ^ -> Y ^                  | BUFX2  | 0.009 | 0.035 |   0.250 |    2.062 | 
     | U463                   | A ^ -> Y ^                  | BUFX2  | 0.014 | 0.038 |   0.288 |    2.100 | 
     | U259                   | B ^ -> Y ^                  | AND2X2 | 0.035 | 0.050 |   0.338 |    2.150 | 
     |                        | \memif_swchaddr.f0_write  ^ |        | 0.035 | 0.000 |   0.338 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.318
= Slack Time                    1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.832 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.868 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^                     | INVX4 | 0.057 | 0.058 |   0.093 |    1.926 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.015 | 0.125 |   0.218 |    2.051 | 
     | FE_OFCC62_n545             | A ^ -> Y ^                     | BUFX2 | 0.020 | 0.042 |   0.260 |    2.092 | 
     | U473                       | A ^ -> Y ^                     | BUFX2 | 0.041 | 0.056 |   0.316 |    2.149 | 
     |                            | \memif_swchaddr.f0_raddr [3] ^ |       | 0.041 | 0.001 |   0.318 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.311
= Slack Time                    1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.840 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.875 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.054 | 0.056 |   0.092 |    1.931 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.015 | 0.123 |   0.215 |    2.055 | 
     | FE_OFCC61_n546             | A ^ -> Y ^                     | BUFX2 | 0.024 | 0.044 |   0.259 |    2.099 | 
     | U470                       | A ^ -> Y ^                     | BUFX2 | 0.032 | 0.050 |   0.310 |    2.149 | 
     |                            | \memif_swchaddr.f0_raddr [2] ^ |       | 0.032 | 0.001 |   0.311 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \w_dch.WREADY  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.309
= Slack Time                    1.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |       Arc        |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                  |       |       |       |  Time   |   Time   | 
     |------------------------+------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^     |       | 0.120 |       |   0.000 |    1.841 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v       | INVX8 | 0.059 | 0.035 |   0.035 |    1.876 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^       | INVX4 | 0.054 | 0.056 |   0.092 |    1.933 | 
     | wready_d_reg           | CLK ^ -> Q ^     | DFFSR | 0.028 | 0.132 |   0.224 |    2.064 | 
     | FE_OFCC38_n538         | A ^ -> Y ^       | BUFX2 | 0.019 | 0.041 |   0.265 |    2.105 | 
     | U403                   | A ^ -> Y ^       | BUFX2 | 0.023 | 0.044 |   0.309 |    2.150 | 
     |                        | \w_dch.WREADY  ^ |       | 0.023 | 0.000 |   0.309 |    2.150 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.309
= Slack Time                    1.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.841 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.877 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.052 | 0.054 |   0.089 |    1.930 | 
     | \wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.020 | 0.128 |   0.218 |    2.059 | 
     | FE_OFCC56_n541             | A ^ -> Y ^                     | BUFX2 | 0.008 | 0.034 |   0.252 |    2.093 | 
     | U476                       | A ^ -> Y ^                     | BUFX2 | 0.041 | 0.056 |   0.308 |    2.149 | 
     |                            | \memif_swchaddr.f0_waddr [2] ^ |       | 0.041 | 0.001 |   0.309 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [0]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.307
= Slack Time                    1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.843 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.878 | 
     | FECTS_clks_clk___L2_I0     | A v -> Y ^                     | INVX4 | 0.055 | 0.057 |   0.092 |    1.935 | 
     | \wchaddr_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR | 0.013 | 0.123 |   0.215 |    2.058 | 
     | FE_OFCC54_n543             | A ^ -> Y ^                     | BUFX2 | 0.007 | 0.034 |   0.249 |    2.091 | 
     | U505                       | A ^ -> Y ^                     | BUFX2 | 0.045 | 0.058 |   0.306 |    2.149 | 
     |                            | \memif_swchaddr.f0_waddr [0] ^ |       | 0.045 | 0.001 |   0.307 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [0]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.307
= Slack Time                    1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.843 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.878 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.054 | 0.056 |   0.092 |    1.935 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR | 0.013 | 0.122 |   0.214 |    2.057 | 
     | FE_OFCC49_n558            | A ^ -> Y ^                    | BUFX2 | 0.006 | 0.033 |   0.247 |    2.090 | 
     | U478                      | A ^ -> Y ^                    | BUFX2 | 0.046 | 0.059 |   0.306 |    2.149 | 
     |                           | \memif_swchrsp.f0_raddr [0] ^ |       | 0.046 | 0.001 |   0.307 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [2]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.307
= Slack Time                    1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.843 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.879 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^                    | INVX4 | 0.055 | 0.057 |   0.092 |    1.936 | 
     | \wchrsp_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR | 0.011 | 0.122 |   0.214 |    2.058 | 
     | FE_OFCC46_n551            | A ^ -> Y ^                    | BUFX2 | 0.005 | 0.032 |   0.246 |    2.090 | 
     | U477                      | A ^ -> Y ^                    | BUFX2 | 0.047 | 0.059 |   0.306 |    2.149 | 
     |                           | \memif_swchrsp.f0_waddr [2] ^ |       | 0.047 | 0.001 |   0.307 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.305
= Slack Time                    1.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.845 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.881 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.052 | 0.054 |   0.089 |    1.934 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.012 | 0.124 |   0.213 |    2.058 | 
     | FE_OFCC63_n544             | A ^ -> Y ^                     | BUFX2 | 0.006 | 0.033 |   0.246 |    2.091 | 
     | U469                       | A ^ -> Y ^                     | BUFX2 | 0.045 | 0.058 |   0.304 |    2.149 | 
     |                            | \memif_swchaddr.f0_raddr [4] ^ |       | 0.045 | 0.001 |   0.305 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [1]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.303
= Slack Time                    1.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.847 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.883 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.054 | 0.056 |   0.092 |    1.939 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR | 0.024 | 0.129 |   0.221 |    2.068 | 
     | FE_OFCC50_n557            | A ^ -> Y ^                    | BUFX2 | 0.015 | 0.039 |   0.260 |    2.107 | 
     | U461                      | A ^ -> Y ^                    | BUFX2 | 0.021 | 0.043 |   0.302 |    2.150 | 
     |                           | \memif_swchrsp.f0_raddr [1] ^ |       | 0.021 | 0.000 |   0.303 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.302
= Slack Time                    1.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.848 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.883 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.052 | 0.054 |   0.089 |    1.937 | 
     | \wchaddr_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.013 | 0.124 |   0.213 |    2.061 | 
     | FE_OFCC57_n540             | A ^ -> Y ^                     | BUFX2 | 0.007 | 0.033 |   0.247 |    2.095 | 
     | U472                       | A ^ -> Y ^                     | BUFX2 | 0.040 | 0.055 |   0.301 |    2.149 | 
     |                            | \memif_swchaddr.f0_waddr [3] ^ |       | 0.040 | 0.001 |   0.302 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [0]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.301
= Slack Time                    1.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.849 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.059 | 0.035 |   0.035 |    1.885 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.054 | 0.056 |   0.092 |    1.941 | 
     | \wchaddr_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR | 0.014 | 0.122 |   0.214 |    2.063 | 
     | FE_OFCC59_n548             | A ^ -> Y ^                     | BUFX2 | 0.025 | 0.046 |   0.260 |    2.109 | 
     | U414                       | A ^ -> Y ^                     | BUFX2 | 0.017 | 0.041 |   0.301 |    2.150 | 
     |                            | \memif_swchaddr.f0_raddr [0] ^ |       | 0.017 | 0.000 |   0.301 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.299
= Slack Time                    1.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.851 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.887 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.052 | 0.054 |   0.089 |    1.940 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.013 | 0.124 |   0.214 |    2.065 | 
     | FE_OFCC52_n555            | A ^ -> Y ^                    | BUFX2 | 0.005 | 0.032 |   0.246 |    2.097 | 
     | U427                      | A ^ -> Y ^                    | BUFX2 | 0.035 | 0.052 |   0.298 |    2.149 | 
     |                           | \memif_swchrsp.f0_raddr [3] ^ |       | 0.035 | 0.001 |   0.299 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [0]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.298
= Slack Time                    1.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.852 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.887 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^                    | INVX4 | 0.054 | 0.056 |   0.092 |    1.943 | 
     | \wchrsp_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR | 0.012 | 0.123 |   0.214 |    2.066 | 
     | FE_OFCC44_n553            | A ^ -> Y ^                    | BUFX2 | 0.004 | 0.032 |   0.246 |    2.098 | 
     | U504                      | A ^ -> Y ^                    | BUFX2 | 0.035 | 0.052 |   0.298 |    2.150 | 
     |                           | \memif_swchrsp.f0_waddr [0] ^ |       | 0.035 | 0.000 |   0.298 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.298
= Slack Time                    1.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.852 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.059 | 0.035 |   0.035 |    1.887 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.054 | 0.056 |   0.092 |    1.944 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.011 | 0.121 |   0.213 |    2.065 | 
     | FE_OFCC47_n550            | A ^ -> Y ^                    | BUFX2 | 0.005 | 0.032 |   0.245 |    2.097 | 
     | U471                      | A ^ -> Y ^                    | BUFX2 | 0.035 | 0.052 |   0.297 |    2.149 | 
     |                           | \memif_swchrsp.f0_waddr [3] ^ |       | 0.035 | 0.001 |   0.298 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 

