
*** Running vivado
    with args -log main.vds -m64 -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 274.539 ; gain = 66.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:286]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:298]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:304]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:316]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:322]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:334]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:358]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:370]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:394]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:406]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:412]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 311.832 ; gain = 104.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 311.832 ; gain = 104.082
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'DUT1' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:57]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Parsing XDC File [C:/Users/admin/Desktop/lab_/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/lab_/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/lab_/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 619.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/.Xil/Vivado-4736-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "px0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AN0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "px0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AN0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 24    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 11    
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 24    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 11    
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "px0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AN0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 619.680 ; gain = 411.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[4]__0) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cnttime_reg[4]__0/Q' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[3]__0) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cnttime_reg[3]__0/Q' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[2]__0) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cnttime_reg[2]__0/Q' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[1]__0) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cnttime_reg[1]__0/Q' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
WARNING: [Synth 8-3332] Sequential element (cnttime_reg[0]__0) is unused and will be removed from module main.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'cnttime_reg[0]__0/Q' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:90]
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 619.680 ; gain = 411.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DUT1/clk_out1' to pin 'DUT1/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 619.680 ; gain = 411.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    15|
|3     |LUT1      |    60|
|4     |LUT2      |     6|
|5     |LUT3      |    12|
|6     |LUT4      |    12|
|7     |LUT5      |    13|
|8     |LUT6      |    27|
|9     |FDRE      |    86|
|10    |FDSE      |     2|
|11    |IBUF      |     9|
|12    |OBUF      |    30|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   273|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 619.680 ; gain = 104.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 619.680 ; gain = 411.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 11 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 619.680 ; gain = 411.930
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 619.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 20:27:34 2018...
