(** Tables of reserved words in Verilog, VHDL and OCaml. *)

open! Core0

val verilog : string list
val systemverilog : string list
val vhdl : string list
val ocaml : string list
