// Seed: 3290565179
module module_0;
  uwire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  wire id_29;
  tri  id_30 = 1;
  wire id_31;
  assign id_21 = 1;
  wire id_32;
  assign id_26 = 1;
  wire id_33;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  logic [7:0] id_3;
  final begin
    #1 begin
      id_0 <= 1;
    end
  end
  assign id_0 = 1'd0;
  wire  id_5;
  logic id_6;
  module_0();
  always @(1 - id_3[1] or posedge 1) id_6 <= 1'b0;
  wire id_7;
  assign id_1 = id_6;
  integer id_8 (
      .id_0(id_7),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1)
  );
  logic [7:0] id_9 = id_3;
endmodule
