// Seed: 2611167276
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri   id_4,
    input  wand  id_5
);
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_7[1][1 : 1][1][~1'b0] = id_11;
  assign id_11 = id_13;
  wire id_17, id_18;
  logic [7:0] id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_22;
  wire id_23;
  assign id_22 = id_16;
  assign id_16 = id_8;
endmodule
