INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_from
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_en
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mins_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_control
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/timer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2458] undeclared symbol trigger, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/timer_tb.v:45]
