-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity loadPCL_pcl_V_12418_rom is 
    generic(
             DWIDTH     : integer := 8; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 96
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of loadPCL_pcl_V_12418_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00101011", 1 => "11001110", 2 => "00101111", 3 => "00100011", 
    4 => "11001101", 5 => "00011001", 6 => "00000011", 7 => "01011011", 
    8 => "00111001", 9 => "00000001", 10 => "00111101", 11 => "00011011", 
    12 => "11110010", 13 => "11100100", 14 => "00110100", 15 => "00011010", 
    16 => "01000001", 17 => "00110100", 18 => "11111011", 19 => "10110001", 
    20 => "11010001", 21 => "11111100", 22 => "10101010", 23 => "11100000", 
    24 => "00110100", 25 => "11010001", 26 => "00101001", 27 => "11110111", 
    28 => "00000110", 29 => "00100100", 30 => "11101110", 31 => "11101001", 
    32 to 33=> "00101101", 34 => "11100100", 35 => "11111110", 36 => "01000010", 
    37 => "11111010", 38 => "00100110", 39 => "00100100", 40 => "10011011", 
    41 => "11011110", 42 => "11110101", 43 => "11101110", 44 => "00101000", 
    45 => "00011010", 46 => "00011101", 47 => "00010110", 48 => "00010100", 
    49 => "01001010", 50 => "00011101", 51 => "00010101", 52 => "11111101", 
    53 => "00010001", 54 => "11110110", 55 => "10111001", 56 => "11110100", 
    57 => "00101100", 58 => "11001111", 59 => "00010100", 60 => "00100011", 
    61 => "10110100", 62 => "11100101", 63 => "00111010", 64 => "00101000", 
    65 => "00110000", 66 => "00011110", 67 => "00010110", 68 => "00011000", 
    69 => "00100010", 70 => "00100101", 71 => "00011000", 72 => "00101000", 
    73 => "11110111", 74 => "00011011", 75 => "00000111", 76 => "10100001", 
    77 => "11010111", 78 => "00101001", 79 => "11101110", 80 => "00000101", 
    81 => "11111001", 82 => "01000011", 83 => "00011111", 84 => "00010111", 
    85 => "11010010", 86 => "11111010", 87 => "01000111", 88 => "00011010", 
    89 => "00101011", 90 => "00011111", 91 => "11010111", 92 => "11110011", 
    93 => "11110110", 94 => "01000111", 95 => "00110000" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity loadPCL_pcl_V_12418 is
    generic (
        DataWidth : INTEGER := 8;
        AddressRange : INTEGER := 96;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of loadPCL_pcl_V_12418 is
    component loadPCL_pcl_V_12418_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    loadPCL_pcl_V_12418_rom_U :  component loadPCL_pcl_V_12418_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


