<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER 3.00.01.27.08.03_SP2003.01 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2001, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  hw2
Project Path         :  N:\362\Homework\Module2
Project Fitted on    :  Mon Oct 01 14:38:45 2012

Device               :  M4032_30
Package              :  44
GLB Input Mux Size   :  6
Available Blocks     :  2
Speed                :  -5
Part Number          :  LC4032B-5T44C
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project 'hw2' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.02 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                10
Total Logic Functions           11
  Total Output Pins             11
  Total Bidir I/O Pins          0
  Total Buried Nodes            0
Total Flip-Flops                8
  Total D Flip-Flops            8
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             19

Total Reserved Pins             0
Total Locked Pins               1
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Total
                               Available  Used  Available  Utilization
----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  2        2      0    -->   100
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           28       18     10    -->    64
Logic Functions                    32       11     21    -->    34
  Input Registers                  30        0     30    -->     0
  Unusable Macrocells              ..        0     ..    -->    ..

GLB Inputs                         72       11     61    -->    15
Logical Product Terms             160       11    149    -->     6
Occupied GLBs                       2        2      0    -->   100
Occupied Macrocells                32       11     21    -->    34
  One Function Macrocells          ..       11     ..    -->    ..
  Zero Function Macrocells         ..        0     ..    -->    ..
Occupied Product Terms            168       11    157    -->     6

Control Product Terms:
  GLB Clock/Clock Enables           2        0      2    -->     0
  GLB Reset/Presets                 2        0      2    -->     0
  Macrocell Clocks                 32        0     32    -->     0
  Macrocell Clock Enables          32        0     32    -->     0
  Macrocell Enables                32        0     32    -->     0
  Macrocell Resets                 32        0     32    -->     0
  Macrocell Presets                32        0     32    -->     0

Global Routing Pool                64       11     53    -->    17
  GRP from IFB                     ..       10     ..    -->    ..
    (from input signals)           ..       10     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        1     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : IFB is I/O feedback.
&lt;Note&gt; 2 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                    # of PT
                     I/O    Input  Macrocells   Macrocells   Logic  clusters
             Fanin   Pins    Regs Used Unusable  available    PTs   used
------------------------------------------------------------------------------
Maximum
  GLB         36      *(1)     8   --     --         16       80       16
</B>==============================================================================
  GLB    A     4      7/15     0    4      0         12        4        4
  GLB    B     7     11/15     0    7      0          9        7        7
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       No
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@OSM_Bypass                            Default = None
@Input_Registers                       Default = None (2)

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   |GLB |Assigned|                 | Signal|
Pin No| Type  |Pad |Pin     |     I/O Type    | Type  | Signal name
</B>-------------------------------------------------------------------
1     | TDI   |    |        |                 |       |
2     |  I_O  | A5 |        |LVCMOS18         | Input |<A href=#8>PA2</A>
3     |  I_O  | A6 |        |LVCMOS18         | Input |<A href=#10>PA4</A>
4     |  I_O  | A7 |        |LVCMOS18         | Input |<A href=#12>PA6</A>
5     |GNDIO0 |    |        |                 |       |
6     |VCCIO0 |    |        |                 |       |
7     |  I_O  | A8 |        |                 |       |
8     |  I_O  | A9 |        |                 |       |
9     |  I_O  | A10|        |                 |       |
10    | TCK   |    |        |                 |       |
11    | VCC   |    |        |                 |       |
12    | GND   |    |        |                 |       |
13    |  I_O  | A12|        |                 |       |
14    |  I_O  | A13|        |                 |       |
15    |  I_O  | A14|        |                 |       |
16    |  I_O  | A15|        |                 |       |
17    |INCLK2 |    |    *   |LVCMOS18         | Input |<A href=#15>RW</A>
18    |  I_O  | B0 |        |LVCMOS18         | Output|<A href=#16>CS</A>
19    |  I_O  | B1 |        |LVCMOS18         | Output|<A href=#17>OE</A>
20    |  I_O  | B2 |        |LVCMOS18         | Output|<A href=#18>WE</A>
21    |  I_O  | B3 |        |LVCMOS18         | Output|<A href=#19>LA8</A>
22    |  I_O  | B4 |        |LVCMOS18         | Output|<A href=#21>LA10</A>
23    | TMS   |    |        |                 |       |
24    |  I_O  | B5 |        |LVCMOS18         | Output|<A href=#23>LA12</A>
25    |  I_O  | B6 |        |LVCMOS18         | Output|<A href=#25>LA14</A>
26    |  I_O  | B7 |        |LVCMOS18         | Input |<A href=#7>PA1</A>
27    |GNDIO1 |    |        |                 |       |
28    |VCCIO1 |    |        |                 |       |
29    |  I_O  | B8 |        |LVCMOS18         | Input |<A href=#9>PA3</A>
30    |  I_O  | B9 |        |LVCMOS18         | Input |<A href=#11>PA5</A>
31    |  I_O  | B10|        |LVCMOS18         | Input |<A href=#13>PA7</A>
32    | TDO   |    |        |                 |       |
33    | VCC   |    |        |                 |       |
34    | GND   |    |        |                 |       |
35    |  I_O  | B12|        |                 |       |
36    |  I_O  | B13|        |                 |       |
37    |  I_O  | B14|        |                 |       |
38    | I_O/OE| B15|        |                 |       |
39    |INCLK0 |    |        |LVCMOS18         | Input |<A href=#14>ECLK</A>
40    | I_O/OE| A0 |        |LVCMOS18         | Output|<A href=#20>LA9</A>
41    |  I_O  | A1 |        |LVCMOS18         | Output|<A href=#22>LA11</A>
42    |  I_O  | A2 |        |LVCMOS18         | Output|<A href=#24>LA13</A>
43    |  I_O  | A3 |        |LVCMOS18         | Output|<A href=#26>LA15</A>
44    |  I_O  | A4 |        |LVCMOS18         | Input |<A href=#6>PA0</A>
-------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type         Pullup Signal
</B>----------------------------------
  39  -- INCLK  1 -B      Up <A name=14>ECLK</A>
  44   A  I/O   1 -B      Up <A name=6>PA0</A>
  26   B  I/O   1 A-      Up <A name=7>PA1</A>
   2   A  I/O   1 -B      Up <A name=8>PA2</A>
  29   B  I/O   1 A-      Up <A name=9>PA3</A>
   3   A  I/O   1 -B      Up <A name=10>PA4</A>
  30   B  I/O   1 A-      Up <A name=11>PA5</A>
   4   A  I/O   1 -B      Up <A name=12>PA6</A>
  31   B  I/O   1 A-      Up <A name=13>PA7</A>
  17  -- INCLK  1 -B      Up <A name=15>RW</A>
----------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I      C      P R         O Output
          N      L Mc   R E C O I F B Fanout
 Pin GLB  P PTs  S Type E S E E R P P       Slew Pullup Signal
</B>--------------------------------------------------------------
  18   B  2   1  1 COM                  -- Fast     Up <A href=#16>CS</A>
  22   B  1   1  1 DFF                  -- Fast     Up <A href=#21>LA10</A>
  41   A  1   1  1 DFF                  -- Fast     Up <A href=#22>LA11</A>
  24   B  1   1  1 DFF                  -- Fast     Up <A href=#23>LA12</A>
  42   A  1   1  1 DFF                  -- Fast     Up <A href=#24>LA13</A>
  25   B  1   1  1 DFF                  -- Fast     Up <A href=#25>LA14</A>
  43   A  1   1  1 DFF                1 -B Fast     Up <A href=#26>LA15</A>
  21   B  1   1  1 DFF                  -- Fast     Up <A href=#19>LA8</A>
  40   A  1   1  1 DFF                  -- Fast     Up <A href=#20>LA9</A>
  19   B  2   1  1 COM                  -- Fast     Up <A href=#17>OE</A>
  20   B  2   1  1 COM                  -- Fast     Up <A href=#18>WE</A>
--------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
       PRE = Has preset equation
       RES = Has reset equation
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = OSM bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I      C      P R         O Bidir
          N      L Mc   R E C O I F B Fanout
 Pin GLB  P PTs  S Type E S E E R P P       Slew Pullup Signal
</B>--------------------------------------------------------------
--------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
       PRE = Has preset equation
       RES = Has reset equation
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = OSM bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>


<A name="Signals_Fanout_List"></A><FONT COLOR=maroon><U><B><big>Signals_Fanout_List</big></B></U></FONT>
<BR>
<B>Signal Source :                 Fanout List
</B>------------------------------------------------------------
      <A href=#14>ECLK{..}</A>: <A href=#16>CS{B}</A>          <A href=#17>OE{B}</A>          <A href=#18>WE{B}</A>
     <A href=#26>LA15.Q{A}</A>: <A href=#16>CS{B}</A>
        <A href=#6>PA0{A}</A>: <A href=#19>LA8{B}</A>
        <A href=#7>PA1{B}</A>: <A href=#20>LA9{A}</A>
        <A href=#8>PA2{A}</A>: <A href=#21>LA10{B}</A>
        <A href=#9>PA3{B}</A>: <A href=#22>LA11{A}</A>
        <A href=#10>PA4{A}</A>: <A href=#23>LA12{B}</A>
        <A href=#11>PA5{B}</A>: <A href=#24>LA13{A}</A>
        <A href=#12>PA6{A}</A>: <A href=#25>LA14{B}</A>
        <A href=#13>PA7{B}</A>: <A href=#26>LA15{A}</A>
        <A href=#15>RW{..}</A>: <A href=#17>OE{B}</A>          <A href=#18>WE{B}</A>
------------------------------------------------------------
&lt;Note&gt; {.} : Indicates GLB location of signal


<A name="Cluster_Table"></A>
<A name="GLB_A_CLUSTER_TABLE"></A><FONT COLOR=maroon><U><B><big>GLB_A_CLUSTER_TABLE</big></B></U></FONT>
<BR>
<B>    CCCC CCCC CCCC CCCC GGBBBB      I  T   L X C
    0000 0000 0011 1111 CECCAA      /  P   P P P
    0123 4567 8901 2345 KBKERP Type O  T   T T T   Signal
</B>---------------------------------------------------------
M00 *--- ---- ---- ---- ------
M01 -1-- ---- ---- ---- 1----- OUT  0  0   1 0 0 <A href=#20>LA9</A>
M02 --*- ---- ---- ---- ------
M03 ---1 ---- ---- ---- 1----- OUT  1  0   1 0 0 <A href=#22>LA11</A>
M04 ---- *--- ---- ---- ------
M05 ---- -*-- ---- ---- ------
M06 ---- --1- ---- ---- 1----- OUT  2  0   1 0 0 <A href=#24>LA13</A>
M07 ---- ---* ---- ---- ------
M08 ---- ---- *--- ---- ------
M09 ---- ---- -*-- ---- ------
M10 ---- ---- --1- ---- 1----- OUT  3  0   1 0 0 <A href=#26>LA15</A>
M11 ---- ---- ---* ---- ------
M12 ---- ---- ---- *--- ------
M13 ---- ---- ---- -*-- ------
M14 ---- ---- ---- --*- ------
M15 ---- ---- ---- ---* ------
---------------------------------------------------------



<A name="GLB_B_CLUSTER_TABLE"></A><FONT COLOR=maroon><U><B><big>GLB_B_CLUSTER_TABLE</big></B></U></FONT>
<BR>
<B>    CCCC CCCC CCCC CCCC GGBBBB      I  T   L X C
    0000 0000 0011 1111 CECCAA      /  P   P P P
    0123 4567 8901 2345 KBKERP Type O  T   T T T   Signal
</B>---------------------------------------------------------
M00 1--- ---- ---- ---- ------ OUT  0  0   1 0 0 <A href=#16>CS</A>
M01 -1-- ---- ---- ---- ------ OUT  1  0   1 0 0 <A href=#17>OE</A>
M02 --*- ---- ---- ---- ------
M03 ---1 ---- ---- ---- ------ OUT  2  0   1 0 0 <A href=#18>WE</A>
M04 ---- *--- ---- ---- ------
M05 ---- -1-- ---- ---- 1----- OUT  3  0   1 0 0 <A href=#19>LA8</A>
M06 ---- --*- ---- ---- ------
M07 ---- ---1 ---- ---- 1----- OUT  4  0   1 0 0 <A href=#21>LA10</A>
M08 ---- ---- *--- ---- ------
M09 ---- ---- -1-- ---- 1----- OUT  5  0   1 0 0 <A href=#23>LA12</A>
M10 ---- ---- --*- ---- ------
M11 ---- ---- ---* ---- ------
M12 ---- ---- ---- 1--- 1----- OUT  6  0   1 0 0 <A href=#25>LA14</A>
M13 ---- ---- ---- -*-- ------
M14 ---- ---- ---- --*- ------
M15 ---- ---- ---- ---* ------
---------------------------------------------------------


&lt;Note&gt; Pin clocks, block clocks, block resets, block presets and
       output enables are not included in the ctrl pterm counts
       in the above tables.

&lt;Note&gt; LPT = Number of Logic Pterms
       XPT = Number of XOR Pterms
       CPT = Number of Control Pterms

&lt;Note&gt; TPT = Number of Pterm Adders

&lt;Note&gt; GCK = Global Pin Clock
       GEB = Global Output Enable Bus
       BCK = Block Asynchronous Clock
       BCE = Block Clock Enable
       BAR = Block Asynchronous Reset
       BAP = Block Asynchronous Preset


<A name="Array_Fanin"></A><A name="GLB_A_LOGIC_ARRAY_FANIN"></A><FONT COLOR=maroon><U><B><big>GLB_A_LOGIC_ARRAY_FANIN</big></B></U></FONT>
<BR>
<B>GI  Source             Signal    GI  Source             Signal
</B>-----------------------------    -----------------------------
00 ...       ...                 18 ...       ...             
01 ...       ...                 19 ...       ...             
02 ...       ...                 20 ...       ...             
03 pin 26                 <A href=#7>PA1</A>    21 ...       ...             
04 pin 30                 <A href=#11>PA5</A>    22 ...       ...             
05 ...       ...                 23 ...       ...             
06 ...       ...                 24 ...       ...             
07 ...       ...                 25 ...       ...             
08 pin 31                 <A href=#13>PA7</A>    26 ...       ...             
09 ...       ...                 27 ...       ...             
10 ...       ...                 28 ...       ...             
11 ...       ...                 29 ...       ...             
12 pin 29                 <A href=#9>PA3</A>    30 ...       ...             
13 ...       ...                 31 ...       ...             
14 ...       ...                 32 ...       ...             
15 ...       ...                 33 ...       ...             
16 ...       ...                 34 ...       ...             
17 ...       ...                 35 ...       ...             
--------------------------------------------------------------


<A name="GLB_B_LOGIC_ARRAY_FANIN"></A><FONT COLOR=maroon><U><B><big>GLB_B_LOGIC_ARRAY_FANIN</big></B></U></FONT>
<BR>
<B>GI  Source   Signal              GI  Source   Signal          
</B>-----------------------------    -----------------------------
00 ...       ...                 18 ...       ...             
01 pin 4                  <A href=#12>PA6</A>    19 pin 2                  <A href=#8>PA2</A>
02 pin 17                  <A href=#15>RW</A>    20 ...       ...             
03 ...       ...                 21 ...       ...             
04 ...       ...                 22 ...       ...             
05 ...       ...                 23 pin 44                 <A href=#6>PA0</A>
06 ...       ...                 24 ...       ...             
07 ...       ...                 25 ...       ...             
08 ...       ...                 26 ...       ...             
09 ...       ...                 27 ...       ...             
10 pin 39                <A href=#14>ECLK</A>    28 ...       ...             
11 pin 3                  <A href=#10>PA4</A>    29 ...       ...             
12 ...       ...                 30 ...       ...             
13 mc A-10             <A href=#26>LA15.Q</A>    31 ...       ...             
14 ...       ...                 32 ...       ...             
15 ...       ...                 33 ...       ...             
16 ...       ...                 34 ...       ...             
17 ...       ...                 35 ...       ...             
--------------------------------------------------------------


&lt;Note&gt; GI indicates the GLB inputs into the AND array.
&lt;Note&gt; Source indicates where the signal comes from (pin or macrocell).


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name="PT_Histogram"></A><B>
------------------------
 Product Term Histogram
------------------------
</B>1   pterms : 11   (11  )
------------------------

&lt;Note&gt; The number of pterms in the above histogram counts only
       cluster pterms used. It does not include pterms from
       control equations placed on global pins or block level
       product terms.

&lt;Note&gt; The value in brackets is the cumulative number of
       functions having less than or equal number of product
       terms.


<A name="BI_Histogram"></A><B>
------------------------
   GLB Input Histogram
------------------------
</B>1   inputs : 8    (8   )
2   inputs : 3    (11  )
------------------------

&lt;Note&gt; The number of block inputs in the above histogram counts
       only signal sources that are inputs to the AND array.
       It does not include signal sources assigned to global pins.

&lt;Note&gt; The value in brackets is the cumulative number of
       functions having less than or equal number of signal
       sources.


<A name=16>CS</A> = !( <A href=#14>ECLK</A> & !<A href=#26>LA15.Q</A> ) ; (1 pterm, 2 signals)

<A name=21>LA10.D</A> = <A href=#8>PA2</A> ; (1 pterm, 1 signal)
LA10.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=22>LA11.D</A> = <A href=#9>PA3</A> ; (1 pterm, 1 signal)
LA11.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=23>LA12.D</A> = <A href=#10>PA4</A> ; (1 pterm, 1 signal)
LA12.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=24>LA13.D</A> = <A href=#11>PA5</A> ; (1 pterm, 1 signal)
LA13.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=25>LA14.D</A> = <A href=#12>PA6</A> ; (1 pterm, 1 signal)
LA14.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=26>LA15.D</A> = <A href=#13>PA7</A> ; (1 pterm, 1 signal)
LA15.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=19>LA8.D</A> = <A href=#6>PA0</A> ; (1 pterm, 1 signal)
LA8.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=20>LA9.D</A> = <A href=#7>PA1</A> ; (1 pterm, 1 signal)
LA9.C = <A href=#14>ECLK</A> ; (1 pterm, 1 signal)

<A name=17>OE</A> = !( <A href=#14>ECLK</A> & <A href=#15>RW</A> ) ; (1 pterm, 2 signals)

<A name=18>WE</A> = !( <A href=#14>ECLK</A> & !<A href=#15>RW</A> ) ; (1 pterm, 2 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


