<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf527 › include › mach › defBF525.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF525.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF525_H</span>
<span class="cp">#define _DEF_BF525_H</span>

<span class="cm">/* BF525 is BF522 + USB */</span>
<span class="cp">#include &quot;defBF522.h&quot;</span>

<span class="cm">/* USB Control Registers */</span>

<span class="cp">#define                        USB_FADDR  0xffc03800   </span><span class="cm">/* Function address register */</span><span class="cp"></span>
<span class="cp">#define                        USB_POWER  0xffc03804   </span><span class="cm">/* Power management register */</span><span class="cp"></span>
<span class="cp">#define                       USB_INTRTX  0xffc03808   </span><span class="cm">/* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */</span><span class="cp"></span>
<span class="cp">#define                       USB_INTRRX  0xffc0380c   </span><span class="cm">/* Interrupt register for Rx endpoints 1 to 7 */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRTXE  0xffc03810   </span><span class="cm">/* Interrupt enable register for IntrTx */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRRXE  0xffc03814   </span><span class="cm">/* Interrupt enable register for IntrRx */</span><span class="cp"></span>
<span class="cp">#define                      USB_INTRUSB  0xffc03818   </span><span class="cm">/* Interrupt register for common USB interrupts */</span><span class="cp"></span>
<span class="cp">#define                     USB_INTRUSBE  0xffc0381c   </span><span class="cm">/* Interrupt enable register for IntrUSB */</span><span class="cp"></span>
<span class="cp">#define                        USB_FRAME  0xffc03820   </span><span class="cm">/* USB frame number */</span><span class="cp"></span>
<span class="cp">#define                        USB_INDEX  0xffc03824   </span><span class="cm">/* Index register for selecting the indexed endpoint registers */</span><span class="cp"></span>
<span class="cp">#define                     USB_TESTMODE  0xffc03828   </span><span class="cm">/* Enabled USB 20 test modes */</span><span class="cp"></span>
<span class="cp">#define                     USB_GLOBINTR  0xffc0382c   </span><span class="cm">/* Global Interrupt Mask register and Wakeup Exception Interrupt */</span><span class="cp"></span>
<span class="cp">#define                   USB_GLOBAL_CTL  0xffc03830   </span><span class="cm">/* Global Clock Control for the core */</span><span class="cp"></span>

<span class="cm">/* USB Packet Control Registers */</span>

<span class="cp">#define                USB_TX_MAX_PACKET  0xffc03840   </span><span class="cm">/* Maximum packet size for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                         USB_CSR0  0xffc03844   </span><span class="cm">/* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                        USB_TXCSR  0xffc03844   </span><span class="cm">/* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                USB_RX_MAX_PACKET  0xffc03848   </span><span class="cm">/* Maximum packet size for Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                        USB_RXCSR  0xffc0384c   </span><span class="cm">/* Control Status register for Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_COUNT0  0xffc03850   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                      USB_RXCOUNT  0xffc03850   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_TXTYPE  0xffc03854   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                    USB_NAKLIMIT0  0xffc03858   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                   USB_TXINTERVAL  0xffc03858   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */</span><span class="cp"></span>
<span class="cp">#define                       USB_RXTYPE  0xffc0385c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */</span><span class="cp"></span>
<span class="cp">#define                   USB_RXINTERVAL  0xffc03860   </span><span class="cm">/* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */</span><span class="cp"></span>
<span class="cp">#define                      USB_TXCOUNT  0xffc03868   </span><span class="cm">/* Number of bytes to be written to the selected endpoint Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint FIFO Registers */</span>

<span class="cp">#define                     USB_EP0_FIFO  0xffc03880   </span><span class="cm">/* Endpoint 0 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP1_FIFO  0xffc03888   </span><span class="cm">/* Endpoint 1 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP2_FIFO  0xffc03890   </span><span class="cm">/* Endpoint 2 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP3_FIFO  0xffc03898   </span><span class="cm">/* Endpoint 3 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP4_FIFO  0xffc038a0   </span><span class="cm">/* Endpoint 4 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP5_FIFO  0xffc038a8   </span><span class="cm">/* Endpoint 5 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP6_FIFO  0xffc038b0   </span><span class="cm">/* Endpoint 6 FIFO */</span><span class="cp"></span>
<span class="cp">#define                     USB_EP7_FIFO  0xffc038b8   </span><span class="cm">/* Endpoint 7 FIFO */</span><span class="cp"></span>

<span class="cm">/* USB OTG Control Registers */</span>

<span class="cp">#define                  USB_OTG_DEV_CTL  0xffc03900   </span><span class="cm">/* OTG Device Control Register */</span><span class="cp"></span>
<span class="cp">#define                 USB_OTG_VBUS_IRQ  0xffc03904   </span><span class="cm">/* OTG VBUS Control Interrupts */</span><span class="cp"></span>
<span class="cp">#define                USB_OTG_VBUS_MASK  0xffc03908   </span><span class="cm">/* VBUS Control Interrupt Enable */</span><span class="cp"></span>

<span class="cm">/* USB Phy Control Registers */</span>

<span class="cp">#define                     USB_LINKINFO  0xffc03948   </span><span class="cm">/* Enables programming of some PHY-side delays */</span><span class="cp"></span>
<span class="cp">#define                        USB_VPLEN  0xffc0394c   </span><span class="cm">/* Determines duration of VBUS pulse for VBUS charging */</span><span class="cp"></span>
<span class="cp">#define                      USB_HS_EOF1  0xffc03950   </span><span class="cm">/* Time buffer for High-Speed transactions */</span><span class="cp"></span>
<span class="cp">#define                      USB_FS_EOF1  0xffc03954   </span><span class="cm">/* Time buffer for Full-Speed transactions */</span><span class="cp"></span>
<span class="cp">#define                      USB_LS_EOF1  0xffc03958   </span><span class="cm">/* Time buffer for Low-Speed transactions */</span><span class="cp"></span>

<span class="cm">/* (APHY_CNTRL is for ADI usage only) */</span>

<span class="cp">#define                   USB_APHY_CNTRL  0xffc039e0   </span><span class="cm">/* Register that increases visibility of Analog PHY */</span><span class="cp"></span>

<span class="cm">/* (APHY_CALIB is for ADI usage only) */</span>

<span class="cp">#define                   USB_APHY_CALIB  0xffc039e4   </span><span class="cm">/* Register used to set some calibration values */</span><span class="cp"></span>

<span class="cp">#define                  USB_APHY_CNTRL2  0xffc039e8   </span><span class="cm">/* Register used to prevent re-enumeration once Moab goes into hibernate mode */</span><span class="cp"></span>

<span class="cm">/* (PHY_TEST is for ADI usage only) */</span>

<span class="cp">#define                     USB_PHY_TEST  0xffc039ec   </span><span class="cm">/* Used for reducing simulation time and simplifies FIFO testability */</span><span class="cp"></span>

<span class="cp">#define                  USB_PLLOSC_CTRL  0xffc039f0   </span><span class="cm">/* Used to program different parameters for USB PLL and Oscillator */</span><span class="cp"></span>
<span class="cp">#define                   USB_SRP_CLKDIV  0xffc039f4   </span><span class="cm">/* Used to program clock divide value for the clock fed to the SRP detection logic */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 0 Control Registers */</span>

<span class="cp">#define                USB_EP_NI0_TXMAXP  0xffc03a00   </span><span class="cm">/* Maximum packet size for Host Tx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI0_TXCSR  0xffc03a04   </span><span class="cm">/* Control Status register for endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_RXMAXP  0xffc03a08   </span><span class="cm">/* Maximum packet size for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI0_RXCSR  0xffc03a0c   </span><span class="cm">/* Control Status register for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI0_RXCOUNT  0xffc03a10   </span><span class="cm">/* Number of bytes received in endpoint 0 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_TXTYPE  0xffc03a14   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI0_TXINTERVAL  0xffc03a18   </span><span class="cm">/* Sets the NAK response timeout on Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI0_RXTYPE  0xffc03a1c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI0_RXINTERVAL  0xffc03a20   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI0_TXCOUNT  0xffc03a28   </span><span class="cm">/* Number of bytes to be written to the endpoint0 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 1 Control Registers */</span>

<span class="cp">#define                USB_EP_NI1_TXMAXP  0xffc03a40   </span><span class="cm">/* Maximum packet size for Host Tx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI1_TXCSR  0xffc03a44   </span><span class="cm">/* Control Status register for endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_RXMAXP  0xffc03a48   </span><span class="cm">/* Maximum packet size for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI1_RXCSR  0xffc03a4c   </span><span class="cm">/* Control Status register for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI1_RXCOUNT  0xffc03a50   </span><span class="cm">/* Number of bytes received in endpoint1 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_TXTYPE  0xffc03a54   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI1_TXINTERVAL  0xffc03a58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint1 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI1_RXTYPE  0xffc03a5c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI1_RXINTERVAL  0xffc03a60   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI1_TXCOUNT  0xffc03a68   </span><span class="cm">/* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 2 Control Registers */</span>

<span class="cp">#define                USB_EP_NI2_TXMAXP  0xffc03a80   </span><span class="cm">/* Maximum packet size for Host Tx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI2_TXCSR  0xffc03a84   </span><span class="cm">/* Control Status register for endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_RXMAXP  0xffc03a88   </span><span class="cm">/* Maximum packet size for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI2_RXCSR  0xffc03a8c   </span><span class="cm">/* Control Status register for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI2_RXCOUNT  0xffc03a90   </span><span class="cm">/* Number of bytes received in endpoint2 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_TXTYPE  0xffc03a94   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI2_TXINTERVAL  0xffc03a98   </span><span class="cm">/* Sets the NAK response timeout on Endpoint2 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI2_RXTYPE  0xffc03a9c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI2_RXINTERVAL  0xffc03aa0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI2_TXCOUNT  0xffc03aa8   </span><span class="cm">/* Number of bytes to be written to the endpoint2 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 3 Control Registers */</span>

<span class="cp">#define                USB_EP_NI3_TXMAXP  0xffc03ac0   </span><span class="cm">/* Maximum packet size for Host Tx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI3_TXCSR  0xffc03ac4   </span><span class="cm">/* Control Status register for endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_RXMAXP  0xffc03ac8   </span><span class="cm">/* Maximum packet size for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI3_RXCSR  0xffc03acc   </span><span class="cm">/* Control Status register for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI3_RXCOUNT  0xffc03ad0   </span><span class="cm">/* Number of bytes received in endpoint3 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_TXTYPE  0xffc03ad4   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI3_TXINTERVAL  0xffc03ad8   </span><span class="cm">/* Sets the NAK response timeout on Endpoint3 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI3_RXTYPE  0xffc03adc   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI3_RXINTERVAL  0xffc03ae0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI3_TXCOUNT  0xffc03ae8   </span><span class="cm">/* Number of bytes to be written to the H124endpoint3 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 4 Control Registers */</span>

<span class="cp">#define                USB_EP_NI4_TXMAXP  0xffc03b00   </span><span class="cm">/* Maximum packet size for Host Tx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI4_TXCSR  0xffc03b04   </span><span class="cm">/* Control Status register for endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_RXMAXP  0xffc03b08   </span><span class="cm">/* Maximum packet size for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI4_RXCSR  0xffc03b0c   </span><span class="cm">/* Control Status register for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI4_RXCOUNT  0xffc03b10   </span><span class="cm">/* Number of bytes received in endpoint4 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_TXTYPE  0xffc03b14   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI4_TXINTERVAL  0xffc03b18   </span><span class="cm">/* Sets the NAK response timeout on Endpoint4 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI4_RXTYPE  0xffc03b1c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI4_RXINTERVAL  0xffc03b20   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI4_TXCOUNT  0xffc03b28   </span><span class="cm">/* Number of bytes to be written to the endpoint4 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 5 Control Registers */</span>

<span class="cp">#define                USB_EP_NI5_TXMAXP  0xffc03b40   </span><span class="cm">/* Maximum packet size for Host Tx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI5_TXCSR  0xffc03b44   </span><span class="cm">/* Control Status register for endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_RXMAXP  0xffc03b48   </span><span class="cm">/* Maximum packet size for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI5_RXCSR  0xffc03b4c   </span><span class="cm">/* Control Status register for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI5_RXCOUNT  0xffc03b50   </span><span class="cm">/* Number of bytes received in endpoint5 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_TXTYPE  0xffc03b54   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI5_TXINTERVAL  0xffc03b58   </span><span class="cm">/* Sets the NAK response timeout on Endpoint5 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI5_RXTYPE  0xffc03b5c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI5_RXINTERVAL  0xffc03b60   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI5_TXCOUNT  0xffc03b68   </span><span class="cm">/* Number of bytes to be written to the endpoint5 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 6 Control Registers */</span>

<span class="cp">#define                USB_EP_NI6_TXMAXP  0xffc03b80   </span><span class="cm">/* Maximum packet size for Host Tx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI6_TXCSR  0xffc03b84   </span><span class="cm">/* Control Status register for endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_RXMAXP  0xffc03b88   </span><span class="cm">/* Maximum packet size for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI6_RXCSR  0xffc03b8c   </span><span class="cm">/* Control Status register for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI6_RXCOUNT  0xffc03b90   </span><span class="cm">/* Number of bytes received in endpoint6 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_TXTYPE  0xffc03b94   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI6_TXINTERVAL  0xffc03b98   </span><span class="cm">/* Sets the NAK response timeout on Endpoint6 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI6_RXTYPE  0xffc03b9c   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI6_RXINTERVAL  0xffc03ba0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI6_TXCOUNT  0xffc03ba8   </span><span class="cm">/* Number of bytes to be written to the endpoint6 Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* USB Endpoint 7 Control Registers */</span>

<span class="cp">#define                USB_EP_NI7_TXMAXP  0xffc03bc0   </span><span class="cm">/* Maximum packet size for Host Tx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI7_TXCSR  0xffc03bc4   </span><span class="cm">/* Control Status register for endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_RXMAXP  0xffc03bc8   </span><span class="cm">/* Maximum packet size for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_EP_NI7_RXCSR  0xffc03bcc   </span><span class="cm">/* Control Status register for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI7_RXCOUNT  0xffc03bd0   </span><span class="cm">/* Number of bytes received in endpoint7 FIFO */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_TXTYPE  0xffc03bd4   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI7_TXINTERVAL  0xffc03bd8   </span><span class="cm">/* Sets the NAK response timeout on Endpoint7 */</span><span class="cp"></span>
<span class="cp">#define                USB_EP_NI7_RXTYPE  0xffc03bdc   </span><span class="cm">/* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define            USB_EP_NI7_RXINTERVAL  0xffc03be0   </span><span class="cm">/* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */</span><span class="cp"></span>
<span class="cp">#define               USB_EP_NI7_TXCOUNT  0xffc03be8   </span><span class="cm">/* Number of bytes to be written to the endpoint7 Tx FIFO */</span><span class="cp"></span>

<span class="cp">#define                USB_DMA_INTERRUPT  0xffc03c00   </span><span class="cm">/* Indicates pending interrupts for the DMA channels */</span><span class="cp"></span>

<span class="cm">/* USB Channel 0 Config Registers */</span>

<span class="cp">#define                  USB_DMA0CONTROL  0xffc03c04   </span><span class="cm">/* DMA master channel 0 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA0ADDRLOW  0xffc03c08   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA0ADDRHIGH  0xffc03c0c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA0COUNTLOW  0xffc03c10   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA0COUNTHIGH  0xffc03c14   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 1 Config Registers */</span>

<span class="cp">#define                  USB_DMA1CONTROL  0xffc03c24   </span><span class="cm">/* DMA master channel 1 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA1ADDRLOW  0xffc03c28   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA1ADDRHIGH  0xffc03c2c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA1COUNTLOW  0xffc03c30   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA1COUNTHIGH  0xffc03c34   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 2 Config Registers */</span>

<span class="cp">#define                  USB_DMA2CONTROL  0xffc03c44   </span><span class="cm">/* DMA master channel 2 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA2ADDRLOW  0xffc03c48   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA2ADDRHIGH  0xffc03c4c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA2COUNTLOW  0xffc03c50   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA2COUNTHIGH  0xffc03c54   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 3 Config Registers */</span>

<span class="cp">#define                  USB_DMA3CONTROL  0xffc03c64   </span><span class="cm">/* DMA master channel 3 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA3ADDRLOW  0xffc03c68   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA3ADDRHIGH  0xffc03c6c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA3COUNTLOW  0xffc03c70   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA3COUNTHIGH  0xffc03c74   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 4 Config Registers */</span>

<span class="cp">#define                  USB_DMA4CONTROL  0xffc03c84   </span><span class="cm">/* DMA master channel 4 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA4ADDRLOW  0xffc03c88   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA4ADDRHIGH  0xffc03c8c   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA4COUNTLOW  0xffc03c90   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA4COUNTHIGH  0xffc03c94   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 5 Config Registers */</span>

<span class="cp">#define                  USB_DMA5CONTROL  0xffc03ca4   </span><span class="cm">/* DMA master channel 5 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA5ADDRLOW  0xffc03ca8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA5ADDRHIGH  0xffc03cac   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA5COUNTLOW  0xffc03cb0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA5COUNTHIGH  0xffc03cb4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 6 Config Registers */</span>

<span class="cp">#define                  USB_DMA6CONTROL  0xffc03cc4   </span><span class="cm">/* DMA master channel 6 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA6ADDRLOW  0xffc03cc8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA6ADDRHIGH  0xffc03ccc   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA6COUNTLOW  0xffc03cd0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA6COUNTHIGH  0xffc03cd4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */</span><span class="cp"></span>

<span class="cm">/* USB Channel 7 Config Registers */</span>

<span class="cp">#define                  USB_DMA7CONTROL  0xffc03ce4   </span><span class="cm">/* DMA master channel 7 configuration */</span><span class="cp"></span>
<span class="cp">#define                  USB_DMA7ADDRLOW  0xffc03ce8   </span><span class="cm">/* Lower 16-bits of memory source/destination address for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA7ADDRHIGH  0xffc03cec   </span><span class="cm">/* Upper 16-bits of memory source/destination address for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                 USB_DMA7COUNTLOW  0xffc03cf0   </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */</span><span class="cp"></span>
<span class="cp">#define                USB_DMA7COUNTHIGH  0xffc03cf4   </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_FADDR */</span>

<span class="cp">#define          FUNCTION_ADDRESS  0x7f       </span><span class="cm">/* Function address */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_POWER */</span>

<span class="cp">#define           ENABLE_SUSPENDM  0x1        </span><span class="cm">/* enable SuspendM output */</span><span class="cp"></span>
<span class="cp">#define          nENABLE_SUSPENDM  0x0       </span>
<span class="cp">#define              SUSPEND_MODE  0x2        </span><span class="cm">/* Suspend Mode indicator */</span><span class="cp"></span>
<span class="cp">#define             nSUSPEND_MODE  0x0       </span>
<span class="cp">#define               RESUME_MODE  0x4        </span><span class="cm">/* DMA Mode */</span><span class="cp"></span>
<span class="cp">#define              nRESUME_MODE  0x0       </span>
<span class="cp">#define                     RESET  0x8        </span><span class="cm">/* Reset indicator */</span><span class="cp"></span>
<span class="cp">#define                    nRESET  0x0       </span>
<span class="cp">#define                   HS_MODE  0x10       </span><span class="cm">/* High Speed mode indicator */</span><span class="cp"></span>
<span class="cp">#define                  nHS_MODE  0x0       </span>
<span class="cp">#define                 HS_ENABLE  0x20       </span><span class="cm">/* high Speed Enable */</span><span class="cp"></span>
<span class="cp">#define                nHS_ENABLE  0x0       </span>
<span class="cp">#define                 SOFT_CONN  0x40       </span><span class="cm">/* Soft connect */</span><span class="cp"></span>
<span class="cp">#define                nSOFT_CONN  0x0       </span>
<span class="cp">#define                ISO_UPDATE  0x80       </span><span class="cm">/* Isochronous update */</span><span class="cp"></span>
<span class="cp">#define               nISO_UPDATE  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRTX */</span>

<span class="cp">#define                    EP0_TX  0x1        </span><span class="cm">/* Tx Endpoint 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP0_TX  0x0       </span>
<span class="cp">#define                    EP1_TX  0x2        </span><span class="cm">/* Tx Endpoint 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP1_TX  0x0       </span>
<span class="cp">#define                    EP2_TX  0x4        </span><span class="cm">/* Tx Endpoint 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP2_TX  0x0       </span>
<span class="cp">#define                    EP3_TX  0x8        </span><span class="cm">/* Tx Endpoint 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP3_TX  0x0       </span>
<span class="cp">#define                    EP4_TX  0x10       </span><span class="cm">/* Tx Endpoint 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP4_TX  0x0       </span>
<span class="cp">#define                    EP5_TX  0x20       </span><span class="cm">/* Tx Endpoint 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP5_TX  0x0       </span>
<span class="cp">#define                    EP6_TX  0x40       </span><span class="cm">/* Tx Endpoint 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP6_TX  0x0       </span>
<span class="cp">#define                    EP7_TX  0x80       </span><span class="cm">/* Tx Endpoint 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP7_TX  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRRX */</span>

<span class="cp">#define                    EP1_RX  0x2        </span><span class="cm">/* Rx Endpoint 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP1_RX  0x0       </span>
<span class="cp">#define                    EP2_RX  0x4        </span><span class="cm">/* Rx Endpoint 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP2_RX  0x0       </span>
<span class="cp">#define                    EP3_RX  0x8        </span><span class="cm">/* Rx Endpoint 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP3_RX  0x0       </span>
<span class="cp">#define                    EP4_RX  0x10       </span><span class="cm">/* Rx Endpoint 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP4_RX  0x0       </span>
<span class="cp">#define                    EP5_RX  0x20       </span><span class="cm">/* Rx Endpoint 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP5_RX  0x0       </span>
<span class="cp">#define                    EP6_RX  0x40       </span><span class="cm">/* Rx Endpoint 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP6_RX  0x0       </span>
<span class="cp">#define                    EP7_RX  0x80       </span><span class="cm">/* Rx Endpoint 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define                   nEP7_RX  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRTXE */</span>

<span class="cp">#define                  EP0_TX_E  0x1        </span><span class="cm">/* Endpoint 0 interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP0_TX_E  0x0       </span>
<span class="cp">#define                  EP1_TX_E  0x2        </span><span class="cm">/* Tx Endpoint 1 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP1_TX_E  0x0       </span>
<span class="cp">#define                  EP2_TX_E  0x4        </span><span class="cm">/* Tx Endpoint 2 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP2_TX_E  0x0       </span>
<span class="cp">#define                  EP3_TX_E  0x8        </span><span class="cm">/* Tx Endpoint 3 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP3_TX_E  0x0       </span>
<span class="cp">#define                  EP4_TX_E  0x10       </span><span class="cm">/* Tx Endpoint 4 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP4_TX_E  0x0       </span>
<span class="cp">#define                  EP5_TX_E  0x20       </span><span class="cm">/* Tx Endpoint 5 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP5_TX_E  0x0       </span>
<span class="cp">#define                  EP6_TX_E  0x40       </span><span class="cm">/* Tx Endpoint 6 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP6_TX_E  0x0       </span>
<span class="cp">#define                  EP7_TX_E  0x80       </span><span class="cm">/* Tx Endpoint 7 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP7_TX_E  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRRXE */</span>

<span class="cp">#define                  EP1_RX_E  0x2        </span><span class="cm">/* Rx Endpoint 1 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP1_RX_E  0x0       </span>
<span class="cp">#define                  EP2_RX_E  0x4        </span><span class="cm">/* Rx Endpoint 2 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP2_RX_E  0x0       </span>
<span class="cp">#define                  EP3_RX_E  0x8        </span><span class="cm">/* Rx Endpoint 3 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP3_RX_E  0x0       </span>
<span class="cp">#define                  EP4_RX_E  0x10       </span><span class="cm">/* Rx Endpoint 4 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP4_RX_E  0x0       </span>
<span class="cp">#define                  EP5_RX_E  0x20       </span><span class="cm">/* Rx Endpoint 5 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP5_RX_E  0x0       </span>
<span class="cp">#define                  EP6_RX_E  0x40       </span><span class="cm">/* Rx Endpoint 6 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP6_RX_E  0x0       </span>
<span class="cp">#define                  EP7_RX_E  0x80       </span><span class="cm">/* Rx Endpoint 7 interrupt  Enable */</span><span class="cp"></span>
<span class="cp">#define                 nEP7_RX_E  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRUSB */</span>

<span class="cp">#define                 SUSPEND_B  0x1        </span><span class="cm">/* Suspend indicator */</span><span class="cp"></span>
<span class="cp">#define                nSUSPEND_B  0x0       </span>
<span class="cp">#define                  RESUME_B  0x2        </span><span class="cm">/* Resume indicator */</span><span class="cp"></span>
<span class="cp">#define                 nRESUME_B  0x0       </span>
<span class="cp">#define          RESET_OR_BABLE_B  0x4        </span><span class="cm">/* Reset/babble indicator */</span><span class="cp"></span>
<span class="cp">#define         nRESET_OR_BABLE_B  0x0       </span>
<span class="cp">#define                     SOF_B  0x8        </span><span class="cm">/* Start of frame */</span><span class="cp"></span>
<span class="cp">#define                    nSOF_B  0x0       </span>
<span class="cp">#define                    CONN_B  0x10       </span><span class="cm">/* Connection indicator */</span><span class="cp"></span>
<span class="cp">#define                   nCONN_B  0x0       </span>
<span class="cp">#define                  DISCON_B  0x20       </span><span class="cm">/* Disconnect indicator */</span><span class="cp"></span>
<span class="cp">#define                 nDISCON_B  0x0       </span>
<span class="cp">#define             SESSION_REQ_B  0x40       </span><span class="cm">/* Session Request */</span><span class="cp"></span>
<span class="cp">#define            nSESSION_REQ_B  0x0       </span>
<span class="cp">#define              VBUS_ERROR_B  0x80       </span><span class="cm">/* Vbus threshold indicator */</span><span class="cp"></span>
<span class="cp">#define             nVBUS_ERROR_B  0x0       </span>

<span class="cm">/* Bit masks for USB_INTRUSBE */</span>

<span class="cp">#define                SUSPEND_BE  0x1        </span><span class="cm">/* Suspend indicator int enable */</span><span class="cp"></span>
<span class="cp">#define               nSUSPEND_BE  0x0       </span>
<span class="cp">#define                 RESUME_BE  0x2        </span><span class="cm">/* Resume indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                nRESUME_BE  0x0       </span>
<span class="cp">#define         RESET_OR_BABLE_BE  0x4        </span><span class="cm">/* Reset/babble indicator int enable */</span><span class="cp"></span>
<span class="cp">#define        nRESET_OR_BABLE_BE  0x0       </span>
<span class="cp">#define                    SOF_BE  0x8        </span><span class="cm">/* Start of frame int enable */</span><span class="cp"></span>
<span class="cp">#define                   nSOF_BE  0x0       </span>
<span class="cp">#define                   CONN_BE  0x10       </span><span class="cm">/* Connection indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                  nCONN_BE  0x0       </span>
<span class="cp">#define                 DISCON_BE  0x20       </span><span class="cm">/* Disconnect indicator int enable */</span><span class="cp"></span>
<span class="cp">#define                nDISCON_BE  0x0       </span>
<span class="cp">#define            SESSION_REQ_BE  0x40       </span><span class="cm">/* Session Request int enable */</span><span class="cp"></span>
<span class="cp">#define           nSESSION_REQ_BE  0x0       </span>
<span class="cp">#define             VBUS_ERROR_BE  0x80       </span><span class="cm">/* Vbus threshold indicator int enable */</span><span class="cp"></span>
<span class="cp">#define            nVBUS_ERROR_BE  0x0       </span>

<span class="cm">/* Bit masks for USB_FRAME */</span>

<span class="cp">#define              FRAME_NUMBER  0x7ff      </span><span class="cm">/* Frame number */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_INDEX */</span>

<span class="cp">#define         SELECTED_ENDPOINT  0xf        </span><span class="cm">/* selected endpoint */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_GLOBAL_CTL */</span>

<span class="cp">#define                GLOBAL_ENA  0x1        </span><span class="cm">/* enables USB module */</span><span class="cp"></span>
<span class="cp">#define               nGLOBAL_ENA  0x0       </span>
<span class="cp">#define                EP1_TX_ENA  0x2        </span><span class="cm">/* Transmit endpoint 1 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP1_TX_ENA  0x0       </span>
<span class="cp">#define                EP2_TX_ENA  0x4        </span><span class="cm">/* Transmit endpoint 2 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP2_TX_ENA  0x0       </span>
<span class="cp">#define                EP3_TX_ENA  0x8        </span><span class="cm">/* Transmit endpoint 3 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP3_TX_ENA  0x0       </span>
<span class="cp">#define                EP4_TX_ENA  0x10       </span><span class="cm">/* Transmit endpoint 4 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP4_TX_ENA  0x0       </span>
<span class="cp">#define                EP5_TX_ENA  0x20       </span><span class="cm">/* Transmit endpoint 5 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP5_TX_ENA  0x0       </span>
<span class="cp">#define                EP6_TX_ENA  0x40       </span><span class="cm">/* Transmit endpoint 6 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP6_TX_ENA  0x0       </span>
<span class="cp">#define                EP7_TX_ENA  0x80       </span><span class="cm">/* Transmit endpoint 7 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP7_TX_ENA  0x0       </span>
<span class="cp">#define                EP1_RX_ENA  0x100      </span><span class="cm">/* Receive endpoint 1 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP1_RX_ENA  0x0       </span>
<span class="cp">#define                EP2_RX_ENA  0x200      </span><span class="cm">/* Receive endpoint 2 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP2_RX_ENA  0x0       </span>
<span class="cp">#define                EP3_RX_ENA  0x400      </span><span class="cm">/* Receive endpoint 3 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP3_RX_ENA  0x0       </span>
<span class="cp">#define                EP4_RX_ENA  0x800      </span><span class="cm">/* Receive endpoint 4 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP4_RX_ENA  0x0       </span>
<span class="cp">#define                EP5_RX_ENA  0x1000     </span><span class="cm">/* Receive endpoint 5 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP5_RX_ENA  0x0       </span>
<span class="cp">#define                EP6_RX_ENA  0x2000     </span><span class="cm">/* Receive endpoint 6 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP6_RX_ENA  0x0       </span>
<span class="cp">#define                EP7_RX_ENA  0x4000     </span><span class="cm">/* Receive endpoint 7 enable */</span><span class="cp"></span>
<span class="cp">#define               nEP7_RX_ENA  0x0       </span>

<span class="cm">/* Bit masks for USB_OTG_DEV_CTL */</span>

<span class="cp">#define                   SESSION  0x1        </span><span class="cm">/* session indicator */</span><span class="cp"></span>
<span class="cp">#define                  nSESSION  0x0       </span>
<span class="cp">#define                  HOST_REQ  0x2        </span><span class="cm">/* Host negotiation request */</span><span class="cp"></span>
<span class="cp">#define                 nHOST_REQ  0x0       </span>
<span class="cp">#define                 HOST_MODE  0x4        </span><span class="cm">/* indicates USBDRC is a host */</span><span class="cp"></span>
<span class="cp">#define                nHOST_MODE  0x0       </span>
<span class="cp">#define                     VBUS0  0x8        </span><span class="cm">/* Vbus level indicator[0] */</span><span class="cp"></span>
<span class="cp">#define                    nVBUS0  0x0       </span>
<span class="cp">#define                     VBUS1  0x10       </span><span class="cm">/* Vbus level indicator[1] */</span><span class="cp"></span>
<span class="cp">#define                    nVBUS1  0x0       </span>
<span class="cp">#define                     LSDEV  0x20       </span><span class="cm">/* Low-speed indicator */</span><span class="cp"></span>
<span class="cp">#define                    nLSDEV  0x0       </span>
<span class="cp">#define                     FSDEV  0x40       </span><span class="cm">/* Full or High-speed indicator */</span><span class="cp"></span>
<span class="cp">#define                    nFSDEV  0x0       </span>
<span class="cp">#define                  B_DEVICE  0x80       </span><span class="cm">/* A&#39; or &#39;B&#39; device indicator */</span><span class="cp"></span>
<span class="cp">#define                 nB_DEVICE  0x0       </span>

<span class="cm">/* Bit masks for USB_OTG_VBUS_IRQ */</span>

<span class="cp">#define             DRIVE_VBUS_ON  0x1        </span><span class="cm">/* indicator to drive VBUS control circuit */</span><span class="cp"></span>
<span class="cp">#define            nDRIVE_VBUS_ON  0x0       </span>
<span class="cp">#define            DRIVE_VBUS_OFF  0x2        </span><span class="cm">/* indicator to shut off charge pump */</span><span class="cp"></span>
<span class="cp">#define           nDRIVE_VBUS_OFF  0x0       </span>
<span class="cp">#define           CHRG_VBUS_START  0x4        </span><span class="cm">/* indicator for external circuit to start charging VBUS */</span><span class="cp"></span>
<span class="cp">#define          nCHRG_VBUS_START  0x0       </span>
<span class="cp">#define             CHRG_VBUS_END  0x8        </span><span class="cm">/* indicator for external circuit to end charging VBUS */</span><span class="cp"></span>
<span class="cp">#define            nCHRG_VBUS_END  0x0       </span>
<span class="cp">#define        DISCHRG_VBUS_START  0x10       </span><span class="cm">/* indicator to start discharging VBUS */</span><span class="cp"></span>
<span class="cp">#define       nDISCHRG_VBUS_START  0x0       </span>
<span class="cp">#define          DISCHRG_VBUS_END  0x20       </span><span class="cm">/* indicator to stop discharging VBUS */</span><span class="cp"></span>
<span class="cp">#define         nDISCHRG_VBUS_END  0x0       </span>

<span class="cm">/* Bit masks for USB_OTG_VBUS_MASK */</span>

<span class="cp">#define         DRIVE_VBUS_ON_ENA  0x1        </span><span class="cm">/* enable DRIVE_VBUS_ON interrupt */</span><span class="cp"></span>
<span class="cp">#define        nDRIVE_VBUS_ON_ENA  0x0       </span>
<span class="cp">#define        DRIVE_VBUS_OFF_ENA  0x2        </span><span class="cm">/* enable DRIVE_VBUS_OFF interrupt */</span><span class="cp"></span>
<span class="cp">#define       nDRIVE_VBUS_OFF_ENA  0x0       </span>
<span class="cp">#define       CHRG_VBUS_START_ENA  0x4        </span><span class="cm">/* enable CHRG_VBUS_START interrupt */</span><span class="cp"></span>
<span class="cp">#define      nCHRG_VBUS_START_ENA  0x0       </span>
<span class="cp">#define         CHRG_VBUS_END_ENA  0x8        </span><span class="cm">/* enable CHRG_VBUS_END interrupt */</span><span class="cp"></span>
<span class="cp">#define        nCHRG_VBUS_END_ENA  0x0       </span>
<span class="cp">#define    DISCHRG_VBUS_START_ENA  0x10       </span><span class="cm">/* enable DISCHRG_VBUS_START interrupt */</span><span class="cp"></span>
<span class="cp">#define   nDISCHRG_VBUS_START_ENA  0x0       </span>
<span class="cp">#define      DISCHRG_VBUS_END_ENA  0x20       </span><span class="cm">/* enable DISCHRG_VBUS_END interrupt */</span><span class="cp"></span>
<span class="cp">#define     nDISCHRG_VBUS_END_ENA  0x0       </span>

<span class="cm">/* Bit masks for USB_CSR0 */</span>

<span class="cp">#define                  RXPKTRDY  0x1        </span><span class="cm">/* data packet receive indicator */</span><span class="cp"></span>
<span class="cp">#define                 nRXPKTRDY  0x0       </span>
<span class="cp">#define                  TXPKTRDY  0x2        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define                 nTXPKTRDY  0x0       </span>
<span class="cp">#define                STALL_SENT  0x4        </span><span class="cm">/* STALL handshake sent */</span><span class="cp"></span>
<span class="cp">#define               nSTALL_SENT  0x0       </span>
<span class="cp">#define                   DATAEND  0x8        </span><span class="cm">/* Data end indicator */</span><span class="cp"></span>
<span class="cp">#define                  nDATAEND  0x0       </span>
<span class="cp">#define                  SETUPEND  0x10       </span><span class="cm">/* Setup end */</span><span class="cp"></span>
<span class="cp">#define                 nSETUPEND  0x0       </span>
<span class="cp">#define                 SENDSTALL  0x20       </span><span class="cm">/* Send STALL handshake */</span><span class="cp"></span>
<span class="cp">#define                nSENDSTALL  0x0       </span>
<span class="cp">#define         SERVICED_RXPKTRDY  0x40       </span><span class="cm">/* used to clear the RxPktRdy bit */</span><span class="cp"></span>
<span class="cp">#define        nSERVICED_RXPKTRDY  0x0       </span>
<span class="cp">#define         SERVICED_SETUPEND  0x80       </span><span class="cm">/* used to clear the SetupEnd bit */</span><span class="cp"></span>
<span class="cp">#define        nSERVICED_SETUPEND  0x0       </span>
<span class="cp">#define                 FLUSHFIFO  0x100      </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define                nFLUSHFIFO  0x0       </span>
<span class="cp">#define          STALL_RECEIVED_H  0x4        </span><span class="cm">/* STALL handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define         nSTALL_RECEIVED_H  0x0       </span>
<span class="cp">#define                SETUPPKT_H  0x8        </span><span class="cm">/* send Setup token host mode */</span><span class="cp"></span>
<span class="cp">#define               nSETUPPKT_H  0x0       </span>
<span class="cp">#define                   ERROR_H  0x10       </span><span class="cm">/* timeout error indicator host mode */</span><span class="cp"></span>
<span class="cp">#define                  nERROR_H  0x0       </span>
<span class="cp">#define                  REQPKT_H  0x20       </span><span class="cm">/* Request an IN transaction host mode */</span><span class="cp"></span>
<span class="cp">#define                 nREQPKT_H  0x0       </span>
<span class="cp">#define               STATUSPKT_H  0x40       </span><span class="cm">/* Status stage transaction host mode */</span><span class="cp"></span>
<span class="cp">#define              nSTATUSPKT_H  0x0       </span>
<span class="cp">#define             NAK_TIMEOUT_H  0x80       </span><span class="cm">/* EP0 halted after a NAK host mode */</span><span class="cp"></span>
<span class="cp">#define            nNAK_TIMEOUT_H  0x0       </span>

<span class="cm">/* Bit masks for USB_COUNT0 */</span>

<span class="cp">#define              EP0_RX_COUNT  0x7f       </span><span class="cm">/* number of received bytes in EP0 FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_NAKLIMIT0 */</span>

<span class="cp">#define             EP0_NAK_LIMIT  0x1f       </span><span class="cm">/* number of frames/micro frames after which EP0 timeouts */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TX_MAX_PACKET */</span>

<span class="cp">#define         MAX_PACKET_SIZE_T  0x7ff      </span><span class="cm">/* maximum data pay load in a frame */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RX_MAX_PACKET */</span>

<span class="cp">#define         MAX_PACKET_SIZE_R  0x7ff      </span><span class="cm">/* maximum data pay load in a frame */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXCSR */</span>

<span class="cp">#define                TXPKTRDY_T  0x1        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define               nTXPKTRDY_T  0x0       </span>
<span class="cp">#define          FIFO_NOT_EMPTY_T  0x2        </span><span class="cm">/* FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define         nFIFO_NOT_EMPTY_T  0x0       </span>
<span class="cp">#define                UNDERRUN_T  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token */</span><span class="cp"></span>
<span class="cp">#define               nUNDERRUN_T  0x0       </span>
<span class="cp">#define               FLUSHFIFO_T  0x8        </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define              nFLUSHFIFO_T  0x0       </span>
<span class="cp">#define              STALL_SEND_T  0x10       </span><span class="cm">/* issue a Stall handshake */</span><span class="cp"></span>
<span class="cp">#define             nSTALL_SEND_T  0x0       </span>
<span class="cp">#define              STALL_SENT_T  0x20       </span><span class="cm">/* Stall handshake transmitted */</span><span class="cp"></span>
<span class="cp">#define             nSTALL_SENT_T  0x0       </span>
<span class="cp">#define        CLEAR_DATATOGGLE_T  0x40       </span><span class="cm">/* clear endpoint data toggle */</span><span class="cp"></span>
<span class="cp">#define       nCLEAR_DATATOGGLE_T  0x0       </span>
<span class="cp">#define                INCOMPTX_T  0x80       </span><span class="cm">/* indicates that a large packet is split */</span><span class="cp"></span>
<span class="cp">#define               nINCOMPTX_T  0x0       </span>
<span class="cp">#define              DMAREQMODE_T  0x400      </span><span class="cm">/* DMA mode (0 or 1) selection */</span><span class="cp"></span>
<span class="cp">#define             nDMAREQMODE_T  0x0       </span>
<span class="cp">#define        FORCE_DATATOGGLE_T  0x800      </span><span class="cm">/* Force data toggle */</span><span class="cp"></span>
<span class="cp">#define       nFORCE_DATATOGGLE_T  0x0       </span>
<span class="cp">#define              DMAREQ_ENA_T  0x1000     </span><span class="cm">/* Enable DMA request for Tx EP */</span><span class="cp"></span>
<span class="cp">#define             nDMAREQ_ENA_T  0x0       </span>
<span class="cp">#define                     ISO_T  0x4000     </span><span class="cm">/* enable Isochronous transfers */</span><span class="cp"></span>
<span class="cp">#define                    nISO_T  0x0       </span>
<span class="cp">#define                 AUTOSET_T  0x8000     </span><span class="cm">/* allows TxPktRdy to be set automatically */</span><span class="cp"></span>
<span class="cp">#define                nAUTOSET_T  0x0       </span>
<span class="cp">#define                  ERROR_TH  0x4        </span><span class="cm">/* error condition host mode */</span><span class="cp"></span>
<span class="cp">#define                 nERROR_TH  0x0       </span>
<span class="cp">#define         STALL_RECEIVED_TH  0x20       </span><span class="cm">/* Stall handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define        nSTALL_RECEIVED_TH  0x0       </span>
<span class="cp">#define            NAK_TIMEOUT_TH  0x80       </span><span class="cm">/* NAK timeout host mode */</span><span class="cp"></span>
<span class="cp">#define           nNAK_TIMEOUT_TH  0x0       </span>

<span class="cm">/* Bit masks for USB_TXCOUNT */</span>

<span class="cp">#define                  TX_COUNT  0x1fff     </span><span class="cm">/* Number of bytes to be written to the selected endpoint Tx FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXCSR */</span>

<span class="cp">#define                RXPKTRDY_R  0x1        </span><span class="cm">/* data packet in FIFO indicator */</span><span class="cp"></span>
<span class="cp">#define               nRXPKTRDY_R  0x0       </span>
<span class="cp">#define               FIFO_FULL_R  0x2        </span><span class="cm">/* FIFO not empty */</span><span class="cp"></span>
<span class="cp">#define              nFIFO_FULL_R  0x0       </span>
<span class="cp">#define                 OVERRUN_R  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token */</span><span class="cp"></span>
<span class="cp">#define                nOVERRUN_R  0x0       </span>
<span class="cp">#define               DATAERROR_R  0x8        </span><span class="cm">/* Out packet cannot be loaded into Rx  FIFO */</span><span class="cp"></span>
<span class="cp">#define              nDATAERROR_R  0x0       </span>
<span class="cp">#define               FLUSHFIFO_R  0x10       </span><span class="cm">/* flush endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define              nFLUSHFIFO_R  0x0       </span>
<span class="cp">#define              STALL_SEND_R  0x20       </span><span class="cm">/* issue a Stall handshake */</span><span class="cp"></span>
<span class="cp">#define             nSTALL_SEND_R  0x0       </span>
<span class="cp">#define              STALL_SENT_R  0x40       </span><span class="cm">/* Stall handshake transmitted */</span><span class="cp"></span>
<span class="cp">#define             nSTALL_SENT_R  0x0       </span>
<span class="cp">#define        CLEAR_DATATOGGLE_R  0x80       </span><span class="cm">/* clear endpoint data toggle */</span><span class="cp"></span>
<span class="cp">#define       nCLEAR_DATATOGGLE_R  0x0       </span>
<span class="cp">#define                INCOMPRX_R  0x100      </span><span class="cm">/* indicates that a large packet is split */</span><span class="cp"></span>
<span class="cp">#define               nINCOMPRX_R  0x0       </span>
<span class="cp">#define              DMAREQMODE_R  0x800      </span><span class="cm">/* DMA mode (0 or 1) selection */</span><span class="cp"></span>
<span class="cp">#define             nDMAREQMODE_R  0x0       </span>
<span class="cp">#define                 DISNYET_R  0x1000     </span><span class="cm">/* disable Nyet handshakes */</span><span class="cp"></span>
<span class="cp">#define                nDISNYET_R  0x0       </span>
<span class="cp">#define              DMAREQ_ENA_R  0x2000     </span><span class="cm">/* Enable DMA request for Tx EP */</span><span class="cp"></span>
<span class="cp">#define             nDMAREQ_ENA_R  0x0       </span>
<span class="cp">#define                     ISO_R  0x4000     </span><span class="cm">/* enable Isochronous transfers */</span><span class="cp"></span>
<span class="cp">#define                    nISO_R  0x0       </span>
<span class="cp">#define               AUTOCLEAR_R  0x8000     </span><span class="cm">/* allows TxPktRdy to be set automatically */</span><span class="cp"></span>
<span class="cp">#define              nAUTOCLEAR_R  0x0       </span>
<span class="cp">#define                  ERROR_RH  0x4        </span><span class="cm">/* TxPktRdy not set  for an IN token host mode */</span><span class="cp"></span>
<span class="cp">#define                 nERROR_RH  0x0       </span>
<span class="cp">#define                 REQPKT_RH  0x20       </span><span class="cm">/* request an IN transaction host mode */</span><span class="cp"></span>
<span class="cp">#define                nREQPKT_RH  0x0       </span>
<span class="cp">#define         STALL_RECEIVED_RH  0x40       </span><span class="cm">/* Stall handshake received host mode */</span><span class="cp"></span>
<span class="cp">#define        nSTALL_RECEIVED_RH  0x0       </span>
<span class="cp">#define               INCOMPRX_RH  0x100      </span><span class="cm">/* indicates that a large packet is split host mode */</span><span class="cp"></span>
<span class="cp">#define              nINCOMPRX_RH  0x0       </span>
<span class="cp">#define             DMAREQMODE_RH  0x800      </span><span class="cm">/* DMA mode (0 or 1) selection host mode */</span><span class="cp"></span>
<span class="cp">#define            nDMAREQMODE_RH  0x0       </span>
<span class="cp">#define                AUTOREQ_RH  0x4000     </span><span class="cm">/* sets ReqPkt automatically host mode */</span><span class="cp"></span>
<span class="cp">#define               nAUTOREQ_RH  0x0       </span>

<span class="cm">/* Bit masks for USB_RXCOUNT */</span>

<span class="cp">#define                  RX_COUNT  0x1fff     </span><span class="cm">/* Number of received bytes in the packet in the Rx FIFO */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXTYPE */</span>

<span class="cp">#define            TARGET_EP_NO_T  0xf        </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                PROTOCOL_T  0xc        </span><span class="cm">/* transfer type */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_TXINTERVAL */</span>

<span class="cp">#define          TX_POLL_INTERVAL  0xff       </span><span class="cm">/* polling interval for selected Tx EP */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXTYPE */</span>

<span class="cp">#define            TARGET_EP_NO_R  0xf        </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                PROTOCOL_R  0xc        </span><span class="cm">/* transfer type */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_RXINTERVAL */</span>

<span class="cp">#define          RX_POLL_INTERVAL  0xff       </span><span class="cm">/* polling interval for selected Rx EP */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMA_INTERRUPT */</span>

<span class="cp">#define                  DMA0_INT  0x1        </span><span class="cm">/* DMA0 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA0_INT  0x0       </span>
<span class="cp">#define                  DMA1_INT  0x2        </span><span class="cm">/* DMA1 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA1_INT  0x0       </span>
<span class="cp">#define                  DMA2_INT  0x4        </span><span class="cm">/* DMA2 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA2_INT  0x0       </span>
<span class="cp">#define                  DMA3_INT  0x8        </span><span class="cm">/* DMA3 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA3_INT  0x0       </span>
<span class="cp">#define                  DMA4_INT  0x10       </span><span class="cm">/* DMA4 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA4_INT  0x0       </span>
<span class="cp">#define                  DMA5_INT  0x20       </span><span class="cm">/* DMA5 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA5_INT  0x0       </span>
<span class="cp">#define                  DMA6_INT  0x40       </span><span class="cm">/* DMA6 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA6_INT  0x0       </span>
<span class="cp">#define                  DMA7_INT  0x80       </span><span class="cm">/* DMA7 pending interrupt */</span><span class="cp"></span>
<span class="cp">#define                 nDMA7_INT  0x0       </span>

<span class="cm">/* Bit masks for USB_DMAxCONTROL */</span>

<span class="cp">#define                   DMA_ENA  0x1        </span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define                  nDMA_ENA  0x0       </span>
<span class="cp">#define                 DIRECTION  0x2        </span><span class="cm">/* direction of DMA transfer */</span><span class="cp"></span>
<span class="cp">#define                nDIRECTION  0x0       </span>
<span class="cp">#define                      MODE  0x4        </span><span class="cm">/* DMA Bus error */</span><span class="cp"></span>
<span class="cp">#define                     nMODE  0x0       </span>
<span class="cp">#define                   INT_ENA  0x8        </span><span class="cm">/* Interrupt enable */</span><span class="cp"></span>
<span class="cp">#define                  nINT_ENA  0x0       </span>
<span class="cp">#define                     EPNUM  0xf0       </span><span class="cm">/* EP number */</span><span class="cp"></span>
<span class="cp">#define                  BUSERROR  0x100      </span><span class="cm">/* DMA Bus error */</span><span class="cp"></span>
<span class="cp">#define                 nBUSERROR  0x0       </span>

<span class="cm">/* Bit masks for USB_DMAxADDRHIGH */</span>

<span class="cp">#define             DMA_ADDR_HIGH  0xffff     </span><span class="cm">/* Upper 16-bits of memory source/destination address for the DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxADDRLOW */</span>

<span class="cp">#define              DMA_ADDR_LOW  0xffff     </span><span class="cm">/* Lower 16-bits of memory source/destination address for the DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxCOUNTHIGH */</span>

<span class="cp">#define            DMA_COUNT_HIGH  0xffff     </span><span class="cm">/* Upper 16-bits of byte count of DMA transfer for DMA master channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for USB_DMAxCOUNTLOW */</span>

<span class="cp">#define             DMA_COUNT_LOW  0xffff     </span><span class="cm">/* Lower 16-bits of byte count of DMA transfer for DMA master channel */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF525_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
