Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_parameters_0.vhd" in Library work.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dm_iob is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dqs_iob is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_s3_dq_iob is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity ddr2_ram_core_dqs_delay is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_wr_gray_cntr is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_rd_gray_cntr is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_ram8d_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd" in Library work.
Architecture arc_cal_ctl of Entity ddr2_ram_core_cal_ctl is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity ddr2_ram_core_tap_dly is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_iobs_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_iobs_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_iobs_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_read_controller_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_write_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_clk_dcm is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_cal_top is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_controller_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_data_path_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_iobs_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Write_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_write_vhdl is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Read_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_read_vhdl is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_top_0 is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd" in Library work.
Architecture arc of Entity ddr2_ram_core_infrastructure_top is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/BLOCKRAM.vhd" in Library work.
Entity <blockram> compiled.
Entity <blockram> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Control_VHDL.vhd" in Library work.
Architecture verhalten of Entity ddr2_control_vhdl is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" in Library work.
Architecture cu_1 of Entity cu is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/Clock_VHDL.vhd" in Library work.
Architecture verhalten of Entity clock_vhdl is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/clk133m_dcm.vhd" in Library work.
Architecture behavioral of Entity clk133m_dcm is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/vga.vhd" in Library work.
Architecture behaviour of Entity vga is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ipcore_dir/vga_clk.vhd" in Library work.
Architecture behavioral of Entity vga_clk is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CPU.vhd" in Library work.
Architecture cpu_1 of Entity cpu is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/MMU.vhd" in Library work.
Architecture behavioral of Entity mmu is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core.vhd" in Library work.
Architecture arc_mem_interface_top of Entity ddr2_ram_core is up to date.
Compiling vhdl file "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" in Library work.
Architecture toplevel_1 of Entity toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <toplevel_1>).

Analyzing hierarchy for entity <Clock_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <clk133m_dcm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <vga_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <CPU_1>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DDR2_Ram_Core> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <CU_1>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BLOCKRAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DDR2_Control_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_top_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Write_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Read_VHDL> in library <work> (architecture <verhalten>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_0> in library <work> (architecture <arc>) with generics.
	COL_WIDTH = 10
	ROW_WIDTH = 13

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_clk_dcm> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_write_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_cal_ctl> in library <work> (architecture <arc_cal_ctl>).

Analyzing hierarchy for entity <DDR2_Ram_Core_tap_dly> in library <work> (architecture <arc_tap_dly>).

Analyzing hierarchy for entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_ram8d_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (architecture <arc>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <toplevel_1>).
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 243: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 243: Unconnected output port 'CLK2X_OUT' of component 'clk133m_dcm'.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 243: Unconnected output port 'LOCKED_OUT' of component 'clk133m_dcm'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "DRIVE =  12" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_obuf> in unit <toplevel>.
    Set user-defined property "SLEW =  SLOW" for instance <clk_obuf> in unit <toplevel>.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 277: Unconnected output port 'LOCKED_OUT' of component 'vga_clk'.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 345: Unconnected output port 'cntrl0_sys_rst_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 345: Unconnected output port 'cntrl0_sys_rst90_tb' of component 'DDR2_Ram_Core'.
WARNING:Xst:753 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd" line 345: Unconnected output port 'cntrl0_sys_rst180_tb' of component 'DDR2_Ram_Core'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <Clock_VHDL> in library <work> (Architecture <verhalten>).
Entity <Clock_VHDL> analyzed. Unit <Clock_VHDL> generated.

Analyzing Entity <clk133m_dcm> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  15" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk133m_dcm>.
Entity <clk133m_dcm> analyzed. Unit <clk133m_dcm> generated.

Analyzing Entity <vga> in library <work> (Architecture <behaviour>).
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/vga.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/vga.vhd" line 55: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/vga.vhd" line 179: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <regs<16><0>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><1>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><2>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <regs<16><3>> in unit <vga> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <vga_clk> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
Entity <vga_clk> analyzed. Unit <vga_clk> generated.

Analyzing Entity <CPU> in library <work> (Architecture <CPU_1>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <CU> in library <work> (Architecture <CU_1>).
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 474: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 507: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 507: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 673: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 766: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 862: Mux is complete : default of case is discarded
WARNING:Xst:819 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <err>
Entity <CU> analyzed. Unit <CU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 91: Instantiating black box module <dividerUnsigned>.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 148: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 161: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 472: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 474: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 476: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 478: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 482: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 483: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 485: Size of operands are different : result is <false>.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 485: Size of operands are different : result is <false>.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 488: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 489: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 494: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 495: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 505: Size of operands are different : result is <false>.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 505: Size of operands are different : result is <false>.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 505: Size of operands are different : result is <false>.
WARNING:Xst:795 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 505: Size of operands are different : result is <false>.
WARNING:Xst:819 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd" line 113: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state>, <alu_rfdU>, <s_opc>, <s_op1>, <s_op2>, <ram_doutb>, <ram_douta>, <division_flank_counter>, <alu_quotientU>, <alu_remainderU>
INFO:Xst:2679 - Register <ram_wea> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <Behavioral>).
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.

Analyzing Entity <MMU> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/MMU.vhd" line 196: Width mismatch. <br_addr_in> has a width of 11 bits but assigned expression is 32-bit wide.
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <BLOCKRAM> in library <work> (Architecture <behavioral>).
    Set property "ram_style = block" for signal <cells>.
Entity <BLOCKRAM> analyzed. Unit <BLOCKRAM> generated.

Analyzing Entity <DDR2_Control_VHDL> in library <work> (Architecture <verhalten>).
WARNING:Xst:819 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Control_VHDL.vhd" line 218: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <m_rd>, <m_we>, <mrd>, <mwe>
INFO:Xst:2679 - Register <v_ROW> in unit <DDR2_Control_VHDL> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_COL> in unit <DDR2_Control_VHDL> has a constant value of 0000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <v_BANK> in unit <DDR2_Control_VHDL> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <DDR2_Control_VHDL> analyzed. Unit <DDR2_Control_VHDL> generated.

Analyzing Entity <DDR2_Write_VHDL> in library <work> (Architecture <verhalten>).
Entity <DDR2_Write_VHDL> analyzed. Unit <DDR2_Write_VHDL> generated.

Analyzing Entity <DDR2_Read_VHDL> in library <work> (Architecture <verhalten>).
Entity <DDR2_Read_VHDL> analyzed. Unit <DDR2_Read_VHDL> generated.

Analyzing Entity <DDR2_Ram_Core> in library <work> (Architecture <arc_mem_interface_top>).
Entity <DDR2_Ram_Core> analyzed. Unit <DDR2_Ram_Core> generated.

Analyzing Entity <DDR2_Ram_Core_top_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_top_0> analyzed. Unit <DDR2_Ram_Core_top_0> generated.

Analyzing generic Entity <DDR2_Ram_Core_controller_0> in library <work> (Architecture <arc>).
	COL_WIDTH = 10
	ROW_WIDTH = 13
    Set property "syn_preserve = TRUE" for signal <ba_address_reg1>.
    Set property "syn_preserve = TRUE" for signal <ba_address_reg2>.
    Set property "syn_preserve = TRUE" for signal <column_address_reg>.
    Set property "syn_preserve = TRUE" for signal <row_address_reg>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_rst>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_set>.
    Set user-defined property "INIT =  0" for instance <ACK_REG_INST1> in unit <DDR2_Ram_Core_controller_0>.
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" line 1105: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd" line 1132: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
    Set user-defined property "IOB =  FORCE" for instance <rst_iob_out> in unit <DDR2_Ram_Core_controller_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <ddr_odt2> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <DDR2_Ram_Core_controller_0> analyzed. Unit <DDR2_Ram_Core_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_0> analyzed. Unit <DDR2_Ram_Core_data_path_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <fifo0_rd_addr_r>.
    Set property "syn_preserve = TRUE" for signal <fifo1_rd_addr_r>.
Entity <DDR2_Ram_Core_data_read_0> analyzed. Unit <DDR2_Ram_Core_data_read_0> generated.

Analyzing Entity <DDR2_Ram_Core_rd_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd" line 106: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_rd_gray_cntr>.
Entity <DDR2_Ram_Core_rd_gray_cntr> analyzed. Unit <DDR2_Ram_Core_rd_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_ram8d_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <DDR2_Ram_Core_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <DDR2_Ram_Core_ram8d_0>.
Entity <DDR2_Ram_Core_ram8d_0> analyzed. Unit <DDR2_Ram_Core_ram8d_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_read_controller_0> in library <work> (Architecture <arc>).
    Set property "buffer_type = none" for signal <dqs_delayed_col0>.
    Set property "buffer_type = none" for signal <dqs_delayed_col1>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col0> in unit <DDR2_Ram_Core_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[1].dqs_delay_col1> in unit <DDR2_Ram_Core_data_read_controller_0>.
Entity <DDR2_Ram_Core_data_read_controller_0> analyzed. Unit <DDR2_Ram_Core_data_read_controller_0> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.1> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.1> analyzed. Unit <DDR2_Ram_Core_dqs_delay.1> generated.

Analyzing Entity <DDR2_Ram_Core_dqs_delay.2> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <DDR2_Ram_Core_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <DDR2_Ram_Core_dqs_delay.2> analyzed. Unit <DDR2_Ram_Core_dqs_delay.2> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_0_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_0_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_0_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_fifo_1_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
Entity <DDR2_Ram_Core_fifo_1_wr_en_0> analyzed. Unit <DDR2_Ram_Core_fifo_1_wr_en_0> generated.

Analyzing Entity <DDR2_Ram_Core_wr_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd" line 98: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <DDR2_Ram_Core_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <DDR2_Ram_Core_wr_gray_cntr>.
Entity <DDR2_Ram_Core_wr_gray_cntr> analyzed. Unit <DDR2_Ram_Core_wr_gray_cntr> generated.

Analyzing Entity <DDR2_Ram_Core_data_write_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <write_data0>.
    Set property "syn_preserve = TRUE" for signal <write_data1>.
    Set property "syn_preserve = TRUE" for signal <write_data2>.
    Set property "syn_preserve = TRUE" for signal <write_data3>.
    Set property "syn_preserve = TRUE" for signal <write_data4>.
    Set property "syn_preserve = TRUE" for signal <write_data_m0>.
    Set property "syn_preserve = TRUE" for signal <write_data_m1>.
    Set property "syn_preserve = TRUE" for signal <write_data_m2>.
    Set property "syn_preserve = TRUE" for signal <write_data_m3>.
    Set property "syn_preserve = TRUE" for signal <write_data_m4>.
    Set property "syn_preserve = TRUE" for signal <write_data90>.
    Set property "syn_preserve = TRUE" for signal <write_data90_1>.
    Set property "syn_preserve = TRUE" for signal <write_data90_2>.
    Set property "syn_preserve = TRUE" for signal <write_data270>.
    Set property "syn_preserve = TRUE" for signal <write_data270_1>.
    Set property "syn_preserve = TRUE" for signal <write_data270_2>.
Entity <DDR2_Ram_Core_data_write_0> analyzed. Unit <DDR2_Ram_Core_data_write_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_infrastructure> analyzed. Unit <DDR2_Ram_Core_infrastructure> generated.

Analyzing Entity <DDR2_Ram_Core_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_iobs_0> analyzed. Unit <DDR2_Ram_Core_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U_clk_i> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r_inst> in unit <DDR2_Ram_Core_infrastructure_iobs_0>.
Entity <DDR2_Ram_Core_infrastructure_iobs_0> analyzed. Unit <DDR2_Ram_Core_infrastructure_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_controller_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_web> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_rasb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_casb> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_cke> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_odt> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <ODT_iob_obuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].iob_addr> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].iob_ba> in unit <DDR2_Ram_Core_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].r> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <DDR2_Ram_Core_controller_iobs_0>.
Entity <DDR2_Ram_Core_controller_iobs_0> analyzed. Unit <DDR2_Ram_Core_controller_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_data_path_iobs_0> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_data_path_iobs_0> analyzed. Unit <DDR2_Ram_Core_data_path_iobs_0> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dm_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_DM0_OUT> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DM1_OBUF> in unit <DDR2_Ram_Core_s3_dm_iob>.
Entity <DDR2_Ram_Core_s3_dm_iob> analyzed. Unit <DDR2_Ram_Core_s3_dm_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dqs_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <U1> in unit <DDR2_Ram_Core_s3_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <U2> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <U3> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <DDR2_Ram_Core_s3_dqs_iob>.
Entity <DDR2_Ram_Core_s3_dqs_iob> analyzed. Unit <DDR2_Ram_Core_s3_dqs_iob> generated.

Analyzing Entity <DDR2_Ram_Core_s3_dq_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOB =  FORCE" for instance <DQ_T> in unit <DDR2_Ram_Core_s3_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <DDR2_Ram_Core_s3_dq_iob>.
Entity <DDR2_Ram_Core_s3_dq_iob> analyzed. Unit <DDR2_Ram_Core_s3_dq_iob> generated.

Analyzing Entity <DDR2_Ram_Core_infrastructure_top> in library <work> (Architecture <arc>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SINGLE_ENDED_CLKS_INST.SYS_CLK_INST> in unit <DDR2_Ram_Core_infrastructure_top>.
Entity <DDR2_Ram_Core_infrastructure_top> analyzed. Unit <DDR2_Ram_Core_infrastructure_top> generated.

Analyzing Entity <DDR2_Ram_Core_clk_dcm> in library <work> (Architecture <arc>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST1> in unit <DDR2_Ram_Core_clk_dcm>.
Entity <DDR2_Ram_Core_clk_dcm> analyzed. Unit <DDR2_Ram_Core_clk_dcm> generated.

Analyzing Entity <DDR2_Ram_Core_cal_top> in library <work> (Architecture <arc>).
Entity <DDR2_Ram_Core_cal_top> analyzed. Unit <DDR2_Ram_Core_cal_top> generated.

Analyzing Entity <DDR2_Ram_Core_cal_ctl> in library <work> (Architecture <arc_cal_ctl>).
    Set property "syn_keep = TRUE" for signal <cnt>.
    Set property "syn_keep = TRUE" for signal <cnt1>.
    Set property "syn_keep = TRUE" for signal <trans_onedtct>.
    Set property "syn_keep = TRUE" for signal <trans_twodtct>.
    Set property "syn_keep = TRUE" for signal <phase_cnt>.
    Set property "syn_keep = TRUE" for signal <tap_dly_reg>.
    Set property "syn_keep = TRUE" for signal <enb_trans_two_dtct>.
    Set property "syn_keep = TRUE" for signal <tapfordqs_val>.
INFO:Xst:1432 - Contents of array <tap_dly_reg> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tap_dly_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <DDR2_Ram_Core_cal_ctl> analyzed. Unit <DDR2_Ram_Core_cal_ctl> generated.

Analyzing Entity <DDR2_Ram_Core_tap_dly> in library <work> (Architecture <arc_tap_dly>).
    Set property "syn_preserve = TRUE" for signal <tap>.
    Set property "syn_preserve = TRUE" for signal <flop1>.
    Set user-defined property "INIT =  E2E2" for instance <l0> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l1> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l2> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l3> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l4> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l5> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l6> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l7> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l8> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l9> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l10> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l11> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l12> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l13> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l14> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l15> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l16> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l17> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l18> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l19> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l20> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l21> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l22> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l23> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l24> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l25> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l26> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l27> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l28> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l29> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l30> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l31> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <DDR2_Ram_Core_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <DDR2_Ram_Core_tap_dly>.
Entity <DDR2_Ram_Core_tap_dly> analyzed. Unit <DDR2_Ram_Core_tap_dly> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ddr_odt_cntrl> in unit <DDR2_Ram_Core_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Clock_VHDL>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/Clock_VHDL.vhd".
    Found 1-bit register for signal <clk1Hz>.
    Found 26-bit comparator greatequal for signal <clk1Hz$cmp_ge0000> created at line 46.
    Found 26-bit up counter for signal <v_cnt1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Clock_VHDL> synthesized.


Synthesizing Unit <vga>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/vga.vhd".
WARNING:Xst:647 - Input <rgb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <h>.
    Found 1-bit register for signal <v>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 74.
    Found 1-bit xor2 for signal <b$xor0000> created at line 74.
    Found 5-bit up counter for signal <bit_counter>.
    Found 10-bit comparator less for signal <bit_counter$cmp_lt0000> created at line 195.
    Found 32-bit 4-to-1 multiplexer for signal <currentreg$mux0000> created at line 55.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0125> created at line 55.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0126> created at line 55.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0127> created at line 55.
    Found 1-bit 17-to-1 multiplexer for signal <currentreg$mux0128> created at line 55.
    Found 1-bit register for signal <offs_intX>.
    Found 1-bit register for signal <offs_intY>.
    Found 6-bit up counter for signal <reg_counterx>.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0000> created at line 195.
    Found 10-bit comparator greatequal for signal <reg_counterx$cmp_ge0001> created at line 195.
    Found 10-bit comparator less for signal <reg_counterx$cmp_lt0000> created at line 187.
    Found 6-bit up counter for signal <reg_countery>.
    Found 128-bit register for signal <regs<0>>.
    Found 128-bit register for signal <regs<10>>.
    Found 128-bit register for signal <regs<11>>.
    Found 128-bit register for signal <regs<12>>.
    Found 128-bit register for signal <regs<13>>.
    Found 128-bit register for signal <regs<14>>.
    Found 128-bit register for signal <regs<15>>.
    Found 128-bit register for signal <regs<1>>.
    Found 128-bit register for signal <regs<2>>.
    Found 128-bit register for signal <regs<3>>.
    Found 128-bit register for signal <regs<4>>.
    Found 128-bit register for signal <regs<5>>.
    Found 128-bit register for signal <regs<6>>.
    Found 128-bit register for signal <regs<7>>.
    Found 128-bit register for signal <regs<8>>.
    Found 128-bit register for signal <regs<9>>.
    Found 10-bit up counter for signal <x_cnt>.
    Found 10-bit up counter for signal <y_cnt>.
    Summary:
	inferred   5 Counter(s).
	inferred 2052 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <CU>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CU.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 177                                            |
    | Inputs             | 13                                             |
    | Outputs            | 17                                             |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | err_out                   (negative)           |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1100                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x7-bit ROM for signal <alu_com_out$mux0004> created at line 625.
    Found 1-bit register for signal <alu_work_out>.
    Found 1-bit register for signal <mmu_work_out>.
    Found 3-bit register for signal <mmu_com_out>.
    Found 7-bit register for signal <alu_com_out>.
    Found 32-bit register for signal <mmu_adr_out>.
    Found 32-bit register for signal <alu_data_out1>.
    Found 32-bit register for signal <alu_data_out2>.
    Found 5-bit register for signal <alu_adr_out>.
    Found 32-bit register for signal <mmu_data_out>.
    Found 5-bit 4-to-1 multiplexer for signal <alu_adr_out$mux0004> created at line 414.
    Found 7-bit 4-to-1 multiplexer for signal <alu_com_out$mux0003> created at line 414.
    Found 7-bit 8-to-1 multiplexer for signal <alu_com_out$mux0005> created at line 678.
    Found 7-bit 8-to-1 multiplexer for signal <alu_com_out$mux0008> created at line 801.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0005>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0006> created at line 414.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0005>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0006> created at line 414.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out2$mux0007> created at line 801.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0008>.
    Found 1-bit 4-to-1 multiplexer for signal <alu_work_out$mux0004> created at line 414.
    Found 64-bit up counter for signal <cycle_ctr>.
    Found 1-bit register for signal <err<0>>.
    Found 64-bit register for signal <instr_ctr>.
    Found 64-bit adder for signal <instr_ctr$share0000> created at line 83.
    Found 30-bit register for signal <ir>.
    Found 30-bit adder for signal <mmu_adr_out$add0001> created at line 89.
    Found 30-bit register for signal <pc>.
    Found 64-bit up counter for signal <time_ctr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 270 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred 219 Multiplexer(s).
Unit <CU> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ClockDivider.vhd".
    Found 1-bit register for signal <clk_sgn>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <BLOCKRAM>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/BLOCKRAM.vhd".
WARNING:Xst:647 - Input <addr_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <test1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 256x64-bit single-port RAM <Mram_cells> for signal <cells>.
    Found 64-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <BLOCKRAM> synthesized.


Synthesizing Unit <DDR2_Write_VHDL>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Write_VHDL.vhd".
    Found finite state machine <FSM_1> for signal <STATE_WA>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wa_1_nop                                       |
    | Power Up State     | wa_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <STATE_WB>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wb_1_nop                                       |
    | Power Up State     | wb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <w_command_register>.
    Found 32-bit register for signal <input_data>.
    Found 1-bit register for signal <w_burst_done>.
    Found 2-bit register for signal <v_counter>.
    Found 2-bit subtractor for signal <v_counter$addsub0000> created at line 130.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DDR2_Write_VHDL> synthesized.


Synthesizing Unit <DDR2_Read_VHDL>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Read_VHDL.vhd".
    Found finite state machine <FSM_3> for signal <STATE_RA>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ra_1_nop                                       |
    | Power Up State     | ra_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <STATE_RB>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk90_in                  (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rb_1_nop                                       |
    | Power Up State     | rb_1_nop                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <r_burst_done>.
    Found 3-bit register for signal <r_command_register>.
    Found 1-bit register for signal <v_counter<0>>.
    Found 32-bit register for signal <v_data_lsb>.
    Found 32-bit register for signal <v_data_msb>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
Unit <DDR2_Read_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure.vhd".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DDR2_Ram_Core_infrastructure> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_write_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_write_0.vhd".
    Found 1-bit register for signal <write_en_val>.
    Found 32-bit register for signal <write_data1>.
    Found 32-bit register for signal <write_data2>.
    Found 16-bit register for signal <write_data270>.
    Found 16-bit register for signal <write_data270_1>.
    Found 16-bit register for signal <write_data270_2>.
    Found 32-bit register for signal <write_data3>.
    Found 32-bit register for signal <write_data4>.
    Found 16-bit register for signal <write_data90>.
    Found 16-bit register for signal <write_data90_1>.
    Found 16-bit register for signal <write_data90_2>.
    Found 4-bit register for signal <write_data_m1>.
    Found 4-bit register for signal <write_data_m2>.
    Found 2-bit register for signal <write_data_m270>.
    Found 2-bit register for signal <write_data_m270_1>.
    Found 2-bit register for signal <write_data_m270_2>.
    Found 4-bit register for signal <write_data_m3>.
    Found 4-bit register for signal <write_data_m4>.
    Found 2-bit register for signal <write_data_m90>.
    Found 2-bit register for signal <write_data_m90_1>.
    Found 2-bit register for signal <write_data_m90_2>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 254 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_write_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_cal_ctl>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_cal_ctl.vhd".
WARNING:Xst:646 - Signal <cnt_val<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 216.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 145.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs_val>.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0000> created at line 237.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0001> created at line 239.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0002> created at line 241.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0003> created at line 243.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DDR2_Ram_Core_cal_ctl> synthesized.


Synthesizing Unit <clk133m_dcm>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/clk133m_dcm.vhd".
Unit <clk133m_dcm> synthesized.


Synthesizing Unit <vga_clk>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ipcore_dir/vga_clk.vhd".
Unit <vga_clk> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/ALU.vhd".
WARNING:Xst:1780 - Signal <ram_web> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_wea<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dinb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addrb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addra> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 31x32-bit dual-port RAM <Mram_reg_data2> for signal <reg_data2>.
    Found 31x32-bit dual-port RAM <Mram_reg_data1> for signal <reg_data1>.
WARNING:Xst:737 - Found 32-bit latch for signal <alu_divisor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <alu_dividend>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <division_flank_counter>.
WARNING:Xst:737 - Found 4-bit latch for signal <division_flank_counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit register for signal <cu_data_out>.
    Found 32-bit adder for signal <$add0000> created at line 179.
    Found 32-bit adder for signal <$add0001> created at line 181.
    Found 32-bit adder for signal <$add0002> created at line 183.
    Found 32-bit adder for signal <$add0003> created at line 185.
    Found 32-bit 4-to-1 multiplexer for signal <$mux0001> created at line 470.
    Found 32-bit shifter logical left for signal <$shift0000> created at line 254.
    Found 32-bit shifter logical left for signal <$shift0001> created at line 260.
    Found 32-bit shifter logical left for signal <$shift0002> created at line 266.
    Found 32-bit shifter logical left for signal <$shift0003> created at line 272.
    Found 32-bit subtractor for signal <$sub0000> created at line 193.
    Found 32-bit subtractor for signal <$sub0001> created at line 195.
    Found 32-bit subtractor for signal <$sub0002> created at line 197.
    Found 32-bit subtractor for signal <$sub0003> created at line 199.
    Found 32-bit register for signal <acc>.
    Found 32-bit 8-to-1 multiplexer for signal <acc$mux0022> created at line 283.
    Found 32-bit shifter logical right for signal <acc$shift0008> created at line 283.
    Found 32-bit shifter logical right for signal <acc$shift0009> created at line 289.
    Found 32-bit shifter logical right for signal <acc$shift0010> created at line 295.
    Found 32-bit shifter logical right for signal <acc$shift0011> created at line 301.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0000> created at line 345.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0001> created at line 351.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0002> created at line 357.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0003> created at line 363.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0004> created at line 373.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0005> created at line 379.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0006> created at line 385.
    Found 32-bit comparator less for signal <acc_0$cmp_lt0007> created at line 391.
    Found 1-bit xor2 for signal <acc_0$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_0$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_0$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_0$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_1$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_1$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_1$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_1$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_10$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_10$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_10$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_10$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_11$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_11$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_11$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_11$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_12$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_12$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_12$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_12$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_13$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_13$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_13$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_13$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_14$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_14$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_14$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_14$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_15$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_15$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_15$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_15$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_16$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_16$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_16$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_16$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_17$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_17$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_17$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_17$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_18$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_18$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_18$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_18$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_19$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_19$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_19$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_19$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_2$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_2$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_2$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_2$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_20$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_20$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_20$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_20$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_21$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_21$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_21$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_21$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_22$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_22$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_22$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_22$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_23$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_23$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_23$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_23$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_24$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_24$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_24$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_24$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_25$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_25$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_25$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_25$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_26$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_26$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_26$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_26$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_27$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_27$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_27$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_27$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_28$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_28$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_28$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_28$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_29$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_29$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_29$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_29$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_3$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_3$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_3$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_3$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_30$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_30$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_30$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_30$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_31$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_31$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_31$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_31$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_4$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_4$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_4$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_4$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_5$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_5$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_5$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_5$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_6$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_6$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_6$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_6$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_7$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_7$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_7$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_7$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_8$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_8$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_8$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_8$xor0003> created at line 243.
    Found 1-bit xor2 for signal <acc_9$xor0000> created at line 237.
    Found 1-bit xor2 for signal <acc_9$xor0001> created at line 239.
    Found 1-bit xor2 for signal <acc_9$xor0002> created at line 241.
    Found 1-bit xor2 for signal <acc_9$xor0003> created at line 243.
    Found 32-bit 4-to-1 multiplexer for signal <alu_dividend$mux0003> created at line 530.
    Found 6-bit register for signal <debug_adr_signal>.
    Found 32-bit register for signal <debug_signal>.
    Found 32-bit 4-to-1 multiplexer for signal <debug_signal$mux0002> created at line 478.
    Found 64-bit register for signal <mult_result>.
    Found 32x32-bit multiplier for signal <mult_result$mult0000>.
    Found 32-bit adder for signal <mult_result$share0001> created at line 425.
    Found 32-bit 32-to-1 multiplexer for signal <mux0001$mux0000>.
    Found 32-bit 32-to-1 multiplexer for signal <mux0001$mux0001>.
    Found 32-bit register for signal <ram_douta>.
    Found 32-bit register for signal <ram_doutb>.
    Found 32-bit register for signal <s_op1>.
    Found 32-bit register for signal <s_op2>.
    Found 5-bit register for signal <s_op3>.
    Found 7-bit register for signal <s_opc>.
    Found 1-bit register for signal <shift_ar>.
    Found 7-bit register for signal <state>.
    Summary:
	inferred   2 RAM(s).
	inferred 307 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Comparator(s).
	inferred 192 Multiplexer(s).
	inferred   8 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <DDR2_Control_VHDL>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Control_VHDL.vhd".
WARNING:Xst:646 - Signal <v_ROW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_COL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_BANK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State m3_auto_write_start is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m4_auto_write_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m5_auto_writing is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m6_auto_read_init is never reached in FSM <STATE_M>.
INFO:Xst:1799 - State m7_auto_reading is never reached in FSM <STATE_M>.
    Found finite state machine <FSM_5> for signal <STATE_M>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in                    (falling_edge)       |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | m1_start_up                                    |
    | Power Up State     | m1_start_up                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit register for signal <input_adress>.
    Found 64-bit register for signal <data_out>.
    Found 1-bit register for signal <valid>.
    Found 1-bit register for signal <burst_done>.
    Found 3-bit register for signal <command_register>.
    Found 18-bit down counter for signal <v_counter>.
    Found 3-bit register for signal <v_main_command_register>.
    Found 1-bit register for signal <v_read_en>.
    Found 64-bit register for signal <v_write_data>.
    Found 1-bit register for signal <v_write_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 163 D-type flip-flop(s).
Unit <DDR2_Control_VHDL> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_0.vhd".
WARNING:Xst:1780 - Signal <rp_cnt_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lmr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_dis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wrburst_end_1> equivalent to <rdburst_end_1> has been removed
    Register <wrburst_end_2> equivalent to <rdburst_end_2> has been removed
    Found finite state machine <FSM_6> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 28                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <read_fifo_rden>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 23-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 10-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 636.
    Found 13-bit register for signal <column_address_reg>.
    Found 8-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1317.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 5-bit down counter for signal <ras_count>.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 8-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 1-bit register for signal <rst_dqs_div_r1>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <DDR2_Ram_Core_controller_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_rd_gray_cntr>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_rd_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_rd_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_ram8d_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_ram8d_0.vhd".
Unit <DDR2_Ram_Core_ram8d_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_1>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_1> synthesized.


Synthesizing Unit <DDR2_Ram_Core_dqs_delay_2>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_dqs_delay_0.vhd".
Unit <DDR2_Ram_Core_dqs_delay_2> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_0_wr_en_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_fifo_0_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_fifo_1_wr_en_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_fifo_1_wr_en_0.vhd".
Unit <DDR2_Ram_Core_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_wr_gray_cntr>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_wr_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <DDR2_Ram_Core_wr_gray_cntr> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure_iobs_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure_iobs_0.vhd".
Unit <DDR2_Ram_Core_infrastructure_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_controller_iobs_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_controller_iobs_0.vhd".
Unit <DDR2_Ram_Core_controller_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dm_iob>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dm_iob.vhd".
Unit <DDR2_Ram_Core_s3_dm_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dqs_iob>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dqs_iob.vhd".
Unit <DDR2_Ram_Core_s3_dqs_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_s3_dq_iob>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_s3_dq_iob.vhd".
Unit <DDR2_Ram_Core_s3_dq_iob> synthesized.


Synthesizing Unit <DDR2_Ram_Core_clk_dcm>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_clk_dcm.vhd".
Unit <DDR2_Ram_Core_clk_dcm> synthesized.


Synthesizing Unit <DDR2_Ram_Core_tap_dly>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_tap_dly.vhd".
    Found 1-bit xor2 for signal <flop2_xnor_0$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_1$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_10$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_11$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_12$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_13$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_14$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_15$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_16$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_17$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_18$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_19$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_2$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_20$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_21$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_22$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_23$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_24$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_25$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_26$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_27$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_28$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_29$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_3$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_30$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_4$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_5$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_6$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_7$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_8$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_9$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_tap_dly> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/CPU.vhd".
Unit <CPU> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/MMU.vhd".
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <data_in_buf> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <addr_in_buf<27:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <MMU_STATE>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 29                                             |
    | Inputs             | 9                                              |
    | Outputs            | 13                                             |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | reset_in                  (negative)           |
    | Power Up State     | mmu_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <ack_out>.
    Found 32-bit register for signal <addr_in_buf>.
    Found 11-bit register for signal <br_addr_in>.
    Found 11-bit adder for signal <br_addr_in$addsub0000>.
    Found 64-bit register for signal <br_data_in>.
    Found 1-bit register for signal <br_write_enable>.
    Found 128-bit register for signal <data_buf>.
    Found 32-bit 8-to-1 multiplexer for signal <data_out$mux0000> created at line 239.
    Found 16-bit register for signal <ddr2_addr_in>.
    Found 16-bit adder for signal <ddr2_addr_in$share0000> created at line 150.
    Found 64-bit register for signal <ddr2_data_in>.
    Found 1-bit register for signal <ddr2_read_enable>.
    Found 1-bit register for signal <ddr2_write_enable>.
    Found 1-bit register for signal <write_mode>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 352 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <MMU> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_read_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_read_0.vhd".
    Found 8-bit register for signal <fifo0_rd_addr_r>.
    Found 8-bit register for signal <fifo1_rd_addr_r>.
    Found 16-bit register for signal <fifo_0_data_out_r>.
    Found 16-bit register for signal <fifo_1_data_out_r>.
    Found 32-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <read_fifo_rden_90r1>.
    Found 1-bit register for signal <read_fifo_rden_90r2>.
    Found 1-bit register for signal <read_fifo_rden_90r3>.
    Found 1-bit register for signal <read_fifo_rden_90r4>.
    Found 1-bit register for signal <read_fifo_rden_90r5>.
    Found 1-bit register for signal <read_fifo_rden_90r6>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_read_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_read_controller_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_read_controller_0.vhd".
WARNING:Xst:647 - Input <vio_out_dqs_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DDR2_Ram_Core_data_read_controller_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_path_iobs_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_path_iobs_0.vhd".
Unit <DDR2_Ram_Core_data_path_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_cal_top>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_cal_top.vhd".
Unit <DDR2_Ram_Core_cal_top> synthesized.


Synthesizing Unit <DDR2_Ram_Core_infrastructure_top>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_infrastructure_top.vhd".
WARNING:Xst:647 - Input <sys_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wait_200us_int> equivalent to <wait_200us> has been removed
    Found 1-bit register for signal <wait_200us>.
    Found 16-bit up counter for signal <counter200>.
    Found 17-bit comparator less for signal <counter200$cmp_lt0000> created at line 183.
    Found 1-bit register for signal <sys_rst>.
    Found 1-bit register for signal <sys_rst180>.
    Found 1-bit register for signal <sys_rst180_1>.
    Found 1-bit register for signal <sys_rst180_o>.
    Found 1-bit register for signal <sys_rst90>.
    Found 1-bit register for signal <sys_rst90_1>.
    Found 1-bit register for signal <sys_rst90_o>.
    Found 1-bit register for signal <sys_rst_1>.
    Found 1-bit register for signal <sys_rst_o>.
    Found 1-bit register for signal <wait_200us_i>.
    Found 1-bit register for signal <wait_clk270>.
    Found 1-bit register for signal <wait_clk90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DDR2_Ram_Core_infrastructure_top> synthesized.


Synthesizing Unit <DDR2_Ram_Core_data_path_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_data_path_0.vhd".
WARNING:Xst:1780 - Signal <read_valid_data_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo1_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo0_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_Ram_Core_data_path_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_iobs_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_iobs_0.vhd".
Unit <DDR2_Ram_Core_iobs_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core_top_0>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core_top_0.vhd".
Unit <DDR2_Ram_Core_top_0> synthesized.


Synthesizing Unit <DDR2_Ram_Core>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/DDR2_Ram_Core.vhd".
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <vio_out_dqs_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <vio_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_twodtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_onedtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_rst_calib> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_phase_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_enb_trans_two_dtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_delay_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <DDR2_Ram_Core> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "D:/RiscV/RiscV/RiscV/RISC-Vhdl/toplevel.vhd".
WARNING:Xst:646 - Signal <y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_rise> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <user_data_mask> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <rd_rise> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <maddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_d_to_cv_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_d_from_cv_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cart_a_s> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000.
WARNING:Xst:646 - Signal <ar_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SDRAM_DO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x64-bit single-port RAM                            : 1
 31x32-bit dual-port RAM                               : 2
# ROMs                                                 : 7
 16x4-bit ROM                                          : 6
 8x7-bit ROM                                           : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 16
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit subtractor                                     : 4
 64-bit adder                                          : 1
# Counters                                             : 27
 10-bit up counter                                     : 3
 16-bit up counter                                     : 1
 18-bit down counter                                   : 1
 26-bit up counter                                     : 1
 3-bit down counter                                    : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 4
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 408
 1-bit register                                        : 269
 11-bit register                                       : 1
 13-bit register                                       : 3
 16-bit register                                       : 9
 2-bit register                                        : 10
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 7
 30-bit register                                       : 2
 32-bit register                                       : 85
 4-bit register                                        : 4
 5-bit register                                        : 5
 6-bit register                                        : 1
 64-bit register                                       : 7
 7-bit register                                        : 3
# Latches                                              : 3
 32-bit latch                                          : 2
 4-bit latch                                           : 1
# Comparators                                          : 20
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 17-bit comparator less                                : 1
 26-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 8
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 56
 1-bit 17-to-1 multiplexer                             : 4
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 8
 32-bit 8-to-1 multiplexer                             : 3
 5-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 7-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 32-bit shifter logical left                           : 4
 32-bit shifter logical right                          : 4
# Xors                                                 : 160
 1-bit xor2                                            : 160

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <INST_MMU/MMU_STATE/FSM> on signal <MMU_STATE[1:11]> with one-hot encoding.
---------------------------------------
 State                  | Encoding
---------------------------------------
 mmu_bram_read_first    | 00000000010
 mmu_bram_read_second   | 00000001000
 mmu_read_done          | 00000010000
 mmu_sdram_read_first   | 00000000100
 mmu_sdram_read_second  | 00000100000
 mmu_write_back         | 00001000000
 mmu_bram_write_first   | 00010000000
 mmu_bram_write_second  | 01000000000
 mmu_sdram_write_first  | 00100000000
 mmu_sdram_write_second | 10000000000
 mmu_idle               | 00000000001
---------------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <INST_DDR2_RAM_CORE/top_00/controller0/init_current_state/FSM> on signal <init_current_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init_idle          | 00
 init_precharge     | 01
 init_auto_refresh  | 10
 init_load_mode_reg | 11
--------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <INST_DDR2_RAM_CORE/top_00/controller0/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 0000
 precharge               | 1111
 auto_refresh            | 0001
 active                  | 0011
 first_write             | 0110
 write_wait              | 0101
 burst_write             | 1100
 precharge_after_write   | 0100
 precharge_after_write_2 | 1101
 read_wait               | 1110
 burst_read              | 0111
 active_wait             | 0010
-------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/STATE_M/FSM> on signal <STATE_M[1:7]> with one-hot encoding.
---------------------------------
 State               | Encoding
---------------------------------
 m1_start_up         | 0000001
 m2_wait_4_done      | 0000010
 m3_auto_write_start | unreached
 m4_auto_write_init  | unreached
 m5_auto_writing     | unreached
 m6_auto_read_init   | unreached
 m7_auto_reading     | unreached
 m8_nop              | 0000100
 m9_write_init       | 0001000
 m10_writing         | 0100000
 m11_read_init       | 0010000
 m12_reading         | 1000000
---------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB/FSM> on signal <STATE_RB[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 rb_1_nop           | 00
 rb_2_wait_4_valid1 | 01
 rb_3_data_msb      | 11
 rb_4_wait_4_ack0   | 10
--------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RA/FSM> on signal <STATE_RA[1:6]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 ra_1_nop         | 000001
 ra_2_wait_4_ack1 | 000010
 ra_3_wait_clk    | 000100
 ra_4_set_burst   | 001000
 ra_5_set_nop     | 010000
 ra_6_wait_4_ack0 | 100000
------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB/FSM> on signal <STATE_WB[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 wb_1_nop      | 00001
 wb_2_data_lsb | 00010
 wb_3_t1       | 00100
 wb_4_t2       | 01000
 wb_5_data_msb | 10000
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WA/FSM> on signal <STATE_WA[1:7]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 wa_1_nop         | 0000001
 wa_2_write_cmd   | 0000010
 wa_3_wait_4_ack1 | 0000100
 wa_4_wait_3_clk  | 0001000
 wa_5_burst_hi    | 0010000
 wa_6_burst_ok    | 0100000
 wa_7_wait_4_ack0 | 1000000
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CPU/CU/state/FSM> on signal <state[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 000000000001000
 0001  | 000000000010000
 0010  | 000000000100000
 0011  | 000000001000000
 0100  | 000000010000000
 0101  | 000000100000000
 0110  | 000001000000000
 0111  | 000010000000000
 1000  | 000100000000000
 1001  | 001000000000000
 1010  | 010000000000000
 1011  | 100000000000000
 1100  | 000000000000001
 1101  | 000000000000010
 1110  | 000000000000100
--------------------------
Reading core <ipcore_dir/dividerUnsigned.ngc>.
Loading core <dividerUnsigned> for timing and area information for instance <divunsigned>.
INFO:Xst:2261 - The FF/Latch <input_adress_0> in Unit <INST_DDR2_Control_VHDL> is equivalent to the following 8 FFs/Latches, which will be removed : <input_adress_1> <input_adress_2> <input_adress_3> <input_adress_20> <input_adress_21> <input_adress_22> <input_adress_23> <input_adress_24> 
WARNING:Xst:1710 - FF/Latch <regs<15>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_adr_signal_5> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <w_command_register_0> (without init value) has a constant value of 0 in block <INST_DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <w_command_register_1> (without init value) has a constant value of 0 in block <INST_DDR2_Write_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_command_register_0> (without init value) has a constant value of 0 in block <INST_DDR2_Read_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <input_adress_0> (without init value) has a constant value of 0 in block <INST_DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_register_0> (without init value) has a constant value of 0 in block <INST_DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_main_command_register_0> has a constant value of 0 in block <INST_DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <v_main_command_register_2> has a constant value of 0 in block <INST_DDR2_Control_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ba_address_reg1_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ba_address_reg1_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_address1_12> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_address1_11> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_12> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_11> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_10> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_22> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_21> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_20> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_19> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_18> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<15>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<11>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<8>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<9>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<12>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<10>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_1_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_0_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<14>_0_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_14> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_13> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_12> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_11> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_10> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_15> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_16> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_17> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_18> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_19> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_20> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_21> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_22> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_23> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_24> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_9> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_8> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_7> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_6> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_5> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_4> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_3> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_2> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_1> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_3_0> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_31> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_30> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_29> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_28> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_27> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_26> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs<13>_2_25> (without init value) has a constant value of 0 in block <Inst_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_address_reg_12> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_address_reg_11> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_address_reg_10> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_address_reg_9> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_address_reg_8> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ba_address_reg2_1> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ba_address_reg2_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mmu_com_out_0> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_com_out_1> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_19> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_20> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_21> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_22> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_23> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_24> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_25> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_26> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_27> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <br_addr_in_0> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <br_addr_in_1> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <br_addr_in_2> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_19> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_20> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_21> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_22> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_23> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_24> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_25> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_26> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <addr_in_buf_27> of sequential type is unconnected in block <INST_MMU>.
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg1_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg1_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg2_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <ba_address_reg2_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_1> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_10> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_11> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_12> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <row_address_reg_8> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <row_address_reg_9> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <row_address_reg_10> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <row_address_reg_11> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <row_address_reg_12> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <write_data_m1_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m1_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m2_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m3_3> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_0> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_1> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_2> of sequential type is unconnected in block <data_write0>.
WARNING:Xst:2677 - Node <write_data_m4_3> of sequential type is unconnected in block <data_write0>.
