Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1042
design__instance__area,16574.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006198526825755835
power__switching__total,0.00016944560047704726
power__leakage__total,8.878137123247143E-7
power__total,0.0007901861099526286
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.8313207024736546
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.331320757984807
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11485746012717162
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.380704034628301
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114857
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.562629
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.9297393118548842
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.429739367366037
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6356657602435563
timing__setup__ws__corner:nom_slow_1p08V_125C,4.855580075448539
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.635666
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.882061
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.8719597513055946
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.371959806816747
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3097833188763788
timing__setup__ws__corner:nom_typ_1p20V_25C,5.189593790478039
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309783
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.959663
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.9297393118548842
clock__skew__worst_setup,4.331320757984807
timing__hold__ws,0.11485746012717162
timing__setup__ws,4.855580075448539
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114857
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.882061
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1042
design__instance__area__stdcell,16574.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.572691
design__instance__utilization__stdcell,0.572691
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,22
design__instance__area__class:inverter,119.75
design__instance__count__class:sequential_cell,172
design__instance__area__class:sequential_cell,8114
design__instance__count__class:multi_input_combinational_cell,643
design__instance__area__class:multi_input_combinational_cell,6118.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,180
design__instance__area__class:timing_repair_buffer,2041.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28073.4
design__violations,0
design__instance__count__class:clock_buffer,10
design__instance__area__class:clock_buffer,88.9056
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1232
route__net__special,2
route__drc_errors__iter:0,1001
route__wirelength__iter:0,33659
route__drc_errors__iter:1,554
route__wirelength__iter:1,33194
route__drc_errors__iter:2,520
route__wirelength__iter:2,33047
route__drc_errors__iter:3,113
route__wirelength__iter:3,32752
route__drc_errors__iter:4,35
route__wirelength__iter:4,32761
route__drc_errors__iter:5,12
route__wirelength__iter:5,32757
route__drc_errors__iter:6,6
route__wirelength__iter:6,32749
route__drc_errors__iter:7,0
route__wirelength__iter:7,32747
route__drc_errors,0
route__wirelength,32747
route__vias,7726
route__vias__singlecut,7726
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,265.66
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,176
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,176
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,176
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,176
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000029391
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277487
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000908761
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277487
design_powergrid__voltage__worst,0.0000277487
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.000029391
design_powergrid__drop__worst__net:VPWR,0.000029391
design_powergrid__voltage__worst__net:VGND,0.0000277487
design_powergrid__drop__worst__net:VGND,0.0000277487
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000009530000000000000235787951663457562290204805321991443634033203125
ir__drop__worst,0.00002939999999999999972838567174893142919245292432606220245361328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
