#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Apr 03 17:49:49 2018
# Process ID: 10384
# Log file: C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/CustomIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 853.766 ; gain = 257.887
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 03 17:51:38 2018...
