# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB top -do "add wave sim:/top/* ; run -all" 
# Start time: 23:15:28 on Jan 17,2023
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.top(fast)
# Loading sv_std.std
# Loading work.simple_adder(fast)
# Loading work.dff(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# add wave sim:/top/* 
#  run -all
# t=  0 a=x,b=x,cin=x,reset=x,sum=x,cout=x 
# 
# t=  4 a=0,b=0,cin=0,reset=1,sum=0,cout=0 
# 
# t= 12 a=0,b=0,cin=0,reset=0,sum=0,cout=0 
# 
# t= 20 a=0,b=0,cin=1,reset=0,sum=0,cout=0 
# 
# t= 32 a=0,b=1,cin=0,reset=0,sum=0,cout=0 
# 
# t= 35 a=0,b=1,cin=0,reset=0,sum=1,cout=0 
# 
# t= 44 a=0,b=1,cin=1,reset=0,sum=1,cout=0 
# 
# t= 55 a=0,b=1,cin=1,reset=0,sum=0,cout=1 
# 
# t= 56 a=0,b=0,cin=0,reset=0,sum=0,cout=1 
# 
# t= 75 a=0,b=0,cin=0,reset=0,sum=0,cout=0 
# 
# t= 84 a=1,b=0,cin=0,reset=0,sum=0,cout=0 
# 
# t= 95 a=1,b=0,cin=0,reset=0,sum=1,cout=0 
# 
# t= 96 a=1,b=0,cin=1,reset=0,sum=1,cout=0 
# 
# t=108 a=1,b=1,cin=0,reset=0,sum=1,cout=0 
# 
# t=115 a=1,b=1,cin=0,reset=0,sum=0,cout=1 
# 
# t=120 a=1,b=1,cin=1,reset=0,sum=0,cout=1 
# 
# t=132 a=0,b=0,cin=0,reset=0,sum=0,cout=1 
# 
# t=135 a=0,b=0,cin=0,reset=0,sum=1,cout=1 
# 
# t=144 a=1,b=1,cin=1,reset=1,sum=0,cout=0 
# 
# ** Note: $stop    : ../rtl/simple_adder_tb.v(65)
#    Time: 172 ns  Iteration: 0  Instance: /top
# Break in Module top at ../rtl/simple_adder_tb.v line 65
