-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/16/2015 09:36:05"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processador IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	tb_pc_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_inst_mem_in : OUT std_logic_vector(7 DOWNTO 0);
	tb_inst_mem_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_breg_out_a_aux : OUT std_logic_vector(31 DOWNTO 0);
	tb_log_imm_mux_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_alu_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_s_log_imm : OUT std_logic;
	tb_wr_breg : OUT std_logic;
	tb_alu_out_buf : OUT std_logic_vector(31 DOWNTO 0);
	tb_mem_para_reg_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_imm_signalextend_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_decode_inst_mem : OUT std_logic_vector(31 DOWNTO 0);
	tb_wr_ir : OUT std_logic;
	tb_s_aluAin : OUT std_logic;
	tb_s_datareg : OUT std_logic_vector(1 DOWNTO 0);
	tb_s_aluBin : OUT std_logic_vector(1 DOWNTO 0);
	tb_alu_a_in : OUT std_logic_vector(31 DOWNTO 0);
	tb_alu_b_in : OUT std_logic_vector(31 DOWNTO 0);
	tb_breg_out_b_aux : OUT std_logic_vector(31 DOWNTO 0);
	tb_imm_signalextend_shiffted_temp : OUT std_logic_vector(31 DOWNTO 0);
	tb_alu_ctrl_out : OUT std_logic_vector(3 DOWNTO 0);
	tb_op_alu : OUT std_logic_vector(2 DOWNTO 0);
	tb_opcode : OUT std_logic_vector(5 DOWNTO 0);
	tb_s_Pcin : OUT std_logic_vector(1 DOWNTO 0);
	tb_bgez_out : OUT std_logic_vector(31 DOWNTO 0);
	tb_bltz_temp : OUT std_logic_vector(31 DOWNTO 0);
	tb_funct : OUT std_logic_vector(5 DOWNTO 0);
	tb_shamt : OUT std_logic_vector(4 DOWNTO 0);
	tb_logical_sel : OUT std_logic;
	tb_s_is_bgez : OUT std_logic
	);
END processador;

-- Design Ports Information
-- tb_pc_out[0]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[2]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[4]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[7]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[8]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[9]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[10]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[11]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[12]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[13]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[15]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[16]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[17]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[18]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[19]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[20]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[21]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[22]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[23]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[24]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[25]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[26]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[27]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[28]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[29]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[30]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_pc_out[31]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[0]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[1]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[2]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[3]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[4]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[5]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[6]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_in[7]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[0]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[2]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[3]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[5]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[6]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[7]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[8]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[9]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[10]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[11]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[12]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[13]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[14]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[15]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[16]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[17]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[18]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[19]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[20]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[21]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[22]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[23]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[24]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[25]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[26]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[27]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[28]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[29]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[30]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_inst_mem_out[31]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[0]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[1]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[3]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[4]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[5]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[7]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[8]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[9]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[10]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[11]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[12]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[13]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[14]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[15]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[16]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[17]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[18]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[19]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[20]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[21]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[22]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[23]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[25]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[26]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[27]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[28]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[29]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[30]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_a_aux[31]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[1]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[2]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[3]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[4]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[5]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[6]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[7]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[8]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[9]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[10]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[11]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[12]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[13]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[14]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[15]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[16]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[17]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[18]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[20]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[21]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[22]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[23]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[24]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[25]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[26]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[27]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[28]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[29]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[30]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_log_imm_mux_out[31]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[1]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[2]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[3]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[5]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[7]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[8]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[9]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[10]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[12]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[13]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[14]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[15]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[16]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[17]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[18]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[19]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[20]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[21]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[22]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[23]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[24]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[25]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[26]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[27]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[28]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[29]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[30]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out[31]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_log_imm	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_wr_breg	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[0]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[1]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[2]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[3]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[7]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[8]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[10]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[11]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[12]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[13]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[14]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[15]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[16]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[17]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[18]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[19]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[20]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[21]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[22]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[23]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[24]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[25]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[26]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[27]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[28]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[29]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[30]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_out_buf[31]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[0]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[2]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[4]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[5]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[6]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[7]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[8]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[9]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[10]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[11]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[12]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[13]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[14]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[15]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[16]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[17]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[18]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[19]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[20]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[21]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[22]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[23]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[24]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[25]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[26]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[27]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[28]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[29]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[30]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_mem_para_reg_out[31]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[1]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[2]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[3]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[6]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[7]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[8]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[9]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[10]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[11]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[13]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[14]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[15]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[16]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[17]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[18]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[19]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[20]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[21]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[22]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[23]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[24]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[25]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[26]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[27]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[28]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[29]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[30]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_out[31]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[1]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[6]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[7]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[8]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[9]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[10]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[11]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[12]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[13]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[14]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[15]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[16]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[17]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[18]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[19]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[20]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[21]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[22]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[23]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[24]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[25]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[26]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[27]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[28]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[29]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[30]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_decode_inst_mem[31]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_wr_ir	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_aluAin	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_datareg[0]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_datareg[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_aluBin[0]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_aluBin[1]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[0]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[3]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[4]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[9]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[10]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[11]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[12]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[13]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[14]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[15]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[16]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[17]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[18]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[19]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[20]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[21]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[22]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[23]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[24]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[25]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[26]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[27]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[28]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[29]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[30]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_a_in[31]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[0]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[1]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[4]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[5]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[6]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[7]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[8]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[9]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[10]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[12]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[13]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[14]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[15]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[16]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[17]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[18]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[19]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[20]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[21]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[22]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[23]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[24]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[25]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[26]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[27]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[28]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[29]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[30]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_b_in[31]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[0]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[1]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[2]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[3]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[6]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[7]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[8]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[9]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[10]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[11]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[12]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[13]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[14]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[15]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[16]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[17]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[18]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[19]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[20]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[21]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[22]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[23]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[24]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[25]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[26]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[27]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[28]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[29]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[30]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_breg_out_b_aux[31]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[0]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[3]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[5]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[6]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[7]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[8]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[9]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[10]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[11]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[12]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[13]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[14]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[15]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[16]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[17]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[18]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[19]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[20]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[21]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[22]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[23]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[24]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[25]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[26]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[27]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[28]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[29]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[30]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_imm_signalextend_shiffted_temp[31]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_ctrl_out[0]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_ctrl_out[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_ctrl_out[2]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_alu_ctrl_out[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_op_alu[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_op_alu[1]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_op_alu[2]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[0]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[1]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[2]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[3]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[4]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_opcode[5]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_Pcin[0]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_Pcin[1]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[0]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[1]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[2]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[3]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[4]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[6]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[7]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[8]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[9]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[10]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[12]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[13]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[14]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[15]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[16]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[17]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[18]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[19]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[20]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[21]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[22]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[23]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[24]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[25]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[26]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[27]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[28]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[29]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[30]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bgez_out[31]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[0]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[2]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[4]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[5]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[6]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[7]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[8]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[9]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[10]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[11]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[12]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[13]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[14]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[15]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[16]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[17]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[18]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[19]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[20]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[21]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[22]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[23]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[24]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[25]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[26]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[27]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[28]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[29]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[30]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_bltz_temp[31]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[1]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[2]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[3]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_funct[5]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_shamt[0]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_shamt[1]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_shamt[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_shamt[3]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_shamt[4]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_logical_sel	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tb_s_is_bgez	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF processador IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_tb_pc_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_inst_mem_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_tb_inst_mem_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_breg_out_a_aux : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_log_imm_mux_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_alu_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_s_log_imm : std_logic;
SIGNAL ww_tb_wr_breg : std_logic;
SIGNAL ww_tb_alu_out_buf : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_mem_para_reg_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_imm_signalextend_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_decode_inst_mem : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_wr_ir : std_logic;
SIGNAL ww_tb_s_aluAin : std_logic;
SIGNAL ww_tb_s_datareg : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_tb_s_aluBin : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_tb_alu_a_in : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_alu_b_in : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_breg_out_b_aux : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_imm_signalextend_shiffted_temp : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_alu_ctrl_out : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_tb_op_alu : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_tb_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_tb_s_Pcin : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_tb_bgez_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_bltz_temp : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_tb_funct : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_tb_shamt : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_tb_logical_sel : std_logic;
SIGNAL ww_tb_s_is_bgez : std_logic;
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ULA|Add1~0_combout\ : std_logic;
SIGNAL \ULA|Add1~26_combout\ : std_logic;
SIGNAL \ULA|Add1~30_combout\ : std_logic;
SIGNAL \ULA|Add1~34_combout\ : std_logic;
SIGNAL \ULA|Add1~36_combout\ : std_logic;
SIGNAL \ULA|Add1~44_combout\ : std_logic;
SIGNAL \ULA|Add1~46_combout\ : std_logic;
SIGNAL \ULA|Add2~10_combout\ : std_logic;
SIGNAL \ULA|Add2~12_combout\ : std_logic;
SIGNAL \ULA|Add2~14_combout\ : std_logic;
SIGNAL \ULA|Add2~16_combout\ : std_logic;
SIGNAL \ULA|Add2~24_combout\ : std_logic;
SIGNAL \ULA|Add2~26_combout\ : std_logic;
SIGNAL \ULA|Add2~40_combout\ : std_logic;
SIGNAL \ULA|Add2~42_combout\ : std_logic;
SIGNAL \ULA|Add2~56_combout\ : std_logic;
SIGNAL \ULA|Add2~58_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Add0~17_combout\ : std_logic;
SIGNAL \ULA|Add0~21_combout\ : std_logic;
SIGNAL \ULA|Add0~23_combout\ : std_logic;
SIGNAL \ULA|Add0~35_combout\ : std_logic;
SIGNAL \ULA|Add0~37_combout\ : std_logic;
SIGNAL \ULA|Add0~49_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ULA|Mux31~6_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[15]~20_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~30_combout\ : std_logic;
SIGNAL \ULA|Mux31~11_combout\ : std_logic;
SIGNAL \ULA|Mux31~12_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~21_combout\ : std_logic;
SIGNAL \ULA|a32~10_combout\ : std_logic;
SIGNAL \ULA|a32~11_combout\ : std_logic;
SIGNAL \ULA|a32~18_combout\ : std_logic;
SIGNAL \ULA|a32~26_combout\ : std_logic;
SIGNAL \ULA|Mux29~11_combout\ : std_logic;
SIGNAL \ULA|a32~27_combout\ : std_logic;
SIGNAL \ULA|Mux29~20_combout\ : std_logic;
SIGNAL \ULA|Mux29~25_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~78_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~79_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~84_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \ULA|Mux27~16_combout\ : std_logic;
SIGNAL \ULA|a32~31_combout\ : std_logic;
SIGNAL \ULA|Mux26~9_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~86_combout\ : std_logic;
SIGNAL \ULA|Mux25~6_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~94_combout\ : std_logic;
SIGNAL \ULA|a32~33_combout\ : std_logic;
SIGNAL \ULA|Mux24~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~99_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~103_combout\ : std_logic;
SIGNAL \ULA|a32~35_combout\ : std_logic;
SIGNAL \ULA|Mux24~9_combout\ : std_logic;
SIGNAL \ULA|a32~37_combout\ : std_logic;
SIGNAL \ULA|Mux22~1_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~104_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~105_combout\ : std_logic;
SIGNAL \ULA|Mux22~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~110_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~111_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \ULA|a32~39_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~112_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \ULA|Mux20~8_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~115_combout\ : std_logic;
SIGNAL \ULA|Mux13~4_combout\ : std_logic;
SIGNAL \ULA|Mux19~5_combout\ : std_logic;
SIGNAL \ULA|Mux19~6_combout\ : std_logic;
SIGNAL \ULA|Mux18~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~118_combout\ : std_logic;
SIGNAL \ULA|Mux17~4_combout\ : std_logic;
SIGNAL \ULA|Mux17~5_combout\ : std_logic;
SIGNAL \ULA|Mux16~0_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~120_combout\ : std_logic;
SIGNAL \ULA|Mux16~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Mux15~4_combout\ : std_logic;
SIGNAL \ULA|a32~46_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|a32~47_combout\ : std_logic;
SIGNAL \ULA|Mux11~9_combout\ : std_logic;
SIGNAL \ULA|a32~48_combout\ : std_logic;
SIGNAL \ULA|Mux10~7_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \ULA|Mux8~5_combout\ : std_logic;
SIGNAL \ULA|a32~51_combout\ : std_logic;
SIGNAL \ULA|Mux7~9_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \ULA|Mux6~8_combout\ : std_logic;
SIGNAL \ULA|Mux6~11_combout\ : std_logic;
SIGNAL \ULA|Mux5~9_combout\ : std_logic;
SIGNAL \ULA|a32~55_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \ULA|Mux4~3_combout\ : std_logic;
SIGNAL \ULA|Mux4~4_combout\ : std_logic;
SIGNAL \ULA|Mux4~5_combout\ : std_logic;
SIGNAL \ULA|Mux4~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~113_combout\ : std_logic;
SIGNAL \ULA|Mux2~8_combout\ : std_logic;
SIGNAL \ULA|Mux2~10_combout\ : std_logic;
SIGNAL \ULA|Mux2~11_combout\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~115_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \ULA|a32~59_combout\ : std_logic;
SIGNAL \ULA|a32~60_combout\ : std_logic;
SIGNAL \ULA|Mux0~9_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[6]~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[7]~14_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[11]~22_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[20]~40_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[25]~50_combout\ : std_logic;
SIGNAL \pc_temp~6_combout\ : std_logic;
SIGNAL \PC|sr_out[0]~30_combout\ : std_logic;
SIGNAL \pc_temp~13_combout\ : std_logic;
SIGNAL \BREG|breg32~40_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~3_combout\ : std_logic;
SIGNAL \BREG|breg32~44_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector1~0_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~1_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~4_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~7_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~9_combout\ : std_logic;
SIGNAL \ALU_CTRL|Equal8~9_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~124_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~126_combout\ : std_logic;
SIGNAL \ULA|Mux11~19_combout\ : std_logic;
SIGNAL \ULA|Mux4~16_combout\ : std_logic;
SIGNAL \ULA|Mux26~24_combout\ : std_logic;
SIGNAL \ULA|Mux0~12_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out[11]~feeder_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \rst~clkctrl_outclk\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Mux0~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.decode_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.slti_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr1~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr1~combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[1]~48_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\ : std_logic;
SIGNAL \PC|sr_out[0]~29_combout\ : std_logic;
SIGNAL \PC|sr_out~32_combout\ : std_logic;
SIGNAL \INST_REG|sr_out[10]~1_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[3]~6_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[3]~7_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~3_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[19]~38_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~4_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr2~0_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[31]~49_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[19]~15_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ : std_logic;
SIGNAL \INST_REG|sr_out[20]~feeder_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out[2]~feeder_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[2]~4_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[2]~5_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[4]~8_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~22_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~23_combout\ : std_logic;
SIGNAL \INST_REG|sr_out[22]~feeder_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \BREG|breg32~38_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[5]~10_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[5]~40_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[5]~41_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[3]~44_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[3]~45_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[0]~2_combout\ : std_logic;
SIGNAL \ULA|Add1~1\ : std_logic;
SIGNAL \ULA|Add1~3\ : std_logic;
SIGNAL \ULA|Add1~5\ : std_logic;
SIGNAL \ULA|Add1~7\ : std_logic;
SIGNAL \ULA|Add1~9\ : std_logic;
SIGNAL \ULA|Add1~10_combout\ : std_logic;
SIGNAL \ULA|Mux26~6_combout\ : std_logic;
SIGNAL \ULA|Mux27~25_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[6]~13_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[7]~15_combout\ : std_logic;
SIGNAL \BREG|breg32~43_combout\ : std_logic;
SIGNAL \BREG|breg32~42_combout\ : std_logic;
SIGNAL \BREG|breg32~45_combout\ : std_logic;
SIGNAL \BREG|regB[8]~24_combout\ : std_logic;
SIGNAL \ULA|Mux23~15_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~0_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[16]~32_combout\ : std_logic;
SIGNAL \ULA|Mux20~6_combout\ : std_logic;
SIGNAL \BREG|regA[16]~16_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~47_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~48_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~74_combout\ : std_logic;
SIGNAL \ALU_CTRL|logical_sel~0_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[16]~17_combout\ : std_logic;
SIGNAL \PC|sr_out[17]~16_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[17]~16_combout\ : std_logic;
SIGNAL \ULA|Mux20~3_combout\ : std_logic;
SIGNAL \PC|sr_out[7]~6_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[7]~26_combout\ : std_logic;
SIGNAL \ULA|Mux20~5_combout\ : std_logic;
SIGNAL \BREG|regA[20]~20_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[20]~13_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[23]~11_combout\ : std_logic;
SIGNAL \ULA|Mux8~2_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[28]~6_combout\ : std_logic;
SIGNAL \PC|sr_out[28]~feeder_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[28]~5_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[26]~8_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[21]~13_combout\ : std_logic;
SIGNAL \ULA|Mux10~4_combout\ : std_logic;
SIGNAL \ULA|Add1~41\ : std_logic;
SIGNAL \ULA|Add1~42_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[20]~14_combout\ : std_logic;
SIGNAL \PC|sr_out[18]~17_combout\ : std_logic;
SIGNAL \BREG|regA[29]~29_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[29]~4_combout\ : std_logic;
SIGNAL \PC|sr_out~34_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[30]~3_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[0]~37_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \BREG|regA[0]~0_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \BREG|regB[16]~16_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~7_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[0]~0_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~127_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~112_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[16]~18_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[16]~19_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \PC|sr_out[2]~1_combout\ : std_logic;
SIGNAL \BREG|regA[2]~2_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~9_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[2]~33_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[2]~34_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \BREG|regB[31]~1_combout\ : std_logic;
SIGNAL \B_REG|sr_out[31]~feeder_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[0]~1_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \BREG|regB[28]~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \BREG|regB[26]~6_combout\ : std_logic;
SIGNAL \B_REG|sr_out[26]~feeder_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \ULA|a32~64_combout\ : std_logic;
SIGNAL \ULA|a32~65_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[31]~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~8_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[7]~36_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[7]~37_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[6]~38_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[6]~39_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[4]~42_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[4]~43_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ULA|a32~63_combout\ : std_logic;
SIGNAL \ULA|a32~66_combout\ : std_logic;
SIGNAL \ULA|Add2~1_cout\ : std_logic;
SIGNAL \ULA|Add2~2_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~6_combout\ : std_logic;
SIGNAL \ULA|Add2~3\ : std_logic;
SIGNAL \ULA|Add2~5\ : std_logic;
SIGNAL \ULA|Add2~7\ : std_logic;
SIGNAL \ULA|Add2~8_combout\ : std_logic;
SIGNAL \ULA|Mux6~18_combout\ : std_logic;
SIGNAL \PC|sr_out[25]~24_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[25]~8_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \BREG|regA[13]~13_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[13]~20_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \BREG|regA[12]~12_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[12]~21_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \BREG|regA[9]~9_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[9]~24_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[5]~28_combout\ : std_logic;
SIGNAL \ULA|Add2~9\ : std_logic;
SIGNAL \ULA|Add2~11\ : std_logic;
SIGNAL \ULA|Add2~13\ : std_logic;
SIGNAL \ULA|Add2~15\ : std_logic;
SIGNAL \ULA|Add2~17\ : std_logic;
SIGNAL \ULA|Add2~19\ : std_logic;
SIGNAL \ULA|Add2~21\ : std_logic;
SIGNAL \ULA|Add2~23\ : std_logic;
SIGNAL \ULA|Add2~25\ : std_logic;
SIGNAL \ULA|Add2~27\ : std_logic;
SIGNAL \ULA|Add2~29\ : std_logic;
SIGNAL \ULA|Add2~31\ : std_logic;
SIGNAL \ULA|Add2~33\ : std_logic;
SIGNAL \ULA|Add2~35\ : std_logic;
SIGNAL \ULA|Add2~37\ : std_logic;
SIGNAL \ULA|Add2~39\ : std_logic;
SIGNAL \ULA|Add2~41\ : std_logic;
SIGNAL \ULA|Add2~43\ : std_logic;
SIGNAL \ULA|Add2~45\ : std_logic;
SIGNAL \ULA|Add2~47\ : std_logic;
SIGNAL \ULA|Add2~49\ : std_logic;
SIGNAL \ULA|Add2~50_combout\ : std_logic;
SIGNAL \ULA|Add2~51\ : std_logic;
SIGNAL \ULA|Add2~52_combout\ : std_logic;
SIGNAL \ULA|Add2~53\ : std_logic;
SIGNAL \ULA|Add2~54_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~27_combout\ : std_logic;
SIGNAL \PC|sr_out[31]~feeder_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[31]~2_combout\ : std_logic;
SIGNAL \ULA|Add2~55\ : std_logic;
SIGNAL \ULA|Add2~57\ : std_logic;
SIGNAL \ULA|Add2~59\ : std_logic;
SIGNAL \ULA|Add2~61\ : std_logic;
SIGNAL \ULA|Add2~62_combout\ : std_logic;
SIGNAL \ULA|Add2~63\ : std_logic;
SIGNAL \ULA|Add2~64_combout\ : std_logic;
SIGNAL \ULA|Add2~60_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ULA|Add2~18_combout\ : std_logic;
SIGNAL \ULA|Add2~22_combout\ : std_logic;
SIGNAL \ULA|Add2~20_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~22_combout\ : std_logic;
SIGNAL \ULA|Add2~32_combout\ : std_logic;
SIGNAL \ULA|Add2~28_combout\ : std_logic;
SIGNAL \ULA|Add2~30_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~23_combout\ : std_logic;
SIGNAL \ULA|Add2~34_combout\ : std_logic;
SIGNAL \ULA|Add2~36_combout\ : std_logic;
SIGNAL \ULA|Add2~38_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~25_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~29_combout\ : std_logic;
SIGNAL \ULA|a32~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~10_combout\ : std_logic;
SIGNAL \ULA|Mux0~11_combout\ : std_logic;
SIGNAL \ULA|Add1~57\ : std_logic;
SIGNAL \ULA|Add1~59\ : std_logic;
SIGNAL \ULA|Add1~61\ : std_logic;
SIGNAL \ULA|tmp[31]~0_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[27]~7_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[22]~12_combout\ : std_logic;
SIGNAL \ULA|Add0~44\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~48\ : std_logic;
SIGNAL \ULA|Add0~50\ : std_logic;
SIGNAL \ULA|Add0~52\ : std_logic;
SIGNAL \ULA|Add0~54\ : std_logic;
SIGNAL \ULA|Add0~56\ : std_logic;
SIGNAL \ULA|Add0~58\ : std_logic;
SIGNAL \ULA|Add0~60\ : std_logic;
SIGNAL \ULA|Add0~62\ : std_logic;
SIGNAL \ULA|Add0~63_combout\ : std_logic;
SIGNAL \ULA|Mux0~7_combout\ : std_logic;
SIGNAL \ULA|Add2~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[10]~30_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[10]~31_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~10_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[11]~28_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[11]~29_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~52_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \ULA|Mux0~2_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \ULA|Mux0~4_combout\ : std_logic;
SIGNAL \ULA|Mux0~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~116_combout\ : std_logic;
SIGNAL \ULA|a32~7_combout\ : std_logic;
SIGNAL \ULA|a32~8_combout\ : std_logic;
SIGNAL \ULA|Mux0~6_combout\ : std_logic;
SIGNAL \ULA|Mux0~13_combout\ : std_logic;
SIGNAL \ULA|Mux0~8_combout\ : std_logic;
SIGNAL \PC|sr_out[31]~28_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \BREG|regB[27]~5_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~15_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[31]~62_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[31]~63_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \BREG|regB[30]~2_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[30]~4_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Add0~61_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \ULA|Mux1~3_combout\ : std_logic;
SIGNAL \ULA|Mux1~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[8]~34_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[8]~35_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \ULA|Mux1~5_combout\ : std_logic;
SIGNAL \ULA|a32~23_combout\ : std_logic;
SIGNAL \ULA|a32~24_combout\ : std_logic;
SIGNAL \ULA|Mux1~6_combout\ : std_logic;
SIGNAL \ULA|Mux1~7_combout\ : std_logic;
SIGNAL \PC|sr_out[15]~14_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[15]~18_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ULA|a32~0_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~65_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ULA|a32~58_combout\ : std_logic;
SIGNAL \ULA|a32~61_combout\ : std_logic;
SIGNAL \ULA|a32~17_combout\ : std_logic;
SIGNAL \ULA|a32~62_combout\ : std_logic;
SIGNAL \ULA|Mux1~11_combout\ : std_logic;
SIGNAL \ULA|Mux1~12_combout\ : std_logic;
SIGNAL \ULA|Mux1~8_combout\ : std_logic;
SIGNAL \ULA|Add1~60_combout\ : std_logic;
SIGNAL \ULA|Mux1~9_combout\ : std_logic;
SIGNAL \ULA|Mux1~10_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[30]~60_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[30]~61_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \BREG|regB[29]~3_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[29]~5_combout\ : std_logic;
SIGNAL \ULA|Add1~58_combout\ : std_logic;
SIGNAL \ULA|Mux2~20_combout\ : std_logic;
SIGNAL \ULA|Mux2~21_combout\ : std_logic;
SIGNAL \ULA|Mux29~32_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \ULA|Mux29~13_combout\ : std_logic;
SIGNAL \ULA|Mux2~14_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \ULA|Mux2~15_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \ULA|Mux2~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~42_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~43_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~43_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~88_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~114_combout\ : std_logic;
SIGNAL \ULA|Add0~59_combout\ : std_logic;
SIGNAL \ULA|Mux2~16_combout\ : std_logic;
SIGNAL \ULA|Mux2~17_combout\ : std_logic;
SIGNAL \ULA|Mux2~22_combout\ : std_logic;
SIGNAL \ULA|Mux29~22_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \ULA|Mux2~9_combout\ : std_logic;
SIGNAL \BREG|regA[1]~1_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[1]~35_combout\ : std_logic;
SIGNAL \ULA|Mux29~36_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~56_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~91_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~125_combout\ : std_logic;
SIGNAL \ULA|Mux2~12_combout\ : std_logic;
SIGNAL \ULA|Mux2~13_combout\ : std_logic;
SIGNAL \ULA|Mux2~18_combout\ : std_logic;
SIGNAL \ULA|Mux2~19_combout\ : std_logic;
SIGNAL \PC|sr_out[29]~27_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[29]~58_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[29]~59_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \BREG|regA[18]~18_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[18]~15_combout\ : std_logic;
SIGNAL \ULA|Add0~2\ : std_logic;
SIGNAL \ULA|Add0~4\ : std_logic;
SIGNAL \ULA|Add0~6\ : std_logic;
SIGNAL \ULA|Add0~8\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~12\ : std_logic;
SIGNAL \ULA|Add0~14\ : std_logic;
SIGNAL \ULA|Add0~16\ : std_logic;
SIGNAL \ULA|Add0~18\ : std_logic;
SIGNAL \ULA|Add0~20\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~24\ : std_logic;
SIGNAL \ULA|Add0~26\ : std_logic;
SIGNAL \ULA|Add0~28\ : std_logic;
SIGNAL \ULA|Add0~30\ : std_logic;
SIGNAL \ULA|Add0~32\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~36\ : std_logic;
SIGNAL \ULA|Add0~38\ : std_logic;
SIGNAL \ULA|Add0~40\ : std_logic;
SIGNAL \ULA|Add0~42\ : std_logic;
SIGNAL \ULA|Add0~43_combout\ : std_logic;
SIGNAL \ULA|Mux20~0_combout\ : std_logic;
SIGNAL \ULA|Mux10~16_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~45_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~46_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~90_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~50_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~49_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~51_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~89_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~91_combout\ : std_logic;
SIGNAL \ULA|Mux11~18_combout\ : std_logic;
SIGNAL \ULA|Mux10~8_combout\ : std_logic;
SIGNAL \ULA|Mux10~9_combout\ : std_logic;
SIGNAL \ULA|Mux10~10_combout\ : std_logic;
SIGNAL \ULA|Mux10~11_combout\ : std_logic;
SIGNAL \ULA|Mux10~12_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~48_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~54_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~93_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~92_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~94_combout\ : std_logic;
SIGNAL \ULA|Mux10~15_combout\ : std_logic;
SIGNAL \ULA|Mux20~4_combout\ : std_logic;
SIGNAL \ULA|Mux20~20_combout\ : std_logic;
SIGNAL \ULA|Mux10~5_combout\ : std_logic;
SIGNAL \ULA|Mux10~6_combout\ : std_logic;
SIGNAL \ULA|Mux10~13_combout\ : std_logic;
SIGNAL \ULA|Mux10~14_combout\ : std_logic;
SIGNAL \PC|sr_out[21]~20_combout\ : std_logic;
SIGNAL \BREG|regA[21]~21_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[21]~12_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ULA|Mux23~1_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ULA|Mux9~15_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~98_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~6_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~100_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~9_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~12_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~99_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~101_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~102_combout\ : std_logic;
SIGNAL \ULA|Mux9~10_combout\ : std_logic;
SIGNAL \ULA|Mux9~11_combout\ : std_logic;
SIGNAL \ULA|Add0~45_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~60_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~95_combout\ : std_logic;
SIGNAL \ULA|Mux9~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \ULA|Mux9~4_combout\ : std_logic;
SIGNAL \ULA|Mux9~5_combout\ : std_logic;
SIGNAL \ULA|Mux9~6_combout\ : std_logic;
SIGNAL \ULA|Mux9~7_combout\ : std_logic;
SIGNAL \ULA|Mux9~8_combout\ : std_logic;
SIGNAL \ULA|Mux9~9_combout\ : std_logic;
SIGNAL \ULA|Mux9~12_combout\ : std_logic;
SIGNAL \ULA|Mux9~13_combout\ : std_logic;
SIGNAL \ULA|Mux9~14_combout\ : std_logic;
SIGNAL \PC|sr_out[22]~21_combout\ : std_logic;
SIGNAL \BREG|regA[22]~22_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[22]~11_combout\ : std_logic;
SIGNAL \ULA|Add1~43\ : std_logic;
SIGNAL \ULA|Add1~45\ : std_logic;
SIGNAL \ULA|Add1~47\ : std_logic;
SIGNAL \ULA|Add1~49\ : std_logic;
SIGNAL \ULA|Add1~51\ : std_logic;
SIGNAL \ULA|Add1~53\ : std_logic;
SIGNAL \ULA|Add1~55\ : std_logic;
SIGNAL \ULA|Add1~56_combout\ : std_logic;
SIGNAL \ULA|Mux3~14_combout\ : std_logic;
SIGNAL \ULA|Mux3~15_combout\ : std_logic;
SIGNAL \ULA|Mux29~30_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~7_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \ULA|Mux29~12_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~71_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \ULA|Mux3~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \ULA|Mux3~9_combout\ : std_logic;
SIGNAL \ULA|Mux2~4_combout\ : std_logic;
SIGNAL \ULA|Mux2~6_combout\ : std_logic;
SIGNAL \ULA|Add0~57_combout\ : std_logic;
SIGNAL \ULA|Mux3~10_combout\ : std_logic;
SIGNAL \ULA|Mux3~11_combout\ : std_logic;
SIGNAL \ULA|Mux3~16_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \ULA|Mux3~3_combout\ : std_logic;
SIGNAL \ULA|Mux3~4_combout\ : std_logic;
SIGNAL \ULA|Mux3~5_combout\ : std_logic;
SIGNAL \ULA|Mux3~6_combout\ : std_logic;
SIGNAL \ULA|Mux3~7_combout\ : std_logic;
SIGNAL \ULA|Mux3~12_combout\ : std_logic;
SIGNAL \ULA|Mux3~13_combout\ : std_logic;
SIGNAL \PC|sr_out[28]~26_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[28]~56_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[28]~57_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \BREG|regA[27]~27_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[27]~6_combout\ : std_logic;
SIGNAL \ULA|Add1~54_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|a32~56_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~80_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~81_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~82_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~83_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~113_combout\ : std_logic;
SIGNAL \ULA|Mux27~12_combout\ : std_logic;
SIGNAL \ULA|Mux27~11_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \ULA|Mux4~6_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \ULA|Mux4~7_combout\ : std_logic;
SIGNAL \ULA|a32~57_combout\ : std_logic;
SIGNAL \ULA|Mux27~18_combout\ : std_logic;
SIGNAL \ULA|Add0~55_combout\ : std_logic;
SIGNAL \ULA|Mux4~9_combout\ : std_logic;
SIGNAL \ULA|Add2~46_combout\ : std_logic;
SIGNAL \ULA|Add2~48_combout\ : std_logic;
SIGNAL \ULA|Add2~44_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~26_combout\ : std_logic;
SIGNAL \ULA|Mux27~19_combout\ : std_logic;
SIGNAL \ULA|Mux6~3_combout\ : std_logic;
SIGNAL \ULA|Mux6~4_combout\ : std_logic;
SIGNAL \ULA|Mux4~10_combout\ : std_logic;
SIGNAL \ULA|Mux4~11_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \ULA|Mux4~12_combout\ : std_logic;
SIGNAL \ULA|Mux4~13_combout\ : std_logic;
SIGNAL \ULA|Mux4~14_combout\ : std_logic;
SIGNAL \ULA|Mux4~15_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[27]~54_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[27]~55_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \BREG|regA[26]~26_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[26]~7_combout\ : std_logic;
SIGNAL \ULA|a32~54_combout\ : std_logic;
SIGNAL \ULA|Add1~52_combout\ : std_logic;
SIGNAL \ULA|Mux5~3_combout\ : std_logic;
SIGNAL \ULA|Mux31~20_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \ULA|Mux5~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ULA|Mux5~5_combout\ : std_logic;
SIGNAL \ULA|Mux5~17_combout\ : std_logic;
SIGNAL \ULA|Mux5~6_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \ULA|Mux27~6_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \ULA|Mux5~7_combout\ : std_logic;
SIGNAL \ULA|Mux5~8_combout\ : std_logic;
SIGNAL \ULA|Add0~53_combout\ : std_logic;
SIGNAL \ULA|Mux5~10_combout\ : std_logic;
SIGNAL \ULA|Mux5~11_combout\ : std_logic;
SIGNAL \ULA|Mux5~12_combout\ : std_logic;
SIGNAL \ULA|Mux5~13_combout\ : std_logic;
SIGNAL \ULA|Mux5~14_combout\ : std_logic;
SIGNAL \ULA|Mux5~15_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[26]~52_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[26]~53_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \BREG|regB[25]~7_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[25]~9_combout\ : std_logic;
SIGNAL \ULA|Add1~50_combout\ : std_logic;
SIGNAL \ULA|Mux6~5_combout\ : std_logic;
SIGNAL \ULA|a32~52_combout\ : std_logic;
SIGNAL \ULA|Add0~51_combout\ : std_logic;
SIGNAL \ULA|a32~53_combout\ : std_logic;
SIGNAL \ULA|Mux6~12_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \ULA|Mux6~9_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \ULA|Mux6~10_combout\ : std_logic;
SIGNAL \ULA|Mux6~13_combout\ : std_logic;
SIGNAL \ULA|Mux6~14_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ULA|Mux27~15_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \ULA|Mux6~6_combout\ : std_logic;
SIGNAL \ULA|Mux6~7_combout\ : std_logic;
SIGNAL \ULA|Mux6~19_combout\ : std_logic;
SIGNAL \ULA|Mux6~15_combout\ : std_logic;
SIGNAL \ULA|Mux6~16_combout\ : std_logic;
SIGNAL \ULA|Mux6~17_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[25]~51_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \BREG|regA[23]~23_combout\ : std_logic;
SIGNAL \PC|sr_out[23]~22_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[23]~10_combout\ : std_logic;
SIGNAL \ULA|a32~49_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \ULA|Mux8~14_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~7_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~105_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~76_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~106_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~107_combout\ : std_logic;
SIGNAL \ULA|Mux8~3_combout\ : std_logic;
SIGNAL \ULA|Mux8~4_combout\ : std_logic;
SIGNAL \ULA|Add0~47_combout\ : std_logic;
SIGNAL \ULA|Mux8~6_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \ULA|Mux8~7_combout\ : std_logic;
SIGNAL \ULA|Mux8~8_combout\ : std_logic;
SIGNAL \ULA|Mux8~9_combout\ : std_logic;
SIGNAL \ULA|Mux8~10_combout\ : std_logic;
SIGNAL \ULA|Mux8~11_combout\ : std_logic;
SIGNAL \ULA|Mux8~12_combout\ : std_logic;
SIGNAL \ULA|Mux8~13_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[23]~46_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[23]~47_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \BREG|regA[24]~24_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[24]~9_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[24]~10_combout\ : std_logic;
SIGNAL \ULA|a32~50_combout\ : std_logic;
SIGNAL \ULA|Add1~48_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \ULA|Mux7~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \ULA|Mux7~4_combout\ : std_logic;
SIGNAL \ULA|Mux7~16_combout\ : std_logic;
SIGNAL \ULA|Mux7~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ULA|Mux23~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \ULA|Mux7~6_combout\ : std_logic;
SIGNAL \ULA|Mux7~7_combout\ : std_logic;
SIGNAL \ULA|Mux7~10_combout\ : std_logic;
SIGNAL \ULA|Mux7~11_combout\ : std_logic;
SIGNAL \ULA|Mux7~12_combout\ : std_logic;
SIGNAL \ULA|Mux7~13_combout\ : std_logic;
SIGNAL \ULA|Mux7~14_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~8_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[24]~48_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[24]~49_combout\ : std_logic;
SIGNAL \BREG|regB[24]~8_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~6_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[22]~44_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[22]~45_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \BREG|regA[19]~19_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[19]~14_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[18]~16_combout\ : std_logic;
SIGNAL \ULA|Add1~33\ : std_logic;
SIGNAL \ULA|Add1~35\ : std_logic;
SIGNAL \ULA|Add1~37\ : std_logic;
SIGNAL \ULA|Add1~39\ : std_logic;
SIGNAL \ULA|Add1~40_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \ULA|Mux11~17_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~80_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~13_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~14_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~81_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~82_combout\ : std_logic;
SIGNAL \ULA|Mux11~6_combout\ : std_logic;
SIGNAL \ULA|Mux11~7_combout\ : std_logic;
SIGNAL \ULA|Mux11~8_combout\ : std_logic;
SIGNAL \ULA|Add0~41_combout\ : std_logic;
SIGNAL \ULA|Mux11~10_combout\ : std_logic;
SIGNAL \ULA|Mux11~11_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~85_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~86_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~87_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~88_combout\ : std_logic;
SIGNAL \ULA|Mux11~12_combout\ : std_logic;
SIGNAL \ULA|Mux11~13_combout\ : std_logic;
SIGNAL \ULA|Mux11~14_combout\ : std_logic;
SIGNAL \ULA|Mux11~15_combout\ : std_logic;
SIGNAL \ULA|Mux11~16_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[20]~41_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \BREG|regA[10]~10_combout\ : std_logic;
SIGNAL \ULA|Mux21~0_combout\ : std_logic;
SIGNAL \ULA|a32~38_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~17_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~59_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~23_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~21_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~60_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~61_combout\ : std_logic;
SIGNAL \ULA|Mux21~1_combout\ : std_logic;
SIGNAL \ULA|Mux20~1_combout\ : std_logic;
SIGNAL \ULA|Mux20~2_combout\ : std_logic;
SIGNAL \ULA|Mux21~2_combout\ : std_logic;
SIGNAL \ULA|Mux21~3_combout\ : std_logic;
SIGNAL \ULA|Add1~11\ : std_logic;
SIGNAL \ULA|Add1~13\ : std_logic;
SIGNAL \ULA|Add1~15\ : std_logic;
SIGNAL \ULA|Add1~17\ : std_logic;
SIGNAL \ULA|Add1~19\ : std_logic;
SIGNAL \ULA|Add1~20_combout\ : std_logic;
SIGNAL \ULA|Mux21~4_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~61_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~62_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~106_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~57_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~58_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~69_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~59_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \ULA|Mux21~5_combout\ : std_logic;
SIGNAL \ULA|Mux21~6_combout\ : std_logic;
SIGNAL \ULA|Mux21~7_combout\ : std_logic;
SIGNAL \ULA|Mux21~8_combout\ : std_logic;
SIGNAL \ULA|Mux21~9_combout\ : std_logic;
SIGNAL \ULA|Mux21~10_combout\ : std_logic;
SIGNAL \ULA|Mux21~11_combout\ : std_logic;
SIGNAL \ULA|Mux21~12_combout\ : std_logic;
SIGNAL \PC|sr_out[10]~9_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[10]~23_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ULA|Mux29~17_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \ULA|Mux13~16_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~62_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~63_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~64_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~66_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~67_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~68_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~122_combout\ : std_logic;
SIGNAL \ULA|Mux13~11_combout\ : std_logic;
SIGNAL \ULA|Mux13~12_combout\ : std_logic;
SIGNAL \ULA|Mux13~8_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~63_combout\ : std_logic;
SIGNAL \ULA|Mux13~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \ULA|Mux13~5_combout\ : std_logic;
SIGNAL \ULA|Mux13~6_combout\ : std_logic;
SIGNAL \ULA|Mux13~7_combout\ : std_logic;
SIGNAL \ULA|Mux13~9_combout\ : std_logic;
SIGNAL \ULA|Mux13~10_combout\ : std_logic;
SIGNAL \ULA|Mux13~13_combout\ : std_logic;
SIGNAL \ULA|Mux13~14_combout\ : std_logic;
SIGNAL \ULA|Mux13~15_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~2_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[18]~36_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[18]~37_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \BREG|regB[17]~15_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[17]~17_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Mux14~4_combout\ : std_logic;
SIGNAL \ULA|Mux14~5_combout\ : std_logic;
SIGNAL \ULA|a32~13_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~44_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~47_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~48_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~52_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~53_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~54_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~55_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~56_combout\ : std_logic;
SIGNAL \ULA|a32~14_combout\ : std_logic;
SIGNAL \ULA|Mux14~6_combout\ : std_logic;
SIGNAL \ULA|Mux14~7_combout\ : std_logic;
SIGNAL \ULA|Mux14~8_combout\ : std_logic;
SIGNAL \ULA|Mux14~9_combout\ : std_logic;
SIGNAL \ULA|Mux14~10_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~49_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~50_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~51_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~55_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~53_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~57_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~121_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \ULA|Mux14~3_combout\ : std_logic;
SIGNAL \ULA|Mux14~11_combout\ : std_logic;
SIGNAL \ULA|Mux14~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[17]~34_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[17]~35_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \BREG|regB[14]~18_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[14]~22_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[14]~23_combout\ : std_logic;
SIGNAL \ULA|a32~43_combout\ : std_logic;
SIGNAL \ULA|a32~42_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~117_combout\ : std_logic;
SIGNAL \ULA|Mux17~0_combout\ : std_logic;
SIGNAL \ULA|Mux17~1_combout\ : std_logic;
SIGNAL \ULA|Mux17~2_combout\ : std_logic;
SIGNAL \ULA|Add1~21\ : std_logic;
SIGNAL \ULA|Add1~23\ : std_logic;
SIGNAL \ULA|Add1~25\ : std_logic;
SIGNAL \ULA|Add1~27\ : std_logic;
SIGNAL \ULA|Add1~28_combout\ : std_logic;
SIGNAL \ULA|a32~44_combout\ : std_logic;
SIGNAL \ULA|Add0~29_combout\ : std_logic;
SIGNAL \ULA|Mux17~3_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~20_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~65_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~92_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~93_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~110_combout\ : std_logic;
SIGNAL \ULA|Mux17~6_combout\ : std_logic;
SIGNAL \ULA|Mux17~7_combout\ : std_logic;
SIGNAL \ULA|Mux17~8_combout\ : std_logic;
SIGNAL \ULA|Mux17~9_combout\ : std_logic;
SIGNAL \ULA|Mux17~10_combout\ : std_logic;
SIGNAL \ULA|Mux17~11_combout\ : std_logic;
SIGNAL \PC|sr_out[14]~13_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[14]~19_combout\ : std_logic;
SIGNAL \ULA|Add1~29\ : std_logic;
SIGNAL \ULA|Add1~31\ : std_logic;
SIGNAL \ULA|Add1~32_combout\ : std_logic;
SIGNAL \ULA|Add0~33_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~15_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~20_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~16_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~18_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~19_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \ULA|Mux15~3_combout\ : std_logic;
SIGNAL \ULA|Mux15~5_combout\ : std_logic;
SIGNAL \ULA|Mux15~6_combout\ : std_logic;
SIGNAL \ULA|Mux15~7_combout\ : std_logic;
SIGNAL \ULA|Mux15~8_combout\ : std_logic;
SIGNAL \ULA|Mux15~9_combout\ : std_logic;
SIGNAL \ULA|Mux15~10_combout\ : std_logic;
SIGNAL \ULA|Mux15~11_combout\ : std_logic;
SIGNAL \ULA|Mux15~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[16]~33_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \BREG|regB[15]~17_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[15]~21_combout\ : std_logic;
SIGNAL \ULA|a32~45_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~119_combout\ : std_logic;
SIGNAL \ULA|Mux16~1_combout\ : std_logic;
SIGNAL \ULA|Mux16~2_combout\ : std_logic;
SIGNAL \ULA|Mux16~3_combout\ : std_logic;
SIGNAL \ULA|Add0~31_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~101_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~100_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~102_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~111_combout\ : std_logic;
SIGNAL \ULA|Mux16~5_combout\ : std_logic;
SIGNAL \ULA|Mux16~6_combout\ : std_logic;
SIGNAL \ULA|Mux16~7_combout\ : std_logic;
SIGNAL \ULA|Mux16~8_combout\ : std_logic;
SIGNAL \ULA|Mux16~9_combout\ : std_logic;
SIGNAL \ULA|Mux16~10_combout\ : std_logic;
SIGNAL \ULA|Mux16~11_combout\ : std_logic;
SIGNAL \ULA|Mux16~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[15]~30_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[15]~31_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \BREG|regB[13]~19_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~15_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[14]~28_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[14]~29_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \BREG|regB[12]~20_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~12_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[13]~24_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[13]~25_combout\ : std_logic;
SIGNAL \ULA|Mux18~0_combout\ : std_logic;
SIGNAL \ULA|a32~41_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~116_combout\ : std_logic;
SIGNAL \ULA|Mux18~1_combout\ : std_logic;
SIGNAL \ULA|Mux18~2_combout\ : std_logic;
SIGNAL \ULA|Mux18~3_combout\ : std_logic;
SIGNAL \ULA|Add0~27_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~109_combout\ : std_logic;
SIGNAL \ULA|Mux18~5_combout\ : std_logic;
SIGNAL \ULA|Mux18~6_combout\ : std_logic;
SIGNAL \ULA|Mux18~7_combout\ : std_logic;
SIGNAL \ULA|Mux18~8_combout\ : std_logic;
SIGNAL \ULA|Mux18~9_combout\ : std_logic;
SIGNAL \ULA|Mux18~10_combout\ : std_logic;
SIGNAL \ULA|Mux18~11_combout\ : std_logic;
SIGNAL \ULA|Mux18~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[13]~26_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[13]~27_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \BREG|regB[11]~21_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~13_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[12]~26_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[12]~27_combout\ : std_logic;
SIGNAL \ULA|Mux19~0_combout\ : std_logic;
SIGNAL \ULA|a32~40_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~114_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \ULA|Mux19~1_combout\ : std_logic;
SIGNAL \ULA|Mux19~2_combout\ : std_logic;
SIGNAL \ULA|Mux19~3_combout\ : std_logic;
SIGNAL \ULA|Add1~24_combout\ : std_logic;
SIGNAL \ULA|Mux19~4_combout\ : std_logic;
SIGNAL \ULA|Add0~25_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~22_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~78_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~108_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \ULA|Mux19~7_combout\ : std_logic;
SIGNAL \ULA|Mux19~8_combout\ : std_logic;
SIGNAL \ULA|Mux19~9_combout\ : std_logic;
SIGNAL \ULA|Mux19~10_combout\ : std_logic;
SIGNAL \ULA|Mux19~11_combout\ : std_logic;
SIGNAL \ULA|Mux19~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[12]~24_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[12]~25_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \BREG|regA[11]~11_combout\ : std_logic;
SIGNAL \PC|sr_out[11]~10_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[11]~22_combout\ : std_logic;
SIGNAL \ULA|Mux20~7_combout\ : std_logic;
SIGNAL \ULA|Add1~22_combout\ : std_logic;
SIGNAL \ULA|Mux20~11_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~35_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~72_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~75_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~38_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~36_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~76_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~77_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~72_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~71_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~73_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~107_combout\ : std_logic;
SIGNAL \ULA|Mux20~13_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~69_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~70_combout\ : std_logic;
SIGNAL \ULA|Mux20~12_combout\ : std_logic;
SIGNAL \ULA|Mux20~14_combout\ : std_logic;
SIGNAL \ULA|Mux20~15_combout\ : std_logic;
SIGNAL \ULA|Mux20~16_combout\ : std_logic;
SIGNAL \ULA|Mux20~17_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~73_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~74_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~75_combout\ : std_logic;
SIGNAL \ULA|Mux20~9_combout\ : std_logic;
SIGNAL \ULA|Mux20~10_combout\ : std_logic;
SIGNAL \ULA|Mux20~18_combout\ : std_logic;
SIGNAL \ULA|Mux20~19_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[11]~23_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \BREG|regB[10]~22_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~11_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[10]~20_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[10]~21_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \BREG|regB[9]~23_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[9]~32_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[9]~33_combout\ : std_logic;
SIGNAL \ULA|Mux22~0_combout\ : std_logic;
SIGNAL \ULA|Add1~18_combout\ : std_logic;
SIGNAL \ULA|Mux22~4_combout\ : std_logic;
SIGNAL \ULA|Add0~19_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~37_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~39_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~40_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~41_combout\ : std_logic;
SIGNAL \ULA|Mux22~6_combout\ : std_logic;
SIGNAL \ULA|Mux22~7_combout\ : std_logic;
SIGNAL \ULA|Mux22~8_combout\ : std_logic;
SIGNAL \ULA|Mux22~9_combout\ : std_logic;
SIGNAL \ULA|Mux22~10_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~108_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~109_combout\ : std_logic;
SIGNAL \ULA|Mux22~2_combout\ : std_logic;
SIGNAL \ULA|Mux22~3_combout\ : std_logic;
SIGNAL \ULA|Mux22~11_combout\ : std_logic;
SIGNAL \ULA|Mux22~12_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[9]~18_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[9]~19_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \BREG|regA[8]~8_combout\ : std_logic;
SIGNAL \PC|sr_out[8]~7_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[8]~25_combout\ : std_logic;
SIGNAL \ULA|Mux23~3_combout\ : std_logic;
SIGNAL \ULA|a32~36_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~24_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ULA|Mux23~4_combout\ : std_logic;
SIGNAL \ULA|Mux23~5_combout\ : std_logic;
SIGNAL \ULA|Mux23~6_combout\ : std_logic;
SIGNAL \ULA|Add1~16_combout\ : std_logic;
SIGNAL \ULA|Mux23~7_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~25_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~26_combout\ : std_logic;
SIGNAL \ULA|Mux23~8_combout\ : std_logic;
SIGNAL \ULA|Mux23~9_combout\ : std_logic;
SIGNAL \ULA|Mux23~10_combout\ : std_logic;
SIGNAL \ULA|Mux23~11_combout\ : std_logic;
SIGNAL \ULA|Mux23~12_combout\ : std_logic;
SIGNAL \ULA|Mux23~13_combout\ : std_logic;
SIGNAL \ULA|Mux23~14_combout\ : std_logic;
SIGNAL \ULA|Mux23~16_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[8]~16_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[8]~17_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \BREG|regB[23]~9_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~25_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \BREG|regA[3]~3_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[3]~31_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[3]~32_combout\ : std_logic;
SIGNAL \ULA|Add2~6_combout\ : std_logic;
SIGNAL \ULA|Mux27~7_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~32_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~89_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~45_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~90_combout\ : std_logic;
SIGNAL \ULA|Mux26~7_combout\ : std_logic;
SIGNAL \ULA|Mux26~8_combout\ : std_logic;
SIGNAL \ULA|Mux27~13_combout\ : std_logic;
SIGNAL \ULA|Mux26~10_combout\ : std_logic;
SIGNAL \ULA|Mux26~23_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \ULA|Mux26~11_combout\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \ULA|Mux26~15_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~34_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~84_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~85_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~87_combout\ : std_logic;
SIGNAL \ULA|Mux26~12_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~79_combout\ : std_logic;
SIGNAL \ULA|Mux26~13_combout\ : std_logic;
SIGNAL \ULA|Mux26~14_combout\ : std_logic;
SIGNAL \ULA|Mux26~16_combout\ : std_logic;
SIGNAL \ULA|Mux26~17_combout\ : std_logic;
SIGNAL \ULA|Mux26~18_combout\ : std_logic;
SIGNAL \ULA|Mux26~19_combout\ : std_logic;
SIGNAL \ULA|Mux26~20_combout\ : std_logic;
SIGNAL \ULA|Mux26~21_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[5]~11_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \BREG|regB[22]~10_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~5_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[21]~42_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[21]~43_combout\ : std_logic;
SIGNAL \BREG|regB[21]~11_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~24_combout\ : std_logic;
SIGNAL \BREG|breg32~39_combout\ : std_logic;
SIGNAL \BREG|breg32~41_combout\ : std_logic;
SIGNAL \BREG|regA[4]~4_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[4]~29_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[4]~30_combout\ : std_logic;
SIGNAL \ULA|Add1~8_combout\ : std_logic;
SIGNAL \ULA|Mux27~4_combout\ : std_logic;
SIGNAL \ULA|a32~29_combout\ : std_logic;
SIGNAL \ULA|Mux27~10_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~29_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~28_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ULA|Mux27~8_combout\ : std_logic;
SIGNAL \ULA|Mux27~9_combout\ : std_logic;
SIGNAL \ULA|Mux27~14_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|a32~30_combout\ : std_logic;
SIGNAL \ULA|Mux27~21_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~83_combout\ : std_logic;
SIGNAL \ULA|Mux27~17_combout\ : std_logic;
SIGNAL \ULA|Mux27~30_combout\ : std_logic;
SIGNAL \ULA|Mux27~20_combout\ : std_logic;
SIGNAL \ULA|Mux27~22_combout\ : std_logic;
SIGNAL \ULA|Mux27~23_combout\ : std_logic;
SIGNAL \ULA|Mux27~24_combout\ : std_logic;
SIGNAL \ULA|Mux27~26_combout\ : std_logic;
SIGNAL \ULA|Mux27~27_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[4]~9_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \BREG|regB[20]~12_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~21_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \BREG|regB[7]~25_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~16_combout\ : std_logic;
SIGNAL \RegDst_MUX|m_out[4]~4_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \BREG|regB[6]~26_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~3_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~14_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~11_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~75_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[0]~68_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~65_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~53_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[0]~66_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[0]~70_combout\ : std_logic;
SIGNAL \ULA|Mux23~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~4_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \ULA|Mux12~15_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~123_combout\ : std_logic;
SIGNAL \ULA|Mux12~5_combout\ : std_logic;
SIGNAL \ULA|Mux12~6_combout\ : std_logic;
SIGNAL \ULA|Add1~38_combout\ : std_logic;
SIGNAL \ULA|Mux12~7_combout\ : std_logic;
SIGNAL \ULA|Add0~39_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~68_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~3_combout\ : std_logic;
SIGNAL \ULA|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \ULA|Mux12~8_combout\ : std_logic;
SIGNAL \ULA|Mux12~9_combout\ : std_logic;
SIGNAL \ULA|Mux12~10_combout\ : std_logic;
SIGNAL \ULA|Mux12~11_combout\ : std_logic;
SIGNAL \ULA|Mux12~12_combout\ : std_logic;
SIGNAL \ULA|Mux12~13_combout\ : std_logic;
SIGNAL \ULA|Mux12~14_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[19]~39_combout\ : std_logic;
SIGNAL \BREG|regB[19]~13_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~20_combout\ : std_logic;
SIGNAL \RegDst_MUX|m_out[3]~3_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \BREG|regB[5]~27_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~14_combout\ : std_logic;
SIGNAL \RegDst_MUX|m_out[2]~2_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \BREG|regB[4]~28_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~18_combout\ : std_logic;
SIGNAL \INST_REG|sr_out[17]~feeder_combout\ : std_logic;
SIGNAL \RegDst_MUX|m_out[1]~1_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \BREG|regB[3]~29_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~6_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~57_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~50_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~51_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~58_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~55_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~56_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[1]~59_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~73_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[1]~63_combout\ : std_logic;
SIGNAL \pc_temp~12_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \BREG|regA[30]~30_combout\ : std_logic;
SIGNAL \ULA|Add0~66_cout\ : std_logic;
SIGNAL \ULA|Add0~68_cout\ : std_logic;
SIGNAL \ULA|Add0~70_cout\ : std_logic;
SIGNAL \ULA|Add0~72_cout\ : std_logic;
SIGNAL \ULA|Add0~74_cout\ : std_logic;
SIGNAL \ULA|Add0~76_cout\ : std_logic;
SIGNAL \ULA|Add0~78_cout\ : std_logic;
SIGNAL \ULA|Add0~80_cout\ : std_logic;
SIGNAL \ULA|Add0~82_cout\ : std_logic;
SIGNAL \ULA|Add0~84_cout\ : std_logic;
SIGNAL \ULA|Add0~86_cout\ : std_logic;
SIGNAL \ULA|Add0~88_cout\ : std_logic;
SIGNAL \ULA|Add0~90_cout\ : std_logic;
SIGNAL \ULA|Add0~92_cout\ : std_logic;
SIGNAL \ULA|Add0~94_cout\ : std_logic;
SIGNAL \ULA|Add0~96_cout\ : std_logic;
SIGNAL \ULA|Add0~98_cout\ : std_logic;
SIGNAL \ULA|Add0~100_cout\ : std_logic;
SIGNAL \ULA|Add0~102_cout\ : std_logic;
SIGNAL \ULA|Add0~104_cout\ : std_logic;
SIGNAL \ULA|Add0~106_cout\ : std_logic;
SIGNAL \ULA|Add0~108_cout\ : std_logic;
SIGNAL \ULA|Add0~110_cout\ : std_logic;
SIGNAL \ULA|Add0~112_cout\ : std_logic;
SIGNAL \ULA|Add0~114_cout\ : std_logic;
SIGNAL \ULA|Add0~116_cout\ : std_logic;
SIGNAL \ULA|Add0~118_cout\ : std_logic;
SIGNAL \ULA|Add0~120_cout\ : std_logic;
SIGNAL \ULA|Add0~122_cout\ : std_logic;
SIGNAL \ULA|Add0~124_cout\ : std_logic;
SIGNAL \ULA|Add0~125_combout\ : std_logic;
SIGNAL \ULA|Add0~127_combout\ : std_logic;
SIGNAL \pc_temp~11_combout\ : std_logic;
SIGNAL \pc_temp~14_combout\ : std_logic;
SIGNAL \pc_temp~15_combout\ : std_logic;
SIGNAL \ULA|Mux5~16_combout\ : std_logic;
SIGNAL \pc_temp~0_combout\ : std_logic;
SIGNAL \pc_temp~1_combout\ : std_logic;
SIGNAL \pc_temp~3_combout\ : std_logic;
SIGNAL \pc_temp~2_combout\ : std_logic;
SIGNAL \pc_temp~4_combout\ : std_logic;
SIGNAL \pc_temp~5_combout\ : std_logic;
SIGNAL \pc_temp~7_combout\ : std_logic;
SIGNAL \pc_temp~8_combout\ : std_logic;
SIGNAL \pc_temp~9_combout\ : std_logic;
SIGNAL \pc_temp~10_combout\ : std_logic;
SIGNAL \PC|sr_out[0]~31_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[1]~36_combout\ : std_logic;
SIGNAL \ULA|Mux30~0_combout\ : std_logic;
SIGNAL \ULA|Add1~2_combout\ : std_logic;
SIGNAL \ULA|Mux30~4_combout\ : std_logic;
SIGNAL \ULA|a32~12_combout\ : std_logic;
SIGNAL \ULA|a32~15_combout\ : std_logic;
SIGNAL \ULA|a32~16_combout\ : std_logic;
SIGNAL \ULA|Mux30~6_combout\ : std_logic;
SIGNAL \ULA|Mux30~7_combout\ : std_logic;
SIGNAL \ULA|Mux30~1_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~46_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~47_combout\ : std_logic;
SIGNAL \ULA|a32~9_combout\ : std_logic;
SIGNAL \ULA|a32~19_combout\ : std_logic;
SIGNAL \ULA|a32~20_combout\ : std_logic;
SIGNAL \ULA|a32~21_combout\ : std_logic;
SIGNAL \ULA|a32~22_combout\ : std_logic;
SIGNAL \ULA|a32~25_combout\ : std_logic;
SIGNAL \ULA|Mux30~2_combout\ : std_logic;
SIGNAL \ULA|Mux30~3_combout\ : std_logic;
SIGNAL \ULA|Mux30~5_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[1]~2_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[1]~3_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \BREG|regB[1]~31_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~4_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~52_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~67_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr5~0_combout\ : std_logic;
SIGNAL \ALU_CTRL|Equal8~10_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~69_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~71_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[3]~72_combout\ : std_logic;
SIGNAL \ULA|Mux27~5_combout\ : std_logic;
SIGNAL \ULA|a32~34_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~77_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~103_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~104_combout\ : std_logic;
SIGNAL \ULA|Mux24~3_combout\ : std_logic;
SIGNAL \ULA|Mux24~4_combout\ : std_logic;
SIGNAL \ULA|Mux24~6_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~96_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~97_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~98_combout\ : std_logic;
SIGNAL \ULA|Mux24~7_combout\ : std_logic;
SIGNAL \ULA|Mux24~8_combout\ : std_logic;
SIGNAL \ULA|Mux24~16_combout\ : std_logic;
SIGNAL \ULA|Mux24~10_combout\ : std_logic;
SIGNAL \ULA|Mux24~11_combout\ : std_logic;
SIGNAL \ULA|Mux24~12_combout\ : std_logic;
SIGNAL \ULA|Mux24~13_combout\ : std_logic;
SIGNAL \ULA|Add1~14_combout\ : std_logic;
SIGNAL \ULA|Mux24~2_combout\ : std_logic;
SIGNAL \ULA|Mux24~14_combout\ : std_logic;
SIGNAL \ULA|Mux24~15_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[7]~7_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~14_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~4_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Mux9~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~2_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~5_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ : std_logic;
SIGNAL \INST_REG|sr_out~26_combout\ : std_logic;
SIGNAL \BREG|Equal0~0_combout\ : std_logic;
SIGNAL \BREG|Equal0~1_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \BREG|regA[6]~6_combout\ : std_logic;
SIGNAL \ORIGAALU|m_out[6]~27_combout\ : std_logic;
SIGNAL \ULA|Add1~12_combout\ : std_logic;
SIGNAL \ULA|Mux25~2_combout\ : std_logic;
SIGNAL \ULA|a32~32_combout\ : std_logic;
SIGNAL \ULA|Mux25~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~95_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~96_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~97_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~58_combout\ : std_logic;
SIGNAL \ULA|Mux25~3_combout\ : std_logic;
SIGNAL \ULA|Mux25~4_combout\ : std_logic;
SIGNAL \ULA|Add0~13_combout\ : std_logic;
SIGNAL \ULA|Mux25~9_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~66_combout\ : std_logic;
SIGNAL \ULA|Mux25~7_combout\ : std_logic;
SIGNAL \ULA|Mux25~8_combout\ : std_logic;
SIGNAL \ULA|Mux25~16_combout\ : std_logic;
SIGNAL \ULA|Mux25~10_combout\ : std_logic;
SIGNAL \ULA|Mux25~11_combout\ : std_logic;
SIGNAL \ULA|Mux25~12_combout\ : std_logic;
SIGNAL \ULA|Mux25~13_combout\ : std_logic;
SIGNAL \ULA|Mux25~14_combout\ : std_logic;
SIGNAL \ULA|Mux25~15_combout\ : std_logic;
SIGNAL \PC|sr_out[6]~5_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[6]~6_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~10_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.bgez_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~0_combout\ : std_logic;
SIGNAL \ULA|Mux26~22_combout\ : std_logic;
SIGNAL \PC|sr_out[5]~4_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[5]~5_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~2_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~49_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~60_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[1]~54_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr~61_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~62_combout\ : std_logic;
SIGNAL \ULA|Mux27~29_combout\ : std_logic;
SIGNAL \ULA|Mux27~28_combout\ : std_logic;
SIGNAL \PC|sr_out[4]~3_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[4]~4_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~5_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~38_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~36_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~33_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~76_combout\ : std_logic;
SIGNAL \ALU_CTRL|alu_ctr[2]~64_combout\ : std_logic;
SIGNAL \ULA|Add1~6_combout\ : std_logic;
SIGNAL \ULA|Mux28~2_combout\ : std_logic;
SIGNAL \ULA|Mux29~18_combout\ : std_logic;
SIGNAL \PC|sr_out[3]~2_combout\ : std_logic;
SIGNAL \ULA|a32~28_combout\ : std_logic;
SIGNAL \ULA|Mux29~19_combout\ : std_logic;
SIGNAL \ULA|Mux28~5_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~31_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~70_combout\ : std_logic;
SIGNAL \ULA|Mux28~3_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~33_combout\ : std_logic;
SIGNAL \ULA|Mux28~4_combout\ : std_logic;
SIGNAL \ULA|Mux28~6_combout\ : std_logic;
SIGNAL \ULA|Mux29~26_combout\ : std_logic;
SIGNAL \ULA|Add0~7_combout\ : std_logic;
SIGNAL \ULA|Mux29~27_combout\ : std_logic;
SIGNAL \ULA|Mux28~9_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~74_combout\ : std_logic;
SIGNAL \ULA|Mux28~7_combout\ : std_logic;
SIGNAL \ULA|Mux28~8_combout\ : std_logic;
SIGNAL \ULA|Mux28~10_combout\ : std_logic;
SIGNAL \ULA|Mux28~14_combout\ : std_logic;
SIGNAL \ULA|Mux28~11_combout\ : std_logic;
SIGNAL \ULA|Mux28~12_combout\ : std_logic;
SIGNAL \ULA|Mux28~13_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[3]~3_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~17_combout\ : std_logic;
SIGNAL \RegDst_MUX|m_out[0]~0_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \BREG|regB[0]~0_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~0_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[0]~0_combout\ : std_logic;
SIGNAL \MemparaReg_MUX|m_out[0]~1_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \BREG|regB[2]~30_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[2]~46_combout\ : std_logic;
SIGNAL \ORIGBALU|m_out[2]~47_combout\ : std_logic;
SIGNAL \ULA|Add1~4_combout\ : std_logic;
SIGNAL \ULA|Mux29~10_combout\ : std_logic;
SIGNAL \ULA|Mux29~16_combout\ : std_logic;
SIGNAL \ULA|Mux29~14_combout\ : std_logic;
SIGNAL \ULA|Mux29~15_combout\ : std_logic;
SIGNAL \ULA|Mux29~21_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~27_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~64_combout\ : std_logic;
SIGNAL \ULA|Mux29~23_combout\ : std_logic;
SIGNAL \ULA|ShiftRight1~67_combout\ : std_logic;
SIGNAL \ULA|Mux29~24_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \ULA|Mux29~28_combout\ : std_logic;
SIGNAL \ULA|Mux29~29_combout\ : std_logic;
SIGNAL \ULA|Mux29~37_combout\ : std_logic;
SIGNAL \ULA|Mux29~31_combout\ : std_logic;
SIGNAL \ULA|Mux29~38_combout\ : std_logic;
SIGNAL \ULA|Mux29~33_combout\ : std_logic;
SIGNAL \ULA|Mux29~34_combout\ : std_logic;
SIGNAL \ULA|Mux29~35_combout\ : std_logic;
SIGNAL \PC_MUX|m_out[2]~2_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~13_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.writemem_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ : std_logic;
SIGNAL \PC_MUX|m_out[1]~1_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~12_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector0~1_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.readmem_st~1_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ : std_logic;
SIGNAL \PC_MUX|m_out[0]~0_combout\ : std_logic;
SIGNAL \INST_REG|sr_out~19_combout\ : std_logic;
SIGNAL \BREG|Equal1~0_combout\ : std_logic;
SIGNAL \BREG|Equal1~1_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \BREG|regB[18]~14_combout\ : std_logic;
SIGNAL \DATA_MEM_REG|sr_out~11_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr3~combout\ : std_logic;
SIGNAL \ULA|Mux31~21_combout\ : std_logic;
SIGNAL \ULA|Add0~1_combout\ : std_logic;
SIGNAL \ULA|Mux31~18_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~32_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~36_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ULA|ShiftRight0~38_combout\ : std_logic;
SIGNAL \ULA|a32~2_combout\ : std_logic;
SIGNAL \ULA|a32~3_combout\ : std_logic;
SIGNAL \ULA|a32~4_combout\ : std_logic;
SIGNAL \ULA|a32~5_combout\ : std_logic;
SIGNAL \ULA|a32~6_combout\ : std_logic;
SIGNAL \ULA|Mux31~17_combout\ : std_logic;
SIGNAL \ULA|Mux31~19_combout\ : std_logic;
SIGNAL \ULA|Mux31~8_combout\ : std_logic;
SIGNAL \ULA|Mux31~9_combout\ : std_logic;
SIGNAL \ULA|Mux31~10_combout\ : std_logic;
SIGNAL \ULA|Mux31~13_combout\ : std_logic;
SIGNAL \ULA|Mux31~14_combout\ : std_logic;
SIGNAL \ULA|Mux31~15_combout\ : std_logic;
SIGNAL \ULA|Mux31~7_combout\ : std_logic;
SIGNAL \ULA|Mux31~16_combout\ : std_logic;
SIGNAL \PC|sr_out[0]~0_combout\ : std_logic;
SIGNAL \PC|sr_out[0]~feeder_combout\ : std_logic;
SIGNAL \PC|sr_out[9]~8_combout\ : std_logic;
SIGNAL \PC|sr_out[12]~11_combout\ : std_logic;
SIGNAL \PC|sr_out[13]~12_combout\ : std_logic;
SIGNAL \PC|sr_out[16]~15_combout\ : std_logic;
SIGNAL \PC|sr_out[19]~18_combout\ : std_logic;
SIGNAL \PC|sr_out[20]~19_combout\ : std_logic;
SIGNAL \ULA|Mux7~15_combout\ : std_logic;
SIGNAL \PC|sr_out[24]~23_combout\ : std_logic;
SIGNAL \PC|sr_out[26]~25_combout\ : std_logic;
SIGNAL \INST_REG|sr_out[24]~feeder_combout\ : std_logic;
SIGNAL \PC|sr_out~33_combout\ : std_logic;
SIGNAL \PC|sr_out[29]~feeder_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \BREG|regA[5]~5_combout\ : std_logic;
SIGNAL \BREG|regA[7]~7_combout\ : std_logic;
SIGNAL \BREG|regA[14]~14_combout\ : std_logic;
SIGNAL \BREG|regA[15]~15_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \BREG|regA[17]~17_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \BREG|regA[25]~25_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \BREG|regA[28]~28_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \BREG|regA[31]~31_combout\ : std_logic;
SIGNAL \LOG_IMM_MUX|m_out[16]~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|Selector1~1_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|pstate.arith_imm_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|WideOr4~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|s_PCin[0]~0_combout\ : std_logic;
SIGNAL \BGEZ_MUX|m_out[0]~0_combout\ : std_logic;
SIGNAL \BGEZ_MUX|m_out[0]~1_combout\ : std_logic;
SIGNAL \BREG|breg32_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \INST_REG|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DATA_MEM_REG|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \B_REG|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ULA_OUT|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INST_MEM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \A_REG|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MULTI_CYCLE_CONTROL|op_alu\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_s_PCin[0]~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_s_log_imm~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_pstate.fetch_st~regout\ : std_logic;
SIGNAL \MULTI_CYCLE_CONTROL|ALT_INV_WideOr5~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
tb_pc_out <= ww_tb_pc_out;
tb_inst_mem_in <= ww_tb_inst_mem_in;
tb_inst_mem_out <= ww_tb_inst_mem_out;
tb_breg_out_a_aux <= ww_tb_breg_out_a_aux;
tb_log_imm_mux_out <= ww_tb_log_imm_mux_out;
tb_alu_out <= ww_tb_alu_out;
tb_s_log_imm <= ww_tb_s_log_imm;
tb_wr_breg <= ww_tb_wr_breg;
tb_alu_out_buf <= ww_tb_alu_out_buf;
tb_mem_para_reg_out <= ww_tb_mem_para_reg_out;
tb_imm_signalextend_out <= ww_tb_imm_signalextend_out;
tb_decode_inst_mem <= ww_tb_decode_inst_mem;
tb_wr_ir <= ww_tb_wr_ir;
tb_s_aluAin <= ww_tb_s_aluAin;
tb_s_datareg <= ww_tb_s_datareg;
tb_s_aluBin <= ww_tb_s_aluBin;
tb_alu_a_in <= ww_tb_alu_a_in;
tb_alu_b_in <= ww_tb_alu_b_in;
tb_breg_out_b_aux <= ww_tb_breg_out_b_aux;
tb_imm_signalextend_shiffted_temp <= ww_tb_imm_signalextend_shiffted_temp;
tb_alu_ctrl_out <= ww_tb_alu_ctrl_out;
tb_op_alu <= ww_tb_op_alu;
tb_opcode <= ww_tb_opcode;
tb_s_Pcin <= ww_tb_s_Pcin;
tb_bgez_out <= ww_tb_bgez_out;
tb_bltz_temp <= ww_tb_bltz_temp;
tb_funct <= ww_tb_funct;
tb_shamt <= ww_tb_shamt;
tb_logical_sel <= ww_tb_logical_sel;
tb_s_is_bgez <= ww_tb_s_is_bgez;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\B_REG|sr_out\(17) & \B_REG|sr_out\(16) & \B_REG|sr_out\(15) & \B_REG|sr_out\(14) & \B_REG|sr_out\(13) & \B_REG|sr_out\(12) & \B_REG|sr_out\(11) & \B_REG|sr_out\(10)
& \B_REG|sr_out\(9) & \B_REG|sr_out\(8) & \B_REG|sr_out\(7) & \B_REG|sr_out\(6) & \B_REG|sr_out\(5) & \B_REG|sr_out\(4) & \B_REG|sr_out\(3) & \B_REG|sr_out\(2) & \B_REG|sr_out\(1) & \B_REG|sr_out\(0));

\INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC_MUX|m_out[7]~7_combout\ & \PC_MUX|m_out[6]~6_combout\ & \PC_MUX|m_out[5]~5_combout\ & \PC_MUX|m_out[4]~4_combout\ & \PC_MUX|m_out[3]~3_combout\ & \PC_MUX|m_out[2]~2_combout\
& \PC_MUX|m_out[1]~1_combout\ & \PC_MUX|m_out[0]~0_combout\);

\INST_MEM|altsyncram_component|auto_generated|q_a\(0) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\INST_MEM|altsyncram_component|auto_generated|q_a\(1) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\INST_MEM|altsyncram_component|auto_generated|q_a\(2) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\INST_MEM|altsyncram_component|auto_generated|q_a\(3) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\INST_MEM|altsyncram_component|auto_generated|q_a\(4) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\INST_MEM|altsyncram_component|auto_generated|q_a\(5) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\INST_MEM|altsyncram_component|auto_generated|q_a\(6) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\INST_MEM|altsyncram_component|auto_generated|q_a\(7) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\INST_MEM|altsyncram_component|auto_generated|q_a\(8) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\INST_MEM|altsyncram_component|auto_generated|q_a\(9) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\INST_MEM|altsyncram_component|auto_generated|q_a\(10) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\INST_MEM|altsyncram_component|auto_generated|q_a\(11) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\INST_MEM|altsyncram_component|auto_generated|q_a\(12) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\INST_MEM|altsyncram_component|auto_generated|q_a\(13) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\INST_MEM|altsyncram_component|auto_generated|q_a\(14) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\INST_MEM|altsyncram_component|auto_generated|q_a\(15) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\INST_MEM|altsyncram_component|auto_generated|q_a\(16) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\INST_MEM|altsyncram_component|auto_generated|q_a\(17) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\B_REG|sr_out\(31) & \B_REG|sr_out\(30) & \B_REG|sr_out\(29) & \B_REG|sr_out\(28) & \B_REG|sr_out\(27) & \B_REG|sr_out\(26) & \B_REG|sr_out\(25) & \B_REG|sr_out\(24)
& \B_REG|sr_out\(23) & \B_REG|sr_out\(22) & \B_REG|sr_out\(21) & \B_REG|sr_out\(20) & \B_REG|sr_out\(19) & \B_REG|sr_out\(18));

\INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PC_MUX|m_out[7]~7_combout\ & \PC_MUX|m_out[6]~6_combout\ & \PC_MUX|m_out[5]~5_combout\ & \PC_MUX|m_out[4]~4_combout\ & \PC_MUX|m_out[3]~3_combout\ & 
\PC_MUX|m_out[2]~2_combout\ & \PC_MUX|m_out[1]~1_combout\ & \PC_MUX|m_out[0]~0_combout\);

\INST_MEM|altsyncram_component|auto_generated|q_a\(18) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\INST_MEM|altsyncram_component|auto_generated|q_a\(19) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\INST_MEM|altsyncram_component|auto_generated|q_a\(20) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\INST_MEM|altsyncram_component|auto_generated|q_a\(21) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\INST_MEM|altsyncram_component|auto_generated|q_a\(22) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\INST_MEM|altsyncram_component|auto_generated|q_a\(23) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\INST_MEM|altsyncram_component|auto_generated|q_a\(24) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\INST_MEM|altsyncram_component|auto_generated|q_a\(25) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\INST_MEM|altsyncram_component|auto_generated|q_a\(26) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\INST_MEM|altsyncram_component|auto_generated|q_a\(27) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\INST_MEM|altsyncram_component|auto_generated|q_a\(28) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\INST_MEM|altsyncram_component|auto_generated|q_a\(29) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\INST_MEM|altsyncram_component|auto_generated|q_a\(30) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\INST_MEM|altsyncram_component|auto_generated|q_a\(31) <= \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\MemparaReg_MUX|m_out[31]~63_combout\ & \MemparaReg_MUX|m_out[30]~61_combout\ & \MemparaReg_MUX|m_out[29]~59_combout\ & \MemparaReg_MUX|m_out[28]~57_combout\ & 
\MemparaReg_MUX|m_out[27]~55_combout\ & \MemparaReg_MUX|m_out[26]~53_combout\ & \MemparaReg_MUX|m_out[25]~51_combout\ & \MemparaReg_MUX|m_out[24]~49_combout\ & \MemparaReg_MUX|m_out[23]~47_combout\ & \MemparaReg_MUX|m_out[22]~45_combout\ & 
\MemparaReg_MUX|m_out[21]~43_combout\ & \MemparaReg_MUX|m_out[20]~41_combout\ & \MemparaReg_MUX|m_out[19]~39_combout\ & \MemparaReg_MUX|m_out[18]~37_combout\ & \MemparaReg_MUX|m_out[17]~35_combout\ & \MemparaReg_MUX|m_out[16]~33_combout\ & 
\MemparaReg_MUX|m_out[15]~31_combout\ & \MemparaReg_MUX|m_out[14]~29_combout\ & \MemparaReg_MUX|m_out[13]~27_combout\ & \MemparaReg_MUX|m_out[12]~25_combout\ & \MemparaReg_MUX|m_out[11]~23_combout\ & \MemparaReg_MUX|m_out[10]~21_combout\ & 
\MemparaReg_MUX|m_out[9]~19_combout\ & \MemparaReg_MUX|m_out[8]~17_combout\ & \MemparaReg_MUX|m_out[7]~15_combout\ & \MemparaReg_MUX|m_out[6]~13_combout\ & \MemparaReg_MUX|m_out[5]~11_combout\ & \MemparaReg_MUX|m_out[4]~9_combout\ & 
\MemparaReg_MUX|m_out[3]~7_combout\ & \MemparaReg_MUX|m_out[2]~5_combout\ & \MemparaReg_MUX|m_out[1]~3_combout\ & \MemparaReg_MUX|m_out[0]~1_combout\);

\BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RegDst_MUX|m_out[4]~4_combout\ & \RegDst_MUX|m_out[3]~3_combout\ & \RegDst_MUX|m_out[2]~2_combout\ & \RegDst_MUX|m_out[1]~1_combout\ & \RegDst_MUX|m_out[0]~0_combout\);

\BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\INST_REG|sr_out~26_combout\ & \INST_REG|sr_out~25_combout\ & \INST_REG|sr_out~24_combout\ & \INST_REG|sr_out~23_combout\ & \INST_REG|sr_out~22_combout\);

\BREG|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\BREG|breg32_rtl_0|auto_generated|ram_block1a1\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\BREG|breg32_rtl_0|auto_generated|ram_block1a2\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\BREG|breg32_rtl_0|auto_generated|ram_block1a3\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\BREG|breg32_rtl_0|auto_generated|ram_block1a4\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\BREG|breg32_rtl_0|auto_generated|ram_block1a5\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\BREG|breg32_rtl_0|auto_generated|ram_block1a6\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\BREG|breg32_rtl_0|auto_generated|ram_block1a7\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\BREG|breg32_rtl_0|auto_generated|ram_block1a8\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\BREG|breg32_rtl_0|auto_generated|ram_block1a9\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\BREG|breg32_rtl_0|auto_generated|ram_block1a10\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\BREG|breg32_rtl_0|auto_generated|ram_block1a11\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\BREG|breg32_rtl_0|auto_generated|ram_block1a12\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\BREG|breg32_rtl_0|auto_generated|ram_block1a13\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\BREG|breg32_rtl_0|auto_generated|ram_block1a14\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\BREG|breg32_rtl_0|auto_generated|ram_block1a15\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\BREG|breg32_rtl_0|auto_generated|ram_block1a16\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\BREG|breg32_rtl_0|auto_generated|ram_block1a17\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\BREG|breg32_rtl_0|auto_generated|ram_block1a18\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\BREG|breg32_rtl_0|auto_generated|ram_block1a19\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\BREG|breg32_rtl_0|auto_generated|ram_block1a20\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\BREG|breg32_rtl_0|auto_generated|ram_block1a21\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\BREG|breg32_rtl_0|auto_generated|ram_block1a22\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\BREG|breg32_rtl_0|auto_generated|ram_block1a23\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\BREG|breg32_rtl_0|auto_generated|ram_block1a24\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\BREG|breg32_rtl_0|auto_generated|ram_block1a25\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\BREG|breg32_rtl_0|auto_generated|ram_block1a26\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\BREG|breg32_rtl_0|auto_generated|ram_block1a27\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\BREG|breg32_rtl_0|auto_generated|ram_block1a28\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\BREG|breg32_rtl_0|auto_generated|ram_block1a29\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\BREG|breg32_rtl_0|auto_generated|ram_block1a30\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\BREG|breg32_rtl_0|auto_generated|ram_block1a31\ <= \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\MemparaReg_MUX|m_out[31]~63_combout\ & \MemparaReg_MUX|m_out[30]~61_combout\ & \MemparaReg_MUX|m_out[29]~59_combout\ & \MemparaReg_MUX|m_out[28]~57_combout\ & 
\MemparaReg_MUX|m_out[27]~55_combout\ & \MemparaReg_MUX|m_out[26]~53_combout\ & \MemparaReg_MUX|m_out[25]~51_combout\ & \MemparaReg_MUX|m_out[24]~49_combout\ & \MemparaReg_MUX|m_out[23]~47_combout\ & \MemparaReg_MUX|m_out[22]~45_combout\ & 
\MemparaReg_MUX|m_out[21]~43_combout\ & \MemparaReg_MUX|m_out[20]~41_combout\ & \MemparaReg_MUX|m_out[19]~39_combout\ & \MemparaReg_MUX|m_out[18]~37_combout\ & \MemparaReg_MUX|m_out[17]~35_combout\ & \MemparaReg_MUX|m_out[16]~33_combout\ & 
\MemparaReg_MUX|m_out[15]~31_combout\ & \MemparaReg_MUX|m_out[14]~29_combout\ & \MemparaReg_MUX|m_out[13]~27_combout\ & \MemparaReg_MUX|m_out[12]~25_combout\ & \MemparaReg_MUX|m_out[11]~23_combout\ & \MemparaReg_MUX|m_out[10]~21_combout\ & 
\MemparaReg_MUX|m_out[9]~19_combout\ & \MemparaReg_MUX|m_out[8]~17_combout\ & \MemparaReg_MUX|m_out[7]~15_combout\ & \MemparaReg_MUX|m_out[6]~13_combout\ & \MemparaReg_MUX|m_out[5]~11_combout\ & \MemparaReg_MUX|m_out[4]~9_combout\ & 
\MemparaReg_MUX|m_out[3]~7_combout\ & \MemparaReg_MUX|m_out[2]~5_combout\ & \MemparaReg_MUX|m_out[1]~3_combout\ & \MemparaReg_MUX|m_out[0]~1_combout\);

\BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RegDst_MUX|m_out[4]~4_combout\ & \RegDst_MUX|m_out[3]~3_combout\ & \RegDst_MUX|m_out[2]~2_combout\ & \RegDst_MUX|m_out[1]~1_combout\ & \RegDst_MUX|m_out[0]~0_combout\);

\BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\INST_REG|sr_out~21_combout\ & \INST_REG|sr_out~20_combout\ & \INST_REG|sr_out~19_combout\ & \INST_REG|sr_out~18_combout\ & \INST_REG|sr_out~17_combout\);

\BREG|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\BREG|breg32_rtl_1|auto_generated|ram_block1a1\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\BREG|breg32_rtl_1|auto_generated|ram_block1a2\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\BREG|breg32_rtl_1|auto_generated|ram_block1a3\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\BREG|breg32_rtl_1|auto_generated|ram_block1a4\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\BREG|breg32_rtl_1|auto_generated|ram_block1a5\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\BREG|breg32_rtl_1|auto_generated|ram_block1a6\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\BREG|breg32_rtl_1|auto_generated|ram_block1a7\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\BREG|breg32_rtl_1|auto_generated|ram_block1a8\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\BREG|breg32_rtl_1|auto_generated|ram_block1a9\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\BREG|breg32_rtl_1|auto_generated|ram_block1a10\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\BREG|breg32_rtl_1|auto_generated|ram_block1a11\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\BREG|breg32_rtl_1|auto_generated|ram_block1a12\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\BREG|breg32_rtl_1|auto_generated|ram_block1a13\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\BREG|breg32_rtl_1|auto_generated|ram_block1a14\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\BREG|breg32_rtl_1|auto_generated|ram_block1a15\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\BREG|breg32_rtl_1|auto_generated|ram_block1a16\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\BREG|breg32_rtl_1|auto_generated|ram_block1a17\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\BREG|breg32_rtl_1|auto_generated|ram_block1a18\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\BREG|breg32_rtl_1|auto_generated|ram_block1a19\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\BREG|breg32_rtl_1|auto_generated|ram_block1a20\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\BREG|breg32_rtl_1|auto_generated|ram_block1a21\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\BREG|breg32_rtl_1|auto_generated|ram_block1a22\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\BREG|breg32_rtl_1|auto_generated|ram_block1a23\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\BREG|breg32_rtl_1|auto_generated|ram_block1a24\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\BREG|breg32_rtl_1|auto_generated|ram_block1a25\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\BREG|breg32_rtl_1|auto_generated|ram_block1a26\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\BREG|breg32_rtl_1|auto_generated|ram_block1a27\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\BREG|breg32_rtl_1|auto_generated|ram_block1a28\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\BREG|breg32_rtl_1|auto_generated|ram_block1a29\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\BREG|breg32_rtl_1|auto_generated|ram_block1a30\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\BREG|breg32_rtl_1|auto_generated|ram_block1a31\ <= \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\rst~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst~combout\);
\MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\ <= NOT \MULTI_CYCLE_CONTROL|Selector0~0_combout\;
\MULTI_CYCLE_CONTROL|ALT_INV_s_PCin[0]~0_combout\ <= NOT \MULTI_CYCLE_CONTROL|s_PCin[0]~0_combout\;
\MULTI_CYCLE_CONTROL|ALT_INV_s_log_imm~0_combout\ <= NOT \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\;
\MULTI_CYCLE_CONTROL|ALT_INV_WideOr2~0_combout\ <= NOT \MULTI_CYCLE_CONTROL|WideOr2~0_combout\;
\MULTI_CYCLE_CONTROL|ALT_INV_pstate.fetch_st~regout\ <= NOT \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\;
\MULTI_CYCLE_CONTROL|ALT_INV_WideOr5~0_combout\ <= NOT \MULTI_CYCLE_CONTROL|WideOr5~0_combout\;

-- Location: LCCOMB_X54_Y32_N0
\ULA|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~0_combout\ = (\ORIGAALU|m_out[0]~1_combout\ & ((GND) # (!\ORIGBALU|m_out[0]~2_combout\))) # (!\ORIGAALU|m_out[0]~1_combout\ & (\ORIGBALU|m_out[0]~2_combout\ $ (GND)))
-- \ULA|Add1~1\ = CARRY((\ORIGAALU|m_out[0]~1_combout\) # (!\ORIGBALU|m_out[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGBALU|m_out[0]~2_combout\,
	datad => VCC,
	combout => \ULA|Add1~0_combout\,
	cout => \ULA|Add1~1\);

-- Location: LCCOMB_X54_Y32_N26
\ULA|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~26_combout\ = (\ORIGBALU|m_out[13]~25_combout\ & ((\ORIGAALU|m_out[13]~20_combout\ & (!\ULA|Add1~25\)) # (!\ORIGAALU|m_out[13]~20_combout\ & ((\ULA|Add1~25\) # (GND))))) # (!\ORIGBALU|m_out[13]~25_combout\ & ((\ORIGAALU|m_out[13]~20_combout\ & 
-- (\ULA|Add1~25\ & VCC)) # (!\ORIGAALU|m_out[13]~20_combout\ & (!\ULA|Add1~25\))))
-- \ULA|Add1~27\ = CARRY((\ORIGBALU|m_out[13]~25_combout\ & ((!\ULA|Add1~25\) # (!\ORIGAALU|m_out[13]~20_combout\))) # (!\ORIGBALU|m_out[13]~25_combout\ & (!\ORIGAALU|m_out[13]~20_combout\ & !\ULA|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[13]~25_combout\,
	datab => \ORIGAALU|m_out[13]~20_combout\,
	datad => VCC,
	cin => \ULA|Add1~25\,
	combout => \ULA|Add1~26_combout\,
	cout => \ULA|Add1~27\);

-- Location: LCCOMB_X54_Y32_N30
\ULA|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~30_combout\ = (\ORIGAALU|m_out[15]~18_combout\ & ((\ORIGBALU|m_out[15]~21_combout\ & (!\ULA|Add1~29\)) # (!\ORIGBALU|m_out[15]~21_combout\ & (\ULA|Add1~29\ & VCC)))) # (!\ORIGAALU|m_out[15]~18_combout\ & ((\ORIGBALU|m_out[15]~21_combout\ & 
-- ((\ULA|Add1~29\) # (GND))) # (!\ORIGBALU|m_out[15]~21_combout\ & (!\ULA|Add1~29\))))
-- \ULA|Add1~31\ = CARRY((\ORIGAALU|m_out[15]~18_combout\ & (\ORIGBALU|m_out[15]~21_combout\ & !\ULA|Add1~29\)) # (!\ORIGAALU|m_out[15]~18_combout\ & ((\ORIGBALU|m_out[15]~21_combout\) # (!\ULA|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[15]~18_combout\,
	datab => \ORIGBALU|m_out[15]~21_combout\,
	datad => VCC,
	cin => \ULA|Add1~29\,
	combout => \ULA|Add1~30_combout\,
	cout => \ULA|Add1~31\);

-- Location: LCCOMB_X54_Y31_N2
\ULA|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~34_combout\ = (\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\ & (!\ULA|Add1~33\)) # (!\ORIGBALU|m_out[17]~17_combout\ & (\ULA|Add1~33\ & VCC)))) # (!\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\ & 
-- ((\ULA|Add1~33\) # (GND))) # (!\ORIGBALU|m_out[17]~17_combout\ & (!\ULA|Add1~33\))))
-- \ULA|Add1~35\ = CARRY((\ORIGAALU|m_out[17]~16_combout\ & (\ORIGBALU|m_out[17]~17_combout\ & !\ULA|Add1~33\)) # (!\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\) # (!\ULA|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[17]~16_combout\,
	datab => \ORIGBALU|m_out[17]~17_combout\,
	datad => VCC,
	cin => \ULA|Add1~33\,
	combout => \ULA|Add1~34_combout\,
	cout => \ULA|Add1~35\);

-- Location: LCCOMB_X54_Y31_N4
\ULA|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~36_combout\ = ((\ORIGAALU|m_out[18]~15_combout\ $ (\ORIGBALU|m_out[18]~16_combout\ $ (\ULA|Add1~35\)))) # (GND)
-- \ULA|Add1~37\ = CARRY((\ORIGAALU|m_out[18]~15_combout\ & ((!\ULA|Add1~35\) # (!\ORIGBALU|m_out[18]~16_combout\))) # (!\ORIGAALU|m_out[18]~15_combout\ & (!\ORIGBALU|m_out[18]~16_combout\ & !\ULA|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[18]~15_combout\,
	datab => \ORIGBALU|m_out[18]~16_combout\,
	datad => VCC,
	cin => \ULA|Add1~35\,
	combout => \ULA|Add1~36_combout\,
	cout => \ULA|Add1~37\);

-- Location: LCCOMB_X54_Y31_N12
\ULA|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~44_combout\ = ((\ORIGBALU|m_out[22]~12_combout\ $ (\ORIGAALU|m_out[22]~11_combout\ $ (\ULA|Add1~43\)))) # (GND)
-- \ULA|Add1~45\ = CARRY((\ORIGBALU|m_out[22]~12_combout\ & (\ORIGAALU|m_out[22]~11_combout\ & !\ULA|Add1~43\)) # (!\ORIGBALU|m_out[22]~12_combout\ & ((\ORIGAALU|m_out[22]~11_combout\) # (!\ULA|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[22]~12_combout\,
	datab => \ORIGAALU|m_out[22]~11_combout\,
	datad => VCC,
	cin => \ULA|Add1~43\,
	combout => \ULA|Add1~44_combout\,
	cout => \ULA|Add1~45\);

-- Location: LCCOMB_X54_Y31_N14
\ULA|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~46_combout\ = (\ORIGBALU|m_out[23]~11_combout\ & ((\ORIGAALU|m_out[23]~10_combout\ & (!\ULA|Add1~45\)) # (!\ORIGAALU|m_out[23]~10_combout\ & ((\ULA|Add1~45\) # (GND))))) # (!\ORIGBALU|m_out[23]~11_combout\ & ((\ORIGAALU|m_out[23]~10_combout\ & 
-- (\ULA|Add1~45\ & VCC)) # (!\ORIGAALU|m_out[23]~10_combout\ & (!\ULA|Add1~45\))))
-- \ULA|Add1~47\ = CARRY((\ORIGBALU|m_out[23]~11_combout\ & ((!\ULA|Add1~45\) # (!\ORIGAALU|m_out[23]~10_combout\))) # (!\ORIGBALU|m_out[23]~11_combout\ & (!\ORIGAALU|m_out[23]~10_combout\ & !\ULA|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[23]~11_combout\,
	datab => \ORIGAALU|m_out[23]~10_combout\,
	datad => VCC,
	cin => \ULA|Add1~45\,
	combout => \ULA|Add1~46_combout\,
	cout => \ULA|Add1~47\);

-- Location: LCCOMB_X54_Y28_N26
\ULA|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~10_combout\ = (\ORIGAALU|m_out[5]~28_combout\ & ((\ULA|Add2~9\) # (GND))) # (!\ORIGAALU|m_out[5]~28_combout\ & (!\ULA|Add2~9\))
-- \ULA|Add2~11\ = CARRY((\ORIGAALU|m_out[5]~28_combout\) # (!\ULA|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[5]~28_combout\,
	datad => VCC,
	cin => \ULA|Add2~9\,
	combout => \ULA|Add2~10_combout\,
	cout => \ULA|Add2~11\);

-- Location: LCCOMB_X54_Y28_N28
\ULA|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~12_combout\ = (\ORIGAALU|m_out[6]~27_combout\ & (!\ULA|Add2~11\ & VCC)) # (!\ORIGAALU|m_out[6]~27_combout\ & (\ULA|Add2~11\ $ (GND)))
-- \ULA|Add2~13\ = CARRY((!\ORIGAALU|m_out[6]~27_combout\ & !\ULA|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datad => VCC,
	cin => \ULA|Add2~11\,
	combout => \ULA|Add2~12_combout\,
	cout => \ULA|Add2~13\);

-- Location: LCCOMB_X54_Y28_N30
\ULA|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~14_combout\ = (\ORIGAALU|m_out[7]~26_combout\ & ((\ULA|Add2~13\) # (GND))) # (!\ORIGAALU|m_out[7]~26_combout\ & (!\ULA|Add2~13\))
-- \ULA|Add2~15\ = CARRY((\ORIGAALU|m_out[7]~26_combout\) # (!\ULA|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[7]~26_combout\,
	datad => VCC,
	cin => \ULA|Add2~13\,
	combout => \ULA|Add2~14_combout\,
	cout => \ULA|Add2~15\);

-- Location: LCCOMB_X54_Y27_N0
\ULA|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~16_combout\ = (\ORIGAALU|m_out[8]~25_combout\ & (!\ULA|Add2~15\ & VCC)) # (!\ORIGAALU|m_out[8]~25_combout\ & (\ULA|Add2~15\ $ (GND)))
-- \ULA|Add2~17\ = CARRY((!\ORIGAALU|m_out[8]~25_combout\ & !\ULA|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[8]~25_combout\,
	datad => VCC,
	cin => \ULA|Add2~15\,
	combout => \ULA|Add2~16_combout\,
	cout => \ULA|Add2~17\);

-- Location: LCCOMB_X54_Y27_N8
\ULA|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~24_combout\ = (\ORIGAALU|m_out[12]~21_combout\ & (!\ULA|Add2~23\ & VCC)) # (!\ORIGAALU|m_out[12]~21_combout\ & (\ULA|Add2~23\ $ (GND)))
-- \ULA|Add2~25\ = CARRY((!\ORIGAALU|m_out[12]~21_combout\ & !\ULA|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[12]~21_combout\,
	datad => VCC,
	cin => \ULA|Add2~23\,
	combout => \ULA|Add2~24_combout\,
	cout => \ULA|Add2~25\);

-- Location: LCCOMB_X54_Y27_N10
\ULA|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~26_combout\ = (\ORIGAALU|m_out[13]~20_combout\ & ((\ULA|Add2~25\) # (GND))) # (!\ORIGAALU|m_out[13]~20_combout\ & (!\ULA|Add2~25\))
-- \ULA|Add2~27\ = CARRY((\ORIGAALU|m_out[13]~20_combout\) # (!\ULA|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[13]~20_combout\,
	datad => VCC,
	cin => \ULA|Add2~25\,
	combout => \ULA|Add2~26_combout\,
	cout => \ULA|Add2~27\);

-- Location: LCCOMB_X54_Y27_N24
\ULA|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~40_combout\ = (\ORIGAALU|m_out[20]~13_combout\ & (!\ULA|Add2~39\ & VCC)) # (!\ORIGAALU|m_out[20]~13_combout\ & (\ULA|Add2~39\ $ (GND)))
-- \ULA|Add2~41\ = CARRY((!\ORIGAALU|m_out[20]~13_combout\ & !\ULA|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[20]~13_combout\,
	datad => VCC,
	cin => \ULA|Add2~39\,
	combout => \ULA|Add2~40_combout\,
	cout => \ULA|Add2~41\);

-- Location: LCCOMB_X54_Y27_N26
\ULA|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~42_combout\ = (\ORIGAALU|m_out[21]~12_combout\ & ((\ULA|Add2~41\) # (GND))) # (!\ORIGAALU|m_out[21]~12_combout\ & (!\ULA|Add2~41\))
-- \ULA|Add2~43\ = CARRY((\ORIGAALU|m_out[21]~12_combout\) # (!\ULA|Add2~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[21]~12_combout\,
	datad => VCC,
	cin => \ULA|Add2~41\,
	combout => \ULA|Add2~42_combout\,
	cout => \ULA|Add2~43\);

-- Location: LCCOMB_X54_Y26_N8
\ULA|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~56_combout\ = (\ORIGAALU|m_out[28]~5_combout\ & (!\ULA|Add2~55\ & VCC)) # (!\ORIGAALU|m_out[28]~5_combout\ & (\ULA|Add2~55\ $ (GND)))
-- \ULA|Add2~57\ = CARRY((!\ORIGAALU|m_out[28]~5_combout\ & !\ULA|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[28]~5_combout\,
	datad => VCC,
	cin => \ULA|Add2~55\,
	combout => \ULA|Add2~56_combout\,
	cout => \ULA|Add2~57\);

-- Location: LCCOMB_X54_Y26_N10
\ULA|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~58_combout\ = (\ORIGAALU|m_out[29]~4_combout\ & ((\ULA|Add2~57\) # (GND))) # (!\ORIGAALU|m_out[29]~4_combout\ & (!\ULA|Add2~57\))
-- \ULA|Add2~59\ = CARRY((\ORIGAALU|m_out[29]~4_combout\) # (!\ULA|Add2~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[29]~4_combout\,
	datad => VCC,
	cin => \ULA|Add2~57\,
	combout => \ULA|Add2~58_combout\,
	cout => \ULA|Add2~59\);

-- Location: LCCOMB_X56_Y28_N2
\ULA|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = (\ORIGBALU|m_out[1]~48_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|Add0~2\ & VCC)) # (!\ORIGAALU|m_out[1]~36_combout\ & (!\ULA|Add0~2\)))) # (!\ORIGBALU|m_out[1]~48_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & 
-- (!\ULA|Add0~2\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|Add0~2\) # (GND)))))
-- \ULA|Add0~4\ = CARRY((\ORIGBALU|m_out[1]~48_combout\ & (!\ORIGAALU|m_out[1]~36_combout\ & !\ULA|Add0~2\)) # (!\ORIGBALU|m_out[1]~48_combout\ & ((!\ULA|Add0~2\) # (!\ORIGAALU|m_out[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[1]~48_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => VCC,
	cin => \ULA|Add0~2\,
	combout => \ULA|Add0~3_combout\,
	cout => \ULA|Add0~4\);

-- Location: LCCOMB_X56_Y28_N14
\ULA|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = (\ORIGAALU|m_out[7]~26_combout\ & ((\ORIGBALU|m_out[7]~37_combout\ & (\ULA|Add0~14\ & VCC)) # (!\ORIGBALU|m_out[7]~37_combout\ & (!\ULA|Add0~14\)))) # (!\ORIGAALU|m_out[7]~26_combout\ & ((\ORIGBALU|m_out[7]~37_combout\ & 
-- (!\ULA|Add0~14\)) # (!\ORIGBALU|m_out[7]~37_combout\ & ((\ULA|Add0~14\) # (GND)))))
-- \ULA|Add0~16\ = CARRY((\ORIGAALU|m_out[7]~26_combout\ & (!\ORIGBALU|m_out[7]~37_combout\ & !\ULA|Add0~14\)) # (!\ORIGAALU|m_out[7]~26_combout\ & ((!\ULA|Add0~14\) # (!\ORIGBALU|m_out[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[7]~26_combout\,
	datab => \ORIGBALU|m_out[7]~37_combout\,
	datad => VCC,
	cin => \ULA|Add0~14\,
	combout => \ULA|Add0~15_combout\,
	cout => \ULA|Add0~16\);

-- Location: LCCOMB_X56_Y28_N16
\ULA|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_combout\ = ((\ORIGAALU|m_out[8]~25_combout\ $ (\ORIGBALU|m_out[8]~35_combout\ $ (!\ULA|Add0~16\)))) # (GND)
-- \ULA|Add0~18\ = CARRY((\ORIGAALU|m_out[8]~25_combout\ & ((\ORIGBALU|m_out[8]~35_combout\) # (!\ULA|Add0~16\))) # (!\ORIGAALU|m_out[8]~25_combout\ & (\ORIGBALU|m_out[8]~35_combout\ & !\ULA|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[8]~25_combout\,
	datab => \ORIGBALU|m_out[8]~35_combout\,
	datad => VCC,
	cin => \ULA|Add0~16\,
	combout => \ULA|Add0~17_combout\,
	cout => \ULA|Add0~18\);

-- Location: LCCOMB_X56_Y28_N20
\ULA|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_combout\ = ((\ORIGBALU|m_out[10]~31_combout\ $ (\ORIGAALU|m_out[10]~23_combout\ $ (!\ULA|Add0~20\)))) # (GND)
-- \ULA|Add0~22\ = CARRY((\ORIGBALU|m_out[10]~31_combout\ & ((\ORIGAALU|m_out[10]~23_combout\) # (!\ULA|Add0~20\))) # (!\ORIGBALU|m_out[10]~31_combout\ & (\ORIGAALU|m_out[10]~23_combout\ & !\ULA|Add0~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[10]~31_combout\,
	datab => \ORIGAALU|m_out[10]~23_combout\,
	datad => VCC,
	cin => \ULA|Add0~20\,
	combout => \ULA|Add0~21_combout\,
	cout => \ULA|Add0~22\);

-- Location: LCCOMB_X56_Y28_N22
\ULA|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~23_combout\ = (\ORIGAALU|m_out[11]~22_combout\ & ((\ORIGBALU|m_out[11]~29_combout\ & (\ULA|Add0~22\ & VCC)) # (!\ORIGBALU|m_out[11]~29_combout\ & (!\ULA|Add0~22\)))) # (!\ORIGAALU|m_out[11]~22_combout\ & ((\ORIGBALU|m_out[11]~29_combout\ & 
-- (!\ULA|Add0~22\)) # (!\ORIGBALU|m_out[11]~29_combout\ & ((\ULA|Add0~22\) # (GND)))))
-- \ULA|Add0~24\ = CARRY((\ORIGAALU|m_out[11]~22_combout\ & (!\ORIGBALU|m_out[11]~29_combout\ & !\ULA|Add0~22\)) # (!\ORIGAALU|m_out[11]~22_combout\ & ((!\ULA|Add0~22\) # (!\ORIGBALU|m_out[11]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[11]~22_combout\,
	datab => \ORIGBALU|m_out[11]~29_combout\,
	datad => VCC,
	cin => \ULA|Add0~22\,
	combout => \ULA|Add0~23_combout\,
	cout => \ULA|Add0~24\);

-- Location: LCCOMB_X56_Y27_N2
\ULA|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~35_combout\ = (\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\ & (\ULA|Add0~34\ & VCC)) # (!\ORIGBALU|m_out[17]~17_combout\ & (!\ULA|Add0~34\)))) # (!\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\ & 
-- (!\ULA|Add0~34\)) # (!\ORIGBALU|m_out[17]~17_combout\ & ((\ULA|Add0~34\) # (GND)))))
-- \ULA|Add0~36\ = CARRY((\ORIGAALU|m_out[17]~16_combout\ & (!\ORIGBALU|m_out[17]~17_combout\ & !\ULA|Add0~34\)) # (!\ORIGAALU|m_out[17]~16_combout\ & ((!\ULA|Add0~34\) # (!\ORIGBALU|m_out[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[17]~16_combout\,
	datab => \ORIGBALU|m_out[17]~17_combout\,
	datad => VCC,
	cin => \ULA|Add0~34\,
	combout => \ULA|Add0~35_combout\,
	cout => \ULA|Add0~36\);

-- Location: LCCOMB_X56_Y27_N4
\ULA|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~37_combout\ = ((\ORIGBALU|m_out[18]~16_combout\ $ (\ORIGAALU|m_out[18]~15_combout\ $ (!\ULA|Add0~36\)))) # (GND)
-- \ULA|Add0~38\ = CARRY((\ORIGBALU|m_out[18]~16_combout\ & ((\ORIGAALU|m_out[18]~15_combout\) # (!\ULA|Add0~36\))) # (!\ORIGBALU|m_out[18]~16_combout\ & (\ORIGAALU|m_out[18]~15_combout\ & !\ULA|Add0~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[18]~16_combout\,
	datab => \ORIGAALU|m_out[18]~15_combout\,
	datad => VCC,
	cin => \ULA|Add0~36\,
	combout => \ULA|Add0~37_combout\,
	cout => \ULA|Add0~38\);

-- Location: LCCOMB_X56_Y27_N16
\ULA|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~49_combout\ = ((\ORIGBALU|m_out[24]~10_combout\ $ (\ORIGAALU|m_out[24]~9_combout\ $ (!\ULA|Add0~48\)))) # (GND)
-- \ULA|Add0~50\ = CARRY((\ORIGBALU|m_out[24]~10_combout\ & ((\ORIGAALU|m_out[24]~9_combout\) # (!\ULA|Add0~48\))) # (!\ORIGBALU|m_out[24]~10_combout\ & (\ORIGAALU|m_out[24]~9_combout\ & !\ULA|Add0~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[24]~10_combout\,
	datab => \ORIGAALU|m_out[24]~9_combout\,
	datad => VCC,
	cin => \ULA|Add0~48\,
	combout => \ULA|Add0~49_combout\,
	cout => \ULA|Add0~50\);

-- Location: M4K_X55_Y25
\BREG|breg32_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "registerbank:BREG|altsyncram:breg32_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \BREG|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y24
\BREG|breg32_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "registerbank:BREG|altsyncram:breg32_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \BREG|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N6
\ULA|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~6_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Add1~0_combout\))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Add0~1_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|Add1~0_combout\,
	combout => \ULA|Mux31~6_combout\);

-- Location: LCCOMB_X58_Y28_N16
\ORIGBALU|m_out[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[15]~20_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(15)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(13),
	datad => \INST_REG|sr_out\(15),
	combout => \ORIGBALU|m_out[15]~20_combout\);

-- Location: LCCOMB_X57_Y28_N28
\ULA|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~30_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~28_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~28_combout\,
	datad => \ULA|ShiftRight1~29_combout\,
	combout => \ULA|ShiftRight1~30_combout\);

-- Location: LCCOMB_X60_Y26_N28
\ULA|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~11_combout\ = (\ULA|ShiftRight1~27_combout\ & ((\ULA|Mux29~36_combout\) # ((\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~30_combout\)))) # (!\ULA|ShiftRight1~27_combout\ & (\ORIGAALU|m_out[2]~34_combout\ & 
-- ((\ULA|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~27_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|Mux29~36_combout\,
	datad => \ULA|ShiftRight1~30_combout\,
	combout => \ULA|Mux31~11_combout\);

-- Location: LCCOMB_X59_Y26_N16
\ULA|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~12_combout\ = (\ORIGAALU|m_out[4]~30_combout\ & (((\ORIGAALU|m_out[3]~32_combout\)))) # (!\ORIGAALU|m_out[4]~30_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~26_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & 
-- ((\ULA|Mux31~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~26_combout\,
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|Mux31~11_combout\,
	combout => \ULA|Mux31~12_combout\);

-- Location: LCCOMB_X53_Y29_N22
\ULA|ShiftLeft0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~7_combout\ = (\ORIGAALU|m_out[24]~9_combout\) # ((\ORIGAALU|m_out[26]~7_combout\) # ((\ORIGAALU|m_out[27]~6_combout\) # (\ORIGAALU|m_out[25]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[24]~9_combout\,
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datac => \ORIGAALU|m_out[27]~6_combout\,
	datad => \ORIGAALU|m_out[25]~8_combout\,
	combout => \ULA|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X53_Y27_N24
\ULA|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~21_combout\ = (\ULA|Add2~12_combout\) # ((\ULA|Add2~10_combout\) # ((\ULA|Add2~16_combout\) # (\ULA|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~12_combout\,
	datab => \ULA|Add2~10_combout\,
	datac => \ULA|Add2~16_combout\,
	datad => \ULA|Add2~14_combout\,
	combout => \ULA|ShiftRight0~21_combout\);

-- Location: LCCOMB_X59_Y24_N20
\ULA|a32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~10_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~31_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|a32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~9_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~31_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|a32~10_combout\);

-- Location: LCCOMB_X59_Y24_N24
\ULA|a32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~11_combout\ = (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|a32~10_combout\) # ((\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|a32~10_combout\,
	datad => \ULA|ShiftRight1~34_combout\,
	combout => \ULA|a32~11_combout\);

-- Location: LCCOMB_X59_Y24_N26
\ULA|a32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~18_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Add2~2_combout\) # (\ULA|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ORIGAALU|m_out[31]~2_combout\,
	combout => \ULA|a32~18_combout\);

-- Location: LCCOMB_X61_Y27_N6
\ULA|a32~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~26_combout\ = \ORIGBALU|m_out[1]~48_combout\ $ (((\ORIGAALU|m_out[1]~35_combout\) # ((\PC|sr_out\(1) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(1),
	datab => \ORIGBALU|m_out[1]~48_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGAALU|m_out[1]~35_combout\,
	combout => \ULA|a32~26_combout\);

-- Location: LCCOMB_X50_Y25_N20
\ULA|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~11_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ $ (\ALU_CTRL|alu_ctr[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux29~11_combout\);

-- Location: LCCOMB_X49_Y28_N16
\ULA|a32~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~27_combout\ = \ORIGBALU|m_out[2]~47_combout\ $ (((\ORIGAALU|m_out[2]~33_combout\) # ((\PC|sr_out\(2) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(2),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \ORIGBALU|m_out[2]~47_combout\,
	datad => \ORIGAALU|m_out[2]~33_combout\,
	combout => \ULA|a32~27_combout\);

-- Location: LCCOMB_X50_Y27_N28
\ULA|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~20_combout\ = (\ULA|Mux29~19_combout\ & ((\ULA|a32~27_combout\) # ((!\ULA|Mux29~18_combout\)))) # (!\ULA|Mux29~19_combout\ & (((\ULA|ShiftLeft0~120_combout\ & \ULA|Mux29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~19_combout\,
	datab => \ULA|a32~27_combout\,
	datac => \ULA|ShiftLeft0~120_combout\,
	datad => \ULA|Mux29~18_combout\,
	combout => \ULA|Mux29~20_combout\);

-- Location: LCCOMB_X51_Y25_N4
\ULA|Mux29~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~25_combout\ = (\ORIGAALU|m_out[31]~2_combout\) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux29~25_combout\);

-- Location: LCCOMB_X50_Y27_N10
\ULA|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~78_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~76_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight0~77_combout\,
	datad => \ULA|ShiftRight0~76_combout\,
	combout => \ULA|ShiftRight0~78_combout\);

-- Location: LCCOMB_X50_Y27_N24
\ULA|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~79_combout\ = (\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~78_combout\,
	combout => \ULA|ShiftRight0~79_combout\);

-- Location: LCCOMB_X50_Y27_N16
\ULA|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~18_combout\ = (!\ULA|ShiftLeft0~119_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft1~8_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~119_combout\,
	datab => \ULA|ShiftLeft1~8_combout\,
	datac => \ULA|ShiftLeft0~17_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X58_Y26_N6
\ULA|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~84_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~36_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~36_combout\,
	datad => \ULA|ShiftRight0~39_combout\,
	combout => \ULA|ShiftRight0~84_combout\);

-- Location: LCCOMB_X58_Y25_N28
\ULA|ShiftLeft1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~15_combout\ = (!\ULA|Add2~6_combout\ & \ULA|ShiftLeft1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftLeft1~14_combout\,
	combout => \ULA|ShiftLeft1~15_combout\);

-- Location: LCCOMB_X52_Y28_N6
\ULA|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~16_combout\ = (\ULA|Mux27~15_combout\ & (((\ULA|ShiftRight1~25_combout\)) # (!\ULA|Mux31~20_combout\))) # (!\ULA|Mux27~15_combout\ & (\ULA|Mux31~20_combout\ & ((\ULA|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~15_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|ShiftRight1~25_combout\,
	datad => \ULA|ShiftRight1~30_combout\,
	combout => \ULA|Mux27~16_combout\);

-- Location: LCCOMB_X48_Y28_N16
\ULA|a32~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~31_combout\ = (\ORIGAALU|m_out[5]~28_combout\) # (\ORIGBALU|m_out[5]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datad => \ORIGBALU|m_out[5]~41_combout\,
	combout => \ULA|a32~31_combout\);

-- Location: LCCOMB_X48_Y26_N20
\ULA|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~9_combout\ = (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~24_combout\ & !\ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~24_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux26~9_combout\);

-- Location: LCCOMB_X49_Y28_N26
\ULA|ShiftRight1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~86_combout\ = (\ULA|ShiftRight0~127_combout\ & ((\ORIGAALU|m_out[2]~33_combout\) # ((\PC|sr_out\(2) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(2),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \ULA|ShiftRight0~127_combout\,
	datad => \ORIGAALU|m_out[2]~33_combout\,
	combout => \ULA|ShiftRight1~86_combout\);

-- Location: LCCOMB_X49_Y29_N18
\ULA|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~6_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGAALU|m_out[6]~27_combout\ $ (\ORIGBALU|m_out[6]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datac => \ORIGBALU|m_out[6]~39_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux25~6_combout\);

-- Location: LCCOMB_X54_Y28_N14
\ULA|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGAALU|m_out[2]~34_combout\ & (!\ORIGAALU|m_out[1]~36_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X57_Y25_N6
\ULA|ShiftRight1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~94_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~57_combout\,
	combout => \ULA|ShiftRight1~94_combout\);

-- Location: LCCOMB_X51_Y28_N20
\ULA|a32~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~33_combout\ = (\ORIGAALU|m_out[6]~27_combout\ & \ORIGBALU|m_out[6]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datad => \ORIGBALU|m_out[6]~39_combout\,
	combout => \ULA|a32~33_combout\);

-- Location: LCCOMB_X51_Y24_N30
\ULA|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~5_combout\ = (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~31_combout\ & !\ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~31_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux24~5_combout\);

-- Location: LCCOMB_X60_Y24_N26
\ULA|ShiftRight1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~99_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & ((\ULA|ShiftRight1~116_combout\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~116_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|ShiftRight1~99_combout\);

-- Location: LCCOMB_X52_Y24_N10
\ULA|ShiftRight1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~103_combout\ = (\ULA|ShiftRight1~99_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[31]~3_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datac => \ULA|ShiftRight1~102_combout\,
	datad => \ULA|ShiftRight1~99_combout\,
	combout => \ULA|ShiftRight1~103_combout\);

-- Location: LCCOMB_X49_Y27_N6
\ULA|a32~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~35_combout\ = (\ORIGBALU|m_out[7]~37_combout\ & \ORIGAALU|m_out[7]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[7]~37_combout\,
	datad => \ORIGAALU|m_out[7]~26_combout\,
	combout => \ULA|a32~35_combout\);

-- Location: LCCOMB_X51_Y28_N30
\ULA|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~9_combout\ = (\ULA|Mux27~19_combout\ & (!\ULA|Mux27~18_combout\ & (\ULA|Add0~15_combout\))) # (!\ULA|Mux27~19_combout\ & ((\ULA|Mux27~18_combout\) # ((\ULA|a32~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|Mux27~18_combout\,
	datac => \ULA|Add0~15_combout\,
	datad => \ULA|a32~35_combout\,
	combout => \ULA|Mux24~9_combout\);

-- Location: LCCOMB_X53_Y32_N18
\ULA|a32~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~37_combout\ = \ORIGAALU|m_out[9]~24_combout\ $ (\ORIGBALU|m_out[9]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[9]~24_combout\,
	datad => \ORIGBALU|m_out[9]~33_combout\,
	combout => \ULA|a32~37_combout\);

-- Location: LCCOMB_X57_Y27_N20
\ULA|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~1_combout\ = (!\ULA|Mux29~17_combout\ & \ULA|ShiftLeft0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftLeft0~41_combout\,
	combout => \ULA|Mux22~1_combout\);

-- Location: LCCOMB_X57_Y31_N12
\ULA|ShiftRight1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~104_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~55_combout\,
	combout => \ULA|ShiftRight1~104_combout\);

-- Location: LCCOMB_X61_Y27_N24
\ULA|ShiftRight1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~105_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((!\ORIGAALU|m_out[0]~1_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ORIGBALU|m_out[31]~49_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & 
-- (((\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftRight1~105_combout\);

-- Location: LCCOMB_X61_Y27_N2
\ULA|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~5_combout\ = ((\ULA|ShiftRight1~105_combout\ & (\ULA|Mux23~1_combout\ & \ULA|ShiftRight1~48_combout\))) # (!\ULA|Mux29~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~105_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftRight1~48_combout\,
	combout => \ULA|Mux22~5_combout\);

-- Location: LCCOMB_X56_Y25_N16
\ULA|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~110_combout\ = (\ULA|ShiftRight0~64_combout\ & \ORIGBALU|m_out[31]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight0~64_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight0~110_combout\);

-- Location: LCCOMB_X53_Y25_N6
\ULA|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~111_combout\ = (!\ULA|Add2~6_combout\ & \ULA|ShiftRight0~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~68_combout\,
	combout => \ULA|ShiftRight0~111_combout\);

-- Location: LCCOMB_X53_Y25_N12
\ULA|ShiftLeft1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~31_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~19_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~19_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~30_combout\,
	combout => \ULA|ShiftLeft1~31_combout\);

-- Location: LCCOMB_X49_Y26_N14
\ULA|a32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~39_combout\ = \ORIGBALU|m_out[11]~29_combout\ $ (\ORIGAALU|m_out[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[11]~29_combout\,
	datad => \ORIGAALU|m_out[11]~22_combout\,
	combout => \ULA|a32~39_combout\);

-- Location: LCCOMB_X50_Y27_N26
\ULA|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~112_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~78_combout\,
	combout => \ULA|ShiftRight0~112_combout\);

-- Location: LCCOMB_X57_Y26_N24
\ULA|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~47_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~38_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~46_combout\,
	datac => \ULA|ShiftLeft0~38_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X57_Y26_N14
\ULA|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~48_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~30_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~47_combout\,
	datad => \ULA|ShiftLeft0~30_combout\,
	combout => \ULA|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X57_Y26_N0
\ULA|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~49_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~28_combout\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ULA|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~48_combout\,
	datad => \ULA|ShiftLeft0~28_combout\,
	combout => \ULA|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X57_Y27_N10
\ULA|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~8_combout\ = (!\ULA|Mux29~17_combout\ & \ULA|ShiftLeft0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftLeft0~49_combout\,
	combout => \ULA|Mux20~8_combout\);

-- Location: LCCOMB_X58_Y26_N16
\ULA|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~115_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|Mux29~13_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|Mux29~13_combout\,
	datad => \ULA|ShiftRight0~86_combout\,
	combout => \ULA|ShiftRight0~115_combout\);

-- Location: LCCOMB_X52_Y27_N8
\ULA|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~4_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (!\ULA|ShiftLeft0~119_combout\ & (!\ULA|ShiftLeft0~10_combout\ & !\ULA|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|ShiftLeft0~119_combout\,
	datac => \ULA|ShiftLeft0~10_combout\,
	datad => \ULA|ShiftLeft0~13_combout\,
	combout => \ULA|Mux13~4_combout\);

-- Location: LCCOMB_X52_Y27_N14
\ULA|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~5_combout\ = (\ULA|Mux29~17_combout\ & ((\ULA|Mux20~4_combout\) # ((\ULA|Mux13~4_combout\ & \ULA|ShiftRight1~80_combout\)))) # (!\ULA|Mux29~17_combout\ & (((!\ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|Mux13~4_combout\,
	datac => \ULA|ShiftRight1~80_combout\,
	datad => \ULA|Mux20~4_combout\,
	combout => \ULA|Mux19~5_combout\);

-- Location: LCCOMB_X52_Y27_N16
\ULA|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~6_combout\ = (\ULA|Mux19~5_combout\ & ((!\ULA|Add2~8_combout\) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|Mux19~5_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux19~6_combout\);

-- Location: LCCOMB_X60_Y26_N6
\ULA|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~4_combout\ = (\ORIGAALU|m_out[13]~20_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((!\ALU_CTRL|alu_ctr[1]~63_combout\ & \ORIGBALU|m_out[13]~25_combout\)))) # (!\ORIGAALU|m_out[13]~20_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ALU_CTRL|alu_ctr[1]~63_combout\) # (\ORIGBALU|m_out[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[13]~20_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ORIGBALU|m_out[13]~25_combout\,
	combout => \ULA|Mux18~4_combout\);

-- Location: LCCOMB_X54_Y30_N6
\ULA|ShiftLeft1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~38_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~27_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~37_combout\,
	datad => \ULA|ShiftLeft1~27_combout\,
	combout => \ULA|ShiftLeft1~38_combout\);

-- Location: LCCOMB_X57_Y23_N16
\ULA|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~118_combout\ = (!\ULA|Add2~6_combout\ & (\ULA|ShiftRight0~65_combout\ & (!\ULA|Add2~4_combout\ & !\ULA|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|ShiftRight0~65_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~118_combout\);

-- Location: LCCOMB_X58_Y23_N20
\ULA|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~4_combout\ = ((\ULA|ShiftRight0~65_combout\ & (\ULA|Mux23~1_combout\ & \ULA|ShiftRight1~116_combout\))) # (!\ULA|Mux29~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~65_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftRight1~116_combout\,
	combout => \ULA|Mux17~4_combout\);

-- Location: LCCOMB_X57_Y23_N10
\ULA|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~5_combout\ = (\ULA|Mux20~4_combout\ & (\ULA|Mux29~17_combout\ & ((!\ULA|Add2~8_combout\)))) # (!\ULA|Mux20~4_combout\ & (((\ULA|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|Mux17~4_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux17~5_combout\);

-- Location: LCCOMB_X60_Y26_N24
\ULA|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~0_combout\ = (!\ORIGBALU|m_out[15]~21_combout\ & !\ORIGAALU|m_out[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[15]~21_combout\,
	datac => \ORIGAALU|m_out[15]~18_combout\,
	combout => \ULA|Mux16~0_combout\);

-- Location: LCCOMB_X60_Y30_N0
\ULA|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~120_combout\ = (\ULA|ShiftRight0~52_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \B_REG|sr_out\(31),
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~52_combout\,
	combout => \ULA|ShiftRight0~120_combout\);

-- Location: LCCOMB_X60_Y26_N20
\ULA|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~4_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ORIGBALU|m_out[15]~21_combout\) # ((\ORIGAALU|m_out[15]~18_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ORIGBALU|m_out[15]~21_combout\ & 
-- (\ORIGAALU|m_out[15]~18_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ORIGBALU|m_out[15]~21_combout\,
	datac => \ORIGAALU|m_out[15]~18_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux16~4_combout\);

-- Location: LCCOMB_X58_Y25_N0
\ULA|ShiftLeft1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~49_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~34_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft1~34_combout\,
	datac => \ULA|ShiftLeft1~48_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X57_Y28_N30
\ULA|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (!\ULA|Add2~6_combout\ & (((\ORIGBALU|m_out[0]~2_combout\ & \ULA|ShiftLeft1~7_combout\)) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftLeft1~7_combout\,
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X51_Y27_N6
\ULA|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~4_combout\ = (\ORIGBALU|m_out[16]~19_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[16]~17_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGBALU|m_out[16]~19_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGAALU|m_out[16]~17_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[16]~19_combout\,
	datab => \ORIGAALU|m_out[16]~17_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux15~4_combout\);

-- Location: LCCOMB_X53_Y32_N14
\ULA|a32~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~46_combout\ = \ORIGAALU|m_out[17]~16_combout\ $ (\ORIGBALU|m_out[17]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[17]~16_combout\,
	datad => \ORIGBALU|m_out[17]~17_combout\,
	combout => \ULA|a32~46_combout\);

-- Location: LCCOMB_X60_Y29_N24
\ULA|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\ULA|ShiftLeft1~8_combout\ & (\ULA|ShiftRight1~116_combout\ & \ULA|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft1~8_combout\,
	datac => \ULA|ShiftRight1~116_combout\,
	datad => \ULA|Mux23~1_combout\,
	combout => \ULA|Mux14~1_combout\);

-- Location: LCCOMB_X51_Y23_N24
\ULA|a32~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~47_combout\ = \ORIGAALU|m_out[19]~14_combout\ $ (\ORIGBALU|m_out[19]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[19]~14_combout\,
	datad => \ORIGBALU|m_out[19]~15_combout\,
	combout => \ULA|a32~47_combout\);

-- Location: LCCOMB_X52_Y23_N30
\ULA|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~9_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\) # ((\ORIGAALU|m_out[20]~13_combout\) # (\ORIGBALU|m_out[20]~14_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ALU_CTRL|alu_ctr[1]~63_combout\ & 
-- (\ORIGAALU|m_out[20]~13_combout\ & \ORIGBALU|m_out[20]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ORIGAALU|m_out[20]~13_combout\,
	datad => \ORIGBALU|m_out[20]~14_combout\,
	combout => \ULA|Mux11~9_combout\);

-- Location: LCCOMB_X53_Y32_N4
\ULA|a32~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~48_combout\ = \ORIGBALU|m_out[21]~13_combout\ $ (\ORIGAALU|m_out[21]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[21]~13_combout\,
	datad => \ORIGAALU|m_out[21]~12_combout\,
	combout => \ULA|a32~48_combout\);

-- Location: LCCOMB_X53_Y32_N10
\ULA|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~7_combout\ = (\ORIGAALU|m_out[21]~12_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGBALU|m_out[21]~13_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGAALU|m_out[21]~12_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGBALU|m_out[21]~13_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[21]~12_combout\,
	datab => \ORIGBALU|m_out[21]~13_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux10~7_combout\);

-- Location: LCCOMB_X59_Y23_N22
\ULA|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~88_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~70_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~87_combout\,
	datad => \ULA|ShiftLeft0~70_combout\,
	combout => \ULA|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X51_Y28_N12
\ULA|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~5_combout\ = (\ORIGAALU|m_out[23]~10_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGBALU|m_out[23]~11_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGAALU|m_out[23]~10_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGBALU|m_out[23]~11_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[23]~10_combout\,
	datab => \ORIGBALU|m_out[23]~11_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux8~5_combout\);

-- Location: LCCOMB_X49_Y29_N12
\ULA|a32~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~51_combout\ = (\ORIGAALU|m_out[24]~9_combout\ & \ORIGBALU|m_out[24]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[24]~9_combout\,
	datad => \ORIGBALU|m_out[24]~10_combout\,
	combout => \ULA|a32~51_combout\);

-- Location: LCCOMB_X49_Y29_N14
\ULA|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~9_combout\ = (\ULA|Mux27~19_combout\ & (((!\ULA|Mux27~18_combout\ & \ULA|Add0~49_combout\)))) # (!\ULA|Mux27~19_combout\ & ((\ULA|a32~51_combout\) # ((\ULA|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~51_combout\,
	datab => \ULA|Mux27~19_combout\,
	datac => \ULA|Mux27~18_combout\,
	datad => \ULA|Add0~49_combout\,
	combout => \ULA|Mux7~9_combout\);

-- Location: LCCOMB_X58_Y29_N12
\ULA|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~97_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~89_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~89_combout\,
	datad => \ULA|ShiftLeft0~96_combout\,
	combout => \ULA|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X58_Y29_N10
\ULA|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~98_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~97_combout\,
	combout => \ULA|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X49_Y29_N20
\ULA|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~8_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGAALU|m_out[25]~8_combout\ $ (\ORIGBALU|m_out[25]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ORIGAALU|m_out[25]~8_combout\,
	datad => \ORIGBALU|m_out[25]~9_combout\,
	combout => \ULA|Mux6~8_combout\);

-- Location: LCCOMB_X61_Y27_N8
\ULA|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~11_combout\ = (\ULA|ShiftRight1~105_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & (!\ULA|Mux29~17_combout\ & \ULA|ShiftRight1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~105_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftRight1~48_combout\,
	combout => \ULA|Mux6~11_combout\);

-- Location: LCCOMB_X49_Y25_N14
\ULA|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~9_combout\ = (!\ULA|Mux29~17_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & \ULA|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux29~17_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux5~9_combout\);

-- Location: LCCOMB_X49_Y29_N6
\ULA|a32~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~55_combout\ = (\ORIGAALU|m_out[26]~7_combout\ & \ORIGBALU|m_out[26]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datad => \ORIGBALU|m_out[26]~8_combout\,
	combout => \ULA|a32~55_combout\);

-- Location: LCCOMB_X60_Y30_N26
\ULA|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~104_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~103_combout\,
	combout => \ULA|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X59_Y30_N24
\ULA|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~3_combout\ = (\ULA|Mux31~20_combout\ & (!\ULA|Mux27~15_combout\ & (\ULA|ShiftLeft0~104_combout\))) # (!\ULA|Mux31~20_combout\ & ((\ULA|Mux27~15_combout\) # ((\ULA|ShiftLeft0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~20_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|ShiftLeft0~104_combout\,
	datad => \ULA|ShiftLeft0~75_combout\,
	combout => \ULA|Mux4~3_combout\);

-- Location: LCCOMB_X51_Y30_N20
\ULA|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~4_combout\ = (\ULA|Mux27~15_combout\ & ((\ULA|Mux4~3_combout\ & ((\ULA|ShiftLeft0~49_combout\))) # (!\ULA|Mux4~3_combout\ & (\ULA|ShiftLeft0~91_combout\)))) # (!\ULA|Mux27~15_combout\ & (((\ULA|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~91_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|Mux4~3_combout\,
	datad => \ULA|ShiftLeft0~49_combout\,
	combout => \ULA|Mux4~4_combout\);

-- Location: LCCOMB_X49_Y27_N12
\ULA|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~5_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGBALU|m_out[27]~7_combout\ $ (\ORIGAALU|m_out[27]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[27]~7_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ORIGAALU|m_out[27]~6_combout\,
	combout => \ULA|Mux4~5_combout\);

-- Location: LCCOMB_X50_Y28_N0
\ULA|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~8_combout\ = (\ULA|ShiftRight1~68_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~70_combout\ & !\ULA|Mux29~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~68_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftRight1~70_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux4~8_combout\);

-- Location: LCCOMB_X56_Y29_N20
\ULA|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~106_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(27))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(27))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(27),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \B_REG|sr_out\(28),
	combout => \ULA|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X56_Y29_N2
\ULA|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~107_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftLeft0~106_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftLeft0~106_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X57_Y29_N24
\ULA|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\ULA|ShiftLeft0~119_combout\ & (((\ULA|ShiftLeft0~95_combout\) # (\ULA|Mux29~22_combout\)))) # (!\ULA|ShiftLeft0~119_combout\ & (\ULA|ShiftLeft0~107_combout\ & ((!\ULA|Mux29~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~107_combout\,
	datab => \ULA|ShiftLeft0~95_combout\,
	datac => \ULA|ShiftLeft0~119_combout\,
	datad => \ULA|Mux29~22_combout\,
	combout => \ULA|Mux3~2_combout\);

-- Location: LCCOMB_X59_Y29_N20
\ULA|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~108_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~21_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~21_combout\,
	datad => \ULA|ShiftLeft0~52_combout\,
	combout => \ULA|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X50_Y29_N10
\ULA|ShiftRight1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~113_combout\ = (\ULA|ShiftRight1~80_combout\ & !\ULA|ShiftLeft0~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~80_combout\,
	datac => \ULA|ShiftLeft0~119_combout\,
	combout => \ULA|ShiftRight1~113_combout\);

-- Location: LCCOMB_X56_Y30_N30
\ULA|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~8_combout\ = (\ULA|ShiftLeft0~119_combout\ & ((\ULA|ShiftLeft0~98_combout\) # ((\ULA|Mux29~22_combout\)))) # (!\ULA|ShiftLeft0~119_combout\ & (((!\ULA|Mux29~22_combout\ & \ULA|ShiftLeft0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~98_combout\,
	datab => \ULA|ShiftLeft0~119_combout\,
	datac => \ULA|Mux29~22_combout\,
	datad => \ULA|ShiftLeft0~111_combout\,
	combout => \ULA|Mux2~8_combout\);

-- Location: LCCOMB_X50_Y30_N20
\ULA|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~10_combout\ = (\ULA|Mux2~2_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ $ (\ORIGAALU|m_out[29]~4_combout\)) # (!\ULA|Mux2~3_combout\))) # (!\ULA|Mux2~2_combout\ & (((\ULA|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~2_combout\,
	datab => \ORIGBALU|m_out[29]~5_combout\,
	datac => \ORIGAALU|m_out[29]~4_combout\,
	datad => \ULA|Mux2~3_combout\,
	combout => \ULA|Mux2~10_combout\);

-- Location: LCCOMB_X50_Y30_N10
\ULA|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~11_combout\ = (\ULA|Mux2~10_combout\ & ((\ULA|Mux2~3_combout\) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux2~3_combout\,
	datac => \ULA|Mux2~10_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux2~11_combout\);

-- Location: LCCOMB_X58_Y27_N20
\ULA|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (!\ORIGAALU|m_out[31]~2_combout\ & \ULA|ShiftRight0~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|ShiftRight0~65_combout\,
	combout => \ULA|Mux1~2_combout\);

-- Location: LCCOMB_X52_Y28_N22
\ULA|ShiftRight1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~115_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & (!\ORIGAALU|m_out[3]~31_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(3),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ORIGAALU|m_out[3]~31_combout\,
	combout => \ULA|ShiftRight1~115_combout\);

-- Location: LCCOMB_X58_Y23_N28
\ULA|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~113_combout\ = (\ORIGAALU|m_out[0]~1_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\B_REG|sr_out\(27))) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\B_REG|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \B_REG|sr_out\(27),
	datad => \B_REG|sr_out\(29),
	combout => \ULA|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X58_Y23_N26
\ULA|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~114_combout\ = (!\ORIGAALU|m_out[0]~1_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\B_REG|sr_out\(28))) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\B_REG|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(28),
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \B_REG|sr_out\(30),
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X58_Y23_N8
\ULA|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~115_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftLeft0~100_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~113_combout\) # ((\ULA|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftLeft0~113_combout\,
	datac => \ULA|ShiftLeft0~100_combout\,
	datad => \ULA|ShiftLeft0~114_combout\,
	combout => \ULA|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X59_Y23_N4
\ULA|a32~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~59_combout\ = (\ULA|ShiftRight1~115_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftLeft0~115_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~115_combout\,
	datab => \ULA|ShiftRight1~115_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|a32~59_combout\);

-- Location: LCCOMB_X59_Y23_N6
\ULA|a32~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~60_combout\ = (!\ORIGAALU|m_out[4]~30_combout\ & ((\ULA|a32~59_combout\) # ((\ORIGAALU|m_out[3]~32_combout\ & \ULA|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~88_combout\,
	datac => \ULA|a32~59_combout\,
	datad => \ORIGAALU|m_out[4]~30_combout\,
	combout => \ULA|a32~60_combout\);

-- Location: LCCOMB_X59_Y26_N6
\ULA|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~9_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ORIGBALU|m_out[31]~3_combout\ & !\ORIGAALU|m_out[31]~2_combout\))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- (\ORIGBALU|m_out[31]~3_combout\ $ (\ORIGAALU|m_out[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ORIGAALU|m_out[31]~2_combout\,
	combout => \ULA|Mux0~9_combout\);

-- Location: LCFF_X51_Y22_N11
\DATA_MEM_REG|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(6));

-- Location: LCCOMB_X51_Y22_N10
\MemparaReg_MUX|m_out[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[6]~12_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(6)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(6),
	datac => \DATA_MEM_REG|sr_out\(6),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[6]~12_combout\);

-- Location: LCFF_X51_Y22_N15
\DATA_MEM_REG|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(7));

-- Location: LCCOMB_X51_Y22_N14
\MemparaReg_MUX|m_out[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[7]~14_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(7)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(7),
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(7),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[7]~14_combout\);

-- Location: LCFF_X49_Y26_N21
\DATA_MEM_REG|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(11));

-- Location: LCCOMB_X49_Y26_N6
\MemparaReg_MUX|m_out[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[11]~22_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(11))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_REG|sr_out\(11),
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \ULA_OUT|sr_out\(11),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[11]~22_combout\);

-- Location: LCFF_X52_Y22_N7
\DATA_MEM_REG|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(17));

-- Location: LCFF_X52_Y22_N15
\DATA_MEM_REG|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(20));

-- Location: LCCOMB_X52_Y22_N30
\MemparaReg_MUX|m_out[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[20]~40_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(20)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(20),
	datab => \DATA_MEM_REG|sr_out\(20),
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[20]~40_combout\);

-- Location: LCFF_X54_Y22_N27
\DATA_MEM_REG|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(23));

-- Location: LCFF_X54_Y22_N5
\DATA_MEM_REG|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(25));

-- Location: LCCOMB_X52_Y22_N12
\MemparaReg_MUX|m_out[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[25]~50_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(25))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_REG|sr_out\(25),
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA_OUT|sr_out\(25),
	combout => \MemparaReg_MUX|m_out[25]~50_combout\);

-- Location: LCCOMB_X50_Y26_N4
\pc_temp~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~6_combout\ = (!\ULA|Mux20~19_combout\ & (!\ULA|Mux21~12_combout\ & (!\ULA|Mux23~16_combout\ & !\ULA|Mux22~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~19_combout\,
	datab => \ULA|Mux21~12_combout\,
	datac => \ULA|Mux23~16_combout\,
	datad => \ULA|Mux22~12_combout\,
	combout => \pc_temp~6_combout\);

-- Location: LCCOMB_X50_Y24_N20
\PC|sr_out[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[0]~30_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\ & (!\rst~combout\ & (!\MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\ & \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\,
	datab => \rst~combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	combout => \PC|sr_out[0]~30_combout\);

-- Location: LCCOMB_X51_Y28_N10
\pc_temp~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~13_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & !\ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \pc_temp~13_combout\);

-- Location: LCFF_X57_Y22_N21
\BREG|breg32_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|breg32_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(3));

-- Location: LCFF_X56_Y23_N21
\BREG|breg32_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|breg32_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(0));

-- Location: LCFF_X56_Y22_N29
\BREG|breg32_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegDst_MUX|m_out[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(9));

-- Location: LCCOMB_X57_Y22_N24
\BREG|breg32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~40_combout\ = (\BREG|breg32_rtl_0_bypass\(0) & (\INST_REG|sr_out\(25) $ (!\BREG|breg32_rtl_0_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(0),
	datac => \INST_REG|sr_out\(25),
	datad => \BREG|breg32_rtl_0_bypass\(9),
	combout => \BREG|breg32~40_combout\);

-- Location: LCCOMB_X56_Y23_N4
\MULTI_CYCLE_CONTROL|Selector0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~3_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\) # ((\MULTI_CYCLE_CONTROL|WideOr4~0_combout\) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\,
	combout => \MULTI_CYCLE_CONTROL|Selector0~3_combout\);

-- Location: LCCOMB_X56_Y22_N10
\BREG|breg32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~44_combout\ = (\BREG|breg32_rtl_0_bypass\(0) & (\INST_REG|sr_out\(20) $ (!\BREG|breg32_rtl_0_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(20),
	datab => \BREG|breg32_rtl_0_bypass\(9),
	datad => \BREG|breg32_rtl_0_bypass\(0),
	combout => \BREG|breg32~44_combout\);

-- Location: LCCOMB_X61_Y28_N2
\MULTI_CYCLE_CONTROL|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector1~0_combout\ = (\INST_REG|sr_out\(29) & (\MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\ & !\INST_REG|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(29),
	datac => \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\,
	datad => \INST_REG|sr_out\(27),
	combout => \MULTI_CYCLE_CONTROL|Selector1~0_combout\);

-- Location: LCCOMB_X52_Y22_N6
\DATA_MEM_REG|sr_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~1_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(17),
	combout => \DATA_MEM_REG|sr_out~1_combout\);

-- Location: LCCOMB_X52_Y22_N14
\DATA_MEM_REG|sr_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~4_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \DATA_MEM_REG|sr_out~4_combout\);

-- Location: LCCOMB_X54_Y22_N26
\DATA_MEM_REG|sr_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~7_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \DATA_MEM_REG|sr_out~7_combout\);

-- Location: LCCOMB_X54_Y22_N4
\DATA_MEM_REG|sr_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~9_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \DATA_MEM_REG|sr_out~9_combout\);

-- Location: LCCOMB_X53_Y31_N16
\ALU_CTRL|Equal8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|Equal8~9_combout\ = (!\MULTI_CYCLE_CONTROL|op_alu\(1) & (!\MULTI_CYCLE_CONTROL|WideOr5~0_combout\ & ((\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|op_alu\(1),
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr5~0_combout\,
	combout => \ALU_CTRL|Equal8~9_combout\);

-- Location: LCCOMB_X58_Y27_N26
\ULA|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~120_combout\ = (!\ULA|ShiftLeft0~119_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft1~80_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~14_combout\,
	datab => \ULA|ShiftLeft1~80_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~119_combout\,
	combout => \ULA|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X60_Y25_N6
\ULA|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~124_combout\ = (!\ULA|Add2~6_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~32_combout\,
	combout => \ULA|ShiftRight0~124_combout\);

-- Location: LCCOMB_X60_Y30_N10
\ULA|ShiftRight0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~126_combout\ = (!\ULA|Add2~2_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & (!\ULA|Add2~4_combout\ & \ULA|ShiftRight0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~120_combout\,
	combout => \ULA|ShiftRight0~126_combout\);

-- Location: LCCOMB_X59_Y27_N12
\ULA|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~19_combout\ = (\ULA|Mux23~1_combout\ & ((\ULA|ShiftLeft0~20_combout\) # ((\ULA|ShiftLeft0~14_combout\ & \ULA|Mux29~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~14_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ULA|Mux29~36_combout\,
	datad => \ULA|ShiftLeft0~20_combout\,
	combout => \ULA|Mux11~19_combout\);

-- Location: LCCOMB_X51_Y30_N24
\ULA|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~16_combout\ = (!\ULA|ShiftLeft0~13_combout\ & (!\ULA|ShiftLeft0~11_combout\ & (\ULA|Mux4~4_combout\ & !\ULA|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~13_combout\,
	datab => \ULA|ShiftLeft0~11_combout\,
	datac => \ULA|Mux4~4_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|Mux4~16_combout\);

-- Location: LCCOMB_X51_Y27_N16
\ULA|Mux26~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~24_combout\ = (((!\ULA|ShiftLeft0~16_combout\ & !\ORIGAALU|m_out[31]~2_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~16_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux26~24_combout\);

-- Location: LCCOMB_X59_Y26_N24
\ULA|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~12_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGAALU|m_out[31]~2_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (\ORIGBALU|m_out[31]~3_combout\))) # (!\ORIGAALU|m_out[31]~2_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- \ORIGBALU|m_out[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux0~12_combout\);

-- Location: LCCOMB_X56_Y23_N20
\BREG|breg32_rtl_0_bypass[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32_rtl_0_bypass[0]~feeder_combout\ = \MULTI_CYCLE_CONTROL|WideOr4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\,
	combout => \BREG|breg32_rtl_0_bypass[0]~feeder_combout\);

-- Location: LCCOMB_X49_Y26_N20
\DATA_MEM_REG|sr_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out[11]~feeder_combout\ = \INST_REG|sr_out~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_REG|sr_out~12_combout\,
	combout => \DATA_MEM_REG|sr_out[11]~feeder_combout\);

-- Location: LCCOMB_X57_Y22_N20
\BREG|breg32_rtl_0_bypass[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32_rtl_0_bypass[3]~feeder_combout\ = \RegDst_MUX|m_out[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegDst_MUX|m_out[1]~1_combout\,
	combout => \BREG|breg32_rtl_0_bypass[3]~feeder_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: CLKCTRL_G1
\rst~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~clkctrl_outclk\);

-- Location: LCFF_X56_Y22_N27
\MULTI_CYCLE_CONTROL|pstate.ldreg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\);

-- Location: LCCOMB_X61_Y28_N4
\MULTI_CYCLE_CONTROL|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Mux0~0_combout\ = (\INST_REG|sr_out\(28) & (\INST_REG|sr_out\(27))) # (!\INST_REG|sr_out\(28) & (\INST_REG|sr_out\(26) & ((\INST_REG|sr_out\(27)) # (\INST_REG|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(28),
	datab => \INST_REG|sr_out\(27),
	datac => \INST_REG|sr_out\(29),
	datad => \INST_REG|sr_out\(26),
	combout => \MULTI_CYCLE_CONTROL|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y28_N8
\MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0_combout\ = (!\INST_REG|sr_out\(29) & (!\INST_REG|sr_out\(26) & (\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ & !\INST_REG|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(29),
	datab => \INST_REG|sr_out\(26),
	datac => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\,
	datad => \INST_REG|sr_out\(28),
	combout => \MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0_combout\);

-- Location: LCFF_X53_Y28_N29
\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\);

-- Location: LCCOMB_X58_Y28_N24
\MULTI_CYCLE_CONTROL|pstate.decode_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|pstate.decode_st~0_combout\ = !\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|pstate.decode_st~0_combout\);

-- Location: LCFF_X58_Y28_N25
\MULTI_CYCLE_CONTROL|pstate.decode_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|pstate.decode_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\);

-- Location: LCCOMB_X61_Y28_N22
\MULTI_CYCLE_CONTROL|nstate.slti_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.slti_st~0_combout\ = (\MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\ & (\INST_REG|sr_out\(27) & (\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ & \INST_REG|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\,
	datab => \INST_REG|sr_out\(27),
	datac => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.slti_st~0_combout\);

-- Location: LCFF_X53_Y28_N15
\MULTI_CYCLE_CONTROL|pstate.slti_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|nstate.slti_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\);

-- Location: LCCOMB_X53_Y28_N4
\MULTI_CYCLE_CONTROL|op_alu[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|op_alu\(1) = (\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|op_alu\(1));

-- Location: LCCOMB_X61_Y28_N6
\MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0_combout\ = (\INST_REG|sr_out\(29) & (!\INST_REG|sr_out\(26) & (\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ & \INST_REG|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(29),
	datab => \INST_REG|sr_out\(26),
	datac => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\,
	datad => \INST_REG|sr_out\(28),
	combout => \MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0_combout\);

-- Location: LCFF_X53_Y28_N13
\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\);

-- Location: LCCOMB_X52_Y30_N4
\MULTI_CYCLE_CONTROL|op_alu[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|op_alu\(0) = (\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|op_alu\(0));

-- Location: LCCOMB_X53_Y28_N26
\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1_combout\ = (\INST_REG|sr_out\(28) & (\INST_REG|sr_out\(26) & (\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ & \INST_REG|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(28),
	datab => \INST_REG|sr_out\(26),
	datac => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1_combout\);

-- Location: LCFF_X53_Y28_N27
\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\);

-- Location: LCCOMB_X53_Y28_N30
\MULTI_CYCLE_CONTROL|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr1~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & 
-- !\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr1~0_combout\);

-- Location: LCCOMB_X58_Y28_N10
\MULTI_CYCLE_CONTROL|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr1~combout\ = (\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\) # (!\MULTI_CYCLE_CONTROL|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~0_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr1~combout\);

-- Location: LCCOMB_X57_Y24_N2
\ORIGBALU|m_out[1]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[1]~48_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\INST_REG|sr_out\(1)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\B_REG|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datab => \B_REG|sr_out\(1),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \INST_REG|sr_out\(1),
	combout => \ORIGBALU|m_out[1]~48_combout\);

-- Location: LCCOMB_X61_Y28_N26
\MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1_combout\ = (\MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\ & (\INST_REG|sr_out\(27) & (\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ & !\INST_REG|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\,
	datab => \INST_REG|sr_out\(27),
	datac => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1_combout\);

-- Location: LCFF_X61_Y28_N27
\MULTI_CYCLE_CONTROL|pstate.jump_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\);

-- Location: LCCOMB_X53_Y26_N26
\PC|sr_out[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[0]~29_combout\ = (\rst~combout\) # (\MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	combout => \PC|sr_out[0]~29_combout\);

-- Location: LCCOMB_X57_Y26_N4
\PC|sr_out~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out~32_combout\ = (!\PC|sr_out[0]~29_combout\ & ((\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux30~5_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(1),
	datac => \PC|sr_out[0]~29_combout\,
	datad => \ULA|Mux30~5_combout\,
	combout => \PC|sr_out~32_combout\);

-- Location: LCCOMB_X50_Y24_N8
\INST_REG|sr_out[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out[10]~1_combout\ = (\rst~combout\) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	combout => \INST_REG|sr_out[10]~1_combout\);

-- Location: LCFF_X53_Y28_N3
\INST_REG|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~0_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(0));

-- Location: LCFF_X54_Y24_N17
\DATA_MEM_REG|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(3));

-- Location: LCCOMB_X54_Y24_N16
\MemparaReg_MUX|m_out[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[3]~6_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(3)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(3),
	datac => \DATA_MEM_REG|sr_out\(3),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[3]~6_combout\);

-- Location: LCCOMB_X54_Y24_N2
\MemparaReg_MUX|m_out[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[3]~7_combout\ = (\MemparaReg_MUX|m_out[3]~6_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux28~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[3]~6_combout\,
	datad => \ULA|Mux28~13_combout\,
	combout => \MemparaReg_MUX|m_out[3]~7_combout\);

-- Location: LCFF_X54_Y24_N3
\BREG|breg32_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(14));

-- Location: LCCOMB_X50_Y24_N14
\DATA_MEM_REG|sr_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~3_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \DATA_MEM_REG|sr_out~3_combout\);

-- Location: LCFF_X50_Y24_N15
\DATA_MEM_REG|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(19));

-- Location: LCCOMB_X50_Y24_N16
\MemparaReg_MUX|m_out[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[19]~38_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(19)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(19),
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(19),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[19]~38_combout\);

-- Location: LCCOMB_X57_Y31_N30
\ULA|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~4_combout\ = (\INST_REG|sr_out\(15) & ((\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\) # (!\MULTI_CYCLE_CONTROL|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(15),
	datab => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~0_combout\,
	combout => \ULA|ShiftRight1~4_combout\);

-- Location: LCCOMB_X58_Y28_N28
\MULTI_CYCLE_CONTROL|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr2~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ & (\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\);

-- Location: LCCOMB_X58_Y28_N30
\ORIGBALU|m_out[31]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[31]~49_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (((!\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\)) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\))) # 
-- (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (((\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[31]~49_combout\);

-- Location: LCCOMB_X57_Y31_N26
\ORIGBALU|m_out[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[19]~15_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \B_REG|sr_out\(19),
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ORIGBALU|m_out[19]~15_combout\);

-- Location: LCFF_X56_Y23_N17
\MULTI_CYCLE_CONTROL|pstate.writereg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\);

-- Location: LCCOMB_X52_Y22_N4
\INST_REG|sr_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out[20]~feeder_combout\ = \INST_REG|sr_out~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_REG|sr_out~21_combout\,
	combout => \INST_REG|sr_out[20]~feeder_combout\);

-- Location: LCFF_X52_Y22_N5
\INST_REG|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(20));

-- Location: LCCOMB_X52_Y22_N20
\DATA_MEM_REG|sr_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out[2]~feeder_combout\ = \INST_REG|sr_out~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_REG|sr_out~3_combout\,
	combout => \DATA_MEM_REG|sr_out[2]~feeder_combout\);

-- Location: LCFF_X52_Y22_N21
\DATA_MEM_REG|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(2));

-- Location: LCCOMB_X54_Y22_N12
\MemparaReg_MUX|m_out[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[2]~4_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(2))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \DATA_MEM_REG|sr_out\(2),
	datac => \ULA_OUT|sr_out\(2),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[2]~4_combout\);

-- Location: LCCOMB_X54_Y24_N14
\MemparaReg_MUX|m_out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[2]~5_combout\ = (\MemparaReg_MUX|m_out[2]~4_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux29~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \ULA|Mux29~35_combout\,
	datad => \MemparaReg_MUX|m_out[2]~4_combout\,
	combout => \MemparaReg_MUX|m_out[2]~5_combout\);

-- Location: LCFF_X54_Y23_N1
\DATA_MEM_REG|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(4));

-- Location: LCCOMB_X54_Y23_N0
\MemparaReg_MUX|m_out[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[4]~8_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(4)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(4),
	datac => \DATA_MEM_REG|sr_out\(4),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[4]~8_combout\);

-- Location: LCFF_X54_Y24_N21
\BREG|breg32_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(15));

-- Location: LCCOMB_X54_Y22_N20
\INST_REG|sr_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~22_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_REG|sr_out\(21)))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_MEM|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEM|altsyncram_component|auto_generated|q_a\(21),
	datab => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datac => \rst~combout\,
	datad => \INST_REG|sr_out\(21),
	combout => \INST_REG|sr_out~22_combout\);

-- Location: LCFF_X54_Y22_N3
\INST_REG|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(21));

-- Location: LCCOMB_X52_Y22_N26
\INST_REG|sr_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~23_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_REG|sr_out\(22)))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_MEM|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEM|altsyncram_component|auto_generated|q_a\(22),
	datab => \rst~combout\,
	datac => \INST_REG|sr_out\(22),
	datad => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	combout => \INST_REG|sr_out~23_combout\);

-- Location: LCCOMB_X52_Y22_N24
\INST_REG|sr_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out[22]~feeder_combout\ = \INST_REG|sr_out~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_REG|sr_out~23_combout\,
	combout => \INST_REG|sr_out[22]~feeder_combout\);

-- Location: LCFF_X52_Y22_N25
\INST_REG|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(22));

-- Location: LCCOMB_X57_Y22_N26
\BREG|breg32_rtl_0_bypass[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32_rtl_0_bypass[1]~feeder_combout\ = \RegDst_MUX|m_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegDst_MUX|m_out[0]~0_combout\,
	combout => \BREG|breg32_rtl_0_bypass[1]~feeder_combout\);

-- Location: LCFF_X57_Y22_N27
\BREG|breg32_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|breg32_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(1));

-- Location: LCCOMB_X57_Y22_N16
\BREG|breg32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~38_combout\ = (\BREG|breg32_rtl_0_bypass\(3) & (\INST_REG|sr_out\(22) & (\INST_REG|sr_out\(21) $ (!\BREG|breg32_rtl_0_bypass\(1))))) # (!\BREG|breg32_rtl_0_bypass\(3) & (!\INST_REG|sr_out\(22) & (\INST_REG|sr_out\(21) $ 
-- (!\BREG|breg32_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(3),
	datab => \INST_REG|sr_out\(21),
	datac => \INST_REG|sr_out\(22),
	datad => \BREG|breg32_rtl_0_bypass\(1),
	combout => \BREG|breg32~38_combout\);

-- Location: LCFF_X57_Y22_N31
\BREG|breg32_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \RegDst_MUX|m_out[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(7));

-- Location: LCFF_X57_Y22_N5
\BREG|breg32_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \RegDst_MUX|m_out[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(5));

-- Location: LCFF_X51_Y22_N17
\DATA_MEM_REG|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(5));

-- Location: LCCOMB_X51_Y22_N16
\MemparaReg_MUX|m_out[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[5]~10_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(5)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(5),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[5]~10_combout\);

-- Location: LCCOMB_X57_Y28_N20
\ORIGBALU|m_out[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[5]~40_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(5))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datad => \INST_REG|sr_out\(3),
	combout => \ORIGBALU|m_out[5]~40_combout\);

-- Location: LCCOMB_X57_Y28_N0
\ORIGBALU|m_out[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[5]~41_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\ORIGBALU|m_out[5]~40_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\B_REG|sr_out\(5) & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGBALU|m_out[5]~40_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[5]~41_combout\);

-- Location: LCCOMB_X57_Y24_N0
\ORIGBALU|m_out[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[3]~44_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(3))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datab => \INST_REG|sr_out\(3),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \INST_REG|sr_out\(1),
	combout => \ORIGBALU|m_out[3]~44_combout\);

-- Location: LCCOMB_X57_Y24_N18
\ORIGBALU|m_out[3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[3]~45_combout\ = (\ORIGBALU|m_out[3]~44_combout\) # ((\B_REG|sr_out\(3) & (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \MULTI_CYCLE_CONTROL|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(3),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datad => \ORIGBALU|m_out[3]~44_combout\,
	combout => \ORIGBALU|m_out[3]~45_combout\);

-- Location: LCCOMB_X57_Y24_N8
\ORIGBALU|m_out[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[0]~2_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\INST_REG|sr_out\(0))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\B_REG|sr_out\(0)))))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & 
-- (((!\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datab => \INST_REG|sr_out\(0),
	datac => \B_REG|sr_out\(0),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[0]~2_combout\);

-- Location: LCCOMB_X54_Y32_N2
\ULA|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~2_combout\ = (\ORIGBALU|m_out[1]~48_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (!\ULA|Add1~1\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|Add1~1\) # (GND))))) # (!\ORIGBALU|m_out[1]~48_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & 
-- (\ULA|Add1~1\ & VCC)) # (!\ORIGAALU|m_out[1]~36_combout\ & (!\ULA|Add1~1\))))
-- \ULA|Add1~3\ = CARRY((\ORIGBALU|m_out[1]~48_combout\ & ((!\ULA|Add1~1\) # (!\ORIGAALU|m_out[1]~36_combout\))) # (!\ORIGBALU|m_out[1]~48_combout\ & (!\ORIGAALU|m_out[1]~36_combout\ & !\ULA|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[1]~48_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => VCC,
	cin => \ULA|Add1~1\,
	combout => \ULA|Add1~2_combout\,
	cout => \ULA|Add1~3\);

-- Location: LCCOMB_X54_Y32_N4
\ULA|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~4_combout\ = ((\ORIGAALU|m_out[2]~34_combout\ $ (\ORIGBALU|m_out[2]~47_combout\ $ (\ULA|Add1~3\)))) # (GND)
-- \ULA|Add1~5\ = CARRY((\ORIGAALU|m_out[2]~34_combout\ & ((!\ULA|Add1~3\) # (!\ORIGBALU|m_out[2]~47_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (!\ORIGBALU|m_out[2]~47_combout\ & !\ULA|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datad => VCC,
	cin => \ULA|Add1~3\,
	combout => \ULA|Add1~4_combout\,
	cout => \ULA|Add1~5\);

-- Location: LCCOMB_X54_Y32_N6
\ULA|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~6_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\ & (!\ULA|Add1~5\)) # (!\ORIGBALU|m_out[3]~45_combout\ & (\ULA|Add1~5\ & VCC)))) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\ & 
-- ((\ULA|Add1~5\) # (GND))) # (!\ORIGBALU|m_out[3]~45_combout\ & (!\ULA|Add1~5\))))
-- \ULA|Add1~7\ = CARRY((\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[3]~45_combout\ & !\ULA|Add1~5\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\) # (!\ULA|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGBALU|m_out[3]~45_combout\,
	datad => VCC,
	cin => \ULA|Add1~5\,
	combout => \ULA|Add1~6_combout\,
	cout => \ULA|Add1~7\);

-- Location: LCCOMB_X54_Y32_N8
\ULA|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~8_combout\ = ((\ORIGBALU|m_out[4]~43_combout\ $ (\ORIGAALU|m_out[4]~30_combout\ $ (\ULA|Add1~7\)))) # (GND)
-- \ULA|Add1~9\ = CARRY((\ORIGBALU|m_out[4]~43_combout\ & (\ORIGAALU|m_out[4]~30_combout\ & !\ULA|Add1~7\)) # (!\ORIGBALU|m_out[4]~43_combout\ & ((\ORIGAALU|m_out[4]~30_combout\) # (!\ULA|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[4]~43_combout\,
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datad => VCC,
	cin => \ULA|Add1~7\,
	combout => \ULA|Add1~8_combout\,
	cout => \ULA|Add1~9\);

-- Location: LCCOMB_X54_Y32_N10
\ULA|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~10_combout\ = (\ORIGAALU|m_out[5]~28_combout\ & ((\ORIGBALU|m_out[5]~41_combout\ & (!\ULA|Add1~9\)) # (!\ORIGBALU|m_out[5]~41_combout\ & (\ULA|Add1~9\ & VCC)))) # (!\ORIGAALU|m_out[5]~28_combout\ & ((\ORIGBALU|m_out[5]~41_combout\ & 
-- ((\ULA|Add1~9\) # (GND))) # (!\ORIGBALU|m_out[5]~41_combout\ & (!\ULA|Add1~9\))))
-- \ULA|Add1~11\ = CARRY((\ORIGAALU|m_out[5]~28_combout\ & (\ORIGBALU|m_out[5]~41_combout\ & !\ULA|Add1~9\)) # (!\ORIGAALU|m_out[5]~28_combout\ & ((\ORIGBALU|m_out[5]~41_combout\) # (!\ULA|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datad => VCC,
	cin => \ULA|Add1~9\,
	combout => \ULA|Add1~10_combout\,
	cout => \ULA|Add1~11\);

-- Location: LCCOMB_X51_Y28_N2
\ULA|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~6_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add1~10_combout\,
	combout => \ULA|Mux26~6_combout\);

-- Location: LCCOMB_X51_Y31_N2
\ULA|Mux27~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~25_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (((\ALU_CTRL|alu_ctr[3]~72_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (!\ALU_CTRL|alu_ctr[3]~72_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux27~25_combout\);

-- Location: LCCOMB_X51_Y22_N20
\MemparaReg_MUX|m_out[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[6]~13_combout\ = (\MemparaReg_MUX|m_out[6]~12_combout\) # ((!\ULA|Mux27~29_combout\ & (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux25~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemparaReg_MUX|m_out[6]~12_combout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux25~14_combout\,
	combout => \MemparaReg_MUX|m_out[6]~13_combout\);

-- Location: LCCOMB_X51_Y24_N0
\MemparaReg_MUX|m_out[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[7]~15_combout\ = (\MemparaReg_MUX|m_out[7]~14_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (!\ULA|Mux27~29_combout\ & \ULA|Mux24~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemparaReg_MUX|m_out[7]~14_combout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux24~14_combout\,
	combout => \MemparaReg_MUX|m_out[7]~15_combout\);

-- Location: LCFF_X54_Y29_N19
\BREG|breg32_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(20));

-- Location: LCCOMB_X57_Y22_N10
\BREG|breg32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~43_combout\ = (\INST_REG|sr_out\(19) & (\BREG|breg32_rtl_0_bypass\(7) & (\INST_REG|sr_out\(18) $ (!\BREG|breg32_rtl_0_bypass\(5))))) # (!\INST_REG|sr_out\(19) & (!\BREG|breg32_rtl_0_bypass\(7) & (\INST_REG|sr_out\(18) $ 
-- (!\BREG|breg32_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(19),
	datab => \INST_REG|sr_out\(18),
	datac => \BREG|breg32_rtl_0_bypass\(5),
	datad => \BREG|breg32_rtl_0_bypass\(7),
	combout => \BREG|breg32~43_combout\);

-- Location: LCCOMB_X57_Y22_N28
\BREG|breg32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~42_combout\ = (\BREG|breg32_rtl_0_bypass\(3) & (\INST_REG|sr_out\(17) & (\INST_REG|sr_out\(16) $ (!\BREG|breg32_rtl_0_bypass\(1))))) # (!\BREG|breg32_rtl_0_bypass\(3) & (!\INST_REG|sr_out\(17) & (\INST_REG|sr_out\(16) $ 
-- (!\BREG|breg32_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(3),
	datab => \INST_REG|sr_out\(16),
	datac => \INST_REG|sr_out\(17),
	datad => \BREG|breg32_rtl_0_bypass\(1),
	combout => \BREG|breg32~42_combout\);

-- Location: LCCOMB_X56_Y22_N12
\BREG|breg32~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~45_combout\ = (\BREG|breg32~44_combout\ & (\BREG|breg32~43_combout\ & \BREG|breg32~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~44_combout\,
	datac => \BREG|breg32~43_combout\,
	datad => \BREG|breg32~42_combout\,
	combout => \BREG|breg32~45_combout\);

-- Location: LCFF_X51_Y22_N23
\BREG|breg32_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(19));

-- Location: LCCOMB_X56_Y23_N12
\BREG|regB[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[8]~24_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(19)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_1|auto_generated|ram_block1a8\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(19),
	combout => \BREG|regB[8]~24_combout\);

-- Location: LCFF_X56_Y23_N13
\B_REG|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(8));

-- Location: LCFF_X49_Y26_N23
\BREG|breg32_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(21));

-- Location: LCCOMB_X52_Y30_N14
\ULA|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~15_combout\ = ((\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~64_combout\,
	combout => \ULA|Mux23~15_combout\);

-- Location: LCFF_X56_Y22_N7
\DATA_MEM_REG|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(15));

-- Location: LCFF_X56_Y24_N1
\BREG|breg32_rtl_0_bypass[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(26));

-- Location: LCCOMB_X50_Y24_N2
\DATA_MEM_REG|sr_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~0_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \DATA_MEM_REG|sr_out~0_combout\);

-- Location: LCFF_X50_Y24_N3
\DATA_MEM_REG|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(16));

-- Location: LCCOMB_X50_Y24_N24
\MemparaReg_MUX|m_out[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[16]~32_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(16)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(16),
	datab => \DATA_MEM_REG|sr_out\(16),
	datac => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[16]~32_combout\);

-- Location: LCCOMB_X52_Y30_N12
\ULA|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~6_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\) # ((\ALU_CTRL|alu_ctr[3]~72_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~64_combout\,
	combout => \ULA|Mux20~6_combout\);

-- Location: LCFF_X51_Y27_N19
\BREG|breg32_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(27));

-- Location: LCCOMB_X54_Y25_N26
\BREG|regA[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[16]~16_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(27)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a16\,
	datab => \BREG|breg32_rtl_0_bypass\(27),
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|Equal0~1_combout\,
	combout => \BREG|regA[16]~16_combout\);

-- Location: LCFF_X54_Y25_N27
\A_REG|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(16));

-- Location: LCCOMB_X53_Y28_N22
\ALU_CTRL|alu_ctr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~47_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & !\INST_REG|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \INST_REG|sr_out\(4),
	combout => \ALU_CTRL|alu_ctr~47_combout\);

-- Location: LCCOMB_X53_Y28_N12
\ALU_CTRL|alu_ctr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~48_combout\ = (!\INST_REG|sr_out\(3) & (!\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & !\INST_REG|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(3),
	datab => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \INST_REG|sr_out\(2),
	combout => \ALU_CTRL|alu_ctr~48_combout\);

-- Location: LCCOMB_X53_Y28_N2
\ALU_CTRL|alu_ctr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~74_combout\ = (\MULTI_CYCLE_CONTROL|op_alu\(1) & (\ALU_CTRL|alu_ctr~47_combout\ & (!\INST_REG|sr_out\(0) & \ALU_CTRL|alu_ctr~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|op_alu\(1),
	datab => \ALU_CTRL|alu_ctr~47_combout\,
	datac => \INST_REG|sr_out\(0),
	datad => \ALU_CTRL|alu_ctr~48_combout\,
	combout => \ALU_CTRL|alu_ctr~74_combout\);

-- Location: LCCOMB_X53_Y28_N0
\ALU_CTRL|logical_sel~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|logical_sel~0_combout\ = (!\INST_REG|sr_out\(5) & \ALU_CTRL|alu_ctr~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_REG|sr_out\(5),
	datad => \ALU_CTRL|alu_ctr~74_combout\,
	combout => \ALU_CTRL|logical_sel~0_combout\);

-- Location: LCCOMB_X54_Y25_N20
\ORIGAALU|m_out[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[16]~17_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(16) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(16),
	datab => \A_REG|sr_out\(16),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[16]~17_combout\);

-- Location: LCFF_X56_Y24_N27
\BREG|breg32_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(25));

-- Location: LCCOMB_X51_Y29_N20
\PC|sr_out[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[17]~16_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux14~12_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(17),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux14~12_combout\,
	combout => \PC|sr_out[17]~16_combout\);

-- Location: LCFF_X51_Y29_N21
\PC|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[17]~16_combout\,
	sdata => \INST_REG|sr_out\(15),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(17));

-- Location: LCCOMB_X54_Y25_N0
\ORIGAALU|m_out[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[17]~16_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(17) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(17),
	datab => \PC|sr_out\(17),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[17]~16_combout\);

-- Location: LCCOMB_X51_Y31_N30
\ULA|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~3_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ALU_CTRL|alu_ctr[2]~62_combout\ & (\ALU_CTRL|alu_ctr~73_combout\)) # (!\ALU_CTRL|alu_ctr[2]~62_combout\ & ((!\ALU_CTRL|alu_ctr[2]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr~73_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~76_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~62_combout\,
	combout => \ULA|Mux20~3_combout\);

-- Location: LCCOMB_X53_Y26_N2
\PC|sr_out[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[7]~6_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux24~15_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(7),
	datab => \ULA|Mux24~15_combout\,
	datad => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	combout => \PC|sr_out[7]~6_combout\);

-- Location: LCFF_X53_Y26_N3
\PC|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[7]~6_combout\,
	sdata => \INST_REG|sr_out\(5),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(7));

-- Location: LCCOMB_X53_Y26_N22
\ORIGAALU|m_out[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[7]~26_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(7) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(7),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(7),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[7]~26_combout\);

-- Location: LCCOMB_X52_Y30_N26
\ULA|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~5_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (((!\ALU_CTRL|alu_ctr[0]~70_combout\ & \ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[3]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~64_combout\,
	combout => \ULA|Mux20~5_combout\);

-- Location: LCFF_X52_Y23_N25
\BREG|breg32_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(31));

-- Location: LCCOMB_X54_Y25_N28
\BREG|regA[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[20]~20_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(31)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a20\,
	datab => \BREG|breg32~41_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(31),
	datad => \BREG|Equal0~1_combout\,
	combout => \BREG|regA[20]~20_combout\);

-- Location: LCFF_X54_Y25_N29
\A_REG|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(20));

-- Location: LCCOMB_X54_Y25_N4
\ORIGAALU|m_out[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[20]~13_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(20) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(20),
	datab => \A_REG|sr_out\(20),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[20]~13_combout\);

-- Location: LCCOMB_X57_Y27_N14
\ORIGBALU|m_out[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[23]~11_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \B_REG|sr_out\(23),
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[23]~11_combout\);

-- Location: LCCOMB_X53_Y24_N30
\ULA|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~2_combout\ = (!\ORIGAALU|m_out[23]~10_combout\ & (!\ORIGBALU|m_out[23]~11_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[23]~10_combout\,
	datac => \ORIGBALU|m_out[23]~11_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux8~2_combout\);

-- Location: LCFF_X54_Y24_N23
\BREG|breg32_rtl_0_bypass[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(34));

-- Location: LCFF_X52_Y29_N13
\BREG|breg32_rtl_0_bypass[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(36));

-- Location: LCFF_X54_Y24_N11
\BREG|breg32_rtl_0_bypass[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(38));

-- Location: LCCOMB_X59_Y31_N8
\ORIGBALU|m_out[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[28]~6_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(28) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(28),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[28]~6_combout\);

-- Location: LCCOMB_X51_Y26_N26
\PC|sr_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[28]~feeder_combout\ = \PC|sr_out[28]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|sr_out[28]~26_combout\,
	combout => \PC|sr_out[28]~feeder_combout\);

-- Location: LCFF_X51_Y26_N27
\PC|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[28]~feeder_combout\,
	sdata => \ULA_OUT|sr_out\(28),
	sclr => \PC|sr_out[0]~29_combout\,
	sload => \MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(28));

-- Location: LCCOMB_X54_Y26_N20
\ORIGAALU|m_out[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[28]~5_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(28) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(28),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(28),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[28]~5_combout\);

-- Location: LCCOMB_X58_Y30_N0
\ORIGBALU|m_out[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[26]~8_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(26) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(26),
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[26]~8_combout\);

-- Location: LCCOMB_X56_Y30_N0
\ORIGBALU|m_out[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[21]~13_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(21) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \B_REG|sr_out\(21),
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[21]~13_combout\);

-- Location: LCCOMB_X53_Y32_N22
\ULA|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~4_combout\ = (!\ORIGAALU|m_out[21]~12_combout\ & (!\ORIGBALU|m_out[21]~13_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[21]~12_combout\,
	datab => \ORIGBALU|m_out[21]~13_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux10~4_combout\);

-- Location: LCCOMB_X54_Y31_N8
\ULA|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~40_combout\ = ((\ORIGBALU|m_out[20]~14_combout\ $ (\ORIGAALU|m_out[20]~13_combout\ $ (\ULA|Add1~39\)))) # (GND)
-- \ULA|Add1~41\ = CARRY((\ORIGBALU|m_out[20]~14_combout\ & (\ORIGAALU|m_out[20]~13_combout\ & !\ULA|Add1~39\)) # (!\ORIGBALU|m_out[20]~14_combout\ & ((\ORIGAALU|m_out[20]~13_combout\) # (!\ULA|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[20]~14_combout\,
	datab => \ORIGAALU|m_out[20]~13_combout\,
	datad => VCC,
	cin => \ULA|Add1~39\,
	combout => \ULA|Add1~40_combout\,
	cout => \ULA|Add1~41\);

-- Location: LCCOMB_X54_Y31_N10
\ULA|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~42_combout\ = (\ORIGBALU|m_out[21]~13_combout\ & ((\ORIGAALU|m_out[21]~12_combout\ & (!\ULA|Add1~41\)) # (!\ORIGAALU|m_out[21]~12_combout\ & ((\ULA|Add1~41\) # (GND))))) # (!\ORIGBALU|m_out[21]~13_combout\ & ((\ORIGAALU|m_out[21]~12_combout\ & 
-- (\ULA|Add1~41\ & VCC)) # (!\ORIGAALU|m_out[21]~12_combout\ & (!\ULA|Add1~41\))))
-- \ULA|Add1~43\ = CARRY((\ORIGBALU|m_out[21]~13_combout\ & ((!\ULA|Add1~41\) # (!\ORIGAALU|m_out[21]~12_combout\))) # (!\ORIGBALU|m_out[21]~13_combout\ & (!\ORIGAALU|m_out[21]~12_combout\ & !\ULA|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[21]~13_combout\,
	datab => \ORIGAALU|m_out[21]~12_combout\,
	datad => VCC,
	cin => \ULA|Add1~41\,
	combout => \ULA|Add1~42_combout\,
	cout => \ULA|Add1~43\);

-- Location: LCCOMB_X56_Y30_N18
\ORIGBALU|m_out[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[20]~14_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(20) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \B_REG|sr_out\(20),
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[20]~14_combout\);

-- Location: LCCOMB_X51_Y25_N8
\PC|sr_out[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[18]~17_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux13~15_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(18),
	datad => \ULA|Mux13~15_combout\,
	combout => \PC|sr_out[18]~17_combout\);

-- Location: LCFF_X51_Y25_N9
\PC|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[18]~17_combout\,
	sdata => \INST_REG|sr_out\(16),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(18));

-- Location: LCFF_X54_Y24_N19
\BREG|breg32_rtl_0_bypass[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(40));

-- Location: LCCOMB_X54_Y23_N10
\BREG|regA[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[29]~29_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(40)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a29\,
	datab => \BREG|breg32_rtl_0_bypass\(40),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[29]~29_combout\);

-- Location: LCFF_X54_Y23_N11
\A_REG|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(29));

-- Location: LCCOMB_X54_Y26_N22
\ORIGAALU|m_out[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[29]~4_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(29) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(29),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \A_REG|sr_out\(29),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[29]~4_combout\);

-- Location: LCCOMB_X51_Y26_N24
\PC|sr_out~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out~34_combout\ = (!\PC|sr_out[0]~29_combout\ & ((\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux1~10_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \PC|sr_out[0]~29_combout\,
	datac => \ULA|Mux1~10_combout\,
	datad => \ULA_OUT|sr_out\(30),
	combout => \PC|sr_out~34_combout\);

-- Location: LCFF_X51_Y26_N25
\PC|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out~34_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(30));

-- Location: LCCOMB_X53_Y26_N30
\ORIGAALU|m_out[30]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[30]~3_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(30) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(30),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(30),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[30]~3_combout\);

-- Location: LCFF_X51_Y26_N11
\BREG|breg32_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(41));

-- Location: LCCOMB_X54_Y29_N6
\ORIGAALU|m_out[0]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[0]~37_combout\ = (\PC|sr_out\(0) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC|sr_out\(0),
	datad => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	combout => \ORIGAALU|m_out[0]~37_combout\);

-- Location: LCFF_X56_Y24_N29
\BREG|breg32_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(11));

-- Location: LCCOMB_X54_Y29_N16
\BREG|regA[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[0]~0_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(11))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(11),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \BREG|regA[0]~0_combout\);

-- Location: LCFF_X54_Y29_N17
\A_REG|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(0));

-- Location: LCCOMB_X54_Y25_N6
\BREG|regB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[16]~16_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(27))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32~45_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(27),
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a16\,
	combout => \BREG|regB[16]~16_combout\);

-- Location: LCFF_X54_Y25_N7
\B_REG|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(16));

-- Location: M4K_X55_Y22
\INST_MEM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400300004",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:INST_MEM|altsyncram:altsyncram_component|altsyncram_qkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \INST_MEM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y22_N26
\INST_REG|sr_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~7_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(6),
	combout => \INST_REG|sr_out~7_combout\);

-- Location: LCFF_X53_Y28_N19
\INST_REG|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~7_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(6));

-- Location: LCCOMB_X53_Y28_N18
\ORIGAALU|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[0]~0_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & ((\ALU_CTRL|logical_sel~0_combout\ & ((\INST_REG|sr_out\(6)))) # (!\ALU_CTRL|logical_sel~0_combout\ & (\A_REG|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(0),
	datac => \INST_REG|sr_out\(6),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[0]~0_combout\);

-- Location: LCCOMB_X59_Y30_N8
\ULA|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~72_combout\ = (\ULA|ShiftRight0~127_combout\ & (\B_REG|sr_out\(18) & ((\ORIGAALU|m_out[0]~37_combout\) # (\ORIGAALU|m_out[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~127_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(18),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X58_Y28_N2
\ULA|ShiftRight0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~127_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ & (\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & \MULTI_CYCLE_CONTROL|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~0_combout\,
	combout => \ULA|ShiftRight0~127_combout\);

-- Location: LCCOMB_X59_Y30_N18
\ULA|ShiftRight1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~112_combout\ = (\B_REG|sr_out\(19) & (!\ORIGAALU|m_out[0]~0_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \B_REG|sr_out\(19),
	datac => \PC|sr_out\(0),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~112_combout\);

-- Location: LCCOMB_X59_Y30_N20
\ULA|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~73_combout\ = (\ULA|ShiftRight0~71_combout\) # ((\ULA|ShiftLeft0~72_combout\) # ((\ULA|ShiftRight0~127_combout\ & \ULA|ShiftRight1~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~71_combout\,
	datab => \ULA|ShiftLeft0~72_combout\,
	datac => \ULA|ShiftRight0~127_combout\,
	datad => \ULA|ShiftRight1~112_combout\,
	combout => \ULA|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X59_Y31_N0
\MULTI_CYCLE_CONTROL|s_log_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\);

-- Location: LCFF_X59_Y31_N5
\INST_REG|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~15_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(14));

-- Location: LCCOMB_X59_Y31_N28
\ORIGBALU|m_out[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[16]~18_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(15) & (\MULTI_CYCLE_CONTROL|s_log_imm~0_combout\))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (((\INST_REG|sr_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(15),
	datab => \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\,
	datac => \INST_REG|sr_out\(14),
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[16]~18_combout\);

-- Location: LCCOMB_X59_Y31_N26
\ORIGBALU|m_out[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[16]~19_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\ORIGBALU|m_out[16]~18_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\B_REG|sr_out\(16) & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(16),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ORIGBALU|m_out[16]~18_combout\,
	combout => \ORIGBALU|m_out[16]~19_combout\);

-- Location: LCCOMB_X59_Y30_N14
\ULA|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~65_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[16]~19_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[16]~19_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[17]~17_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[16]~19_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X59_Y30_N2
\ULA|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~74_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~65_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~73_combout\,
	datad => \ULA|ShiftLeft0~65_combout\,
	combout => \ULA|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X54_Y28_N12
\PC|sr_out[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[2]~1_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux29~35_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(2),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux29~35_combout\,
	combout => \PC|sr_out[2]~1_combout\);

-- Location: LCFF_X54_Y28_N13
\PC|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[2]~1_combout\,
	sdata => \INST_REG|sr_out\(0),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(2));

-- Location: LCFF_X54_Y24_N15
\BREG|breg32_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(13));

-- Location: LCCOMB_X54_Y29_N10
\BREG|regA[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[2]~2_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(13)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a2\,
	datab => \BREG|breg32_rtl_0_bypass\(13),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[2]~2_combout\);

-- Location: LCFF_X54_Y29_N11
\A_REG|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(2));

-- Location: LCCOMB_X51_Y22_N18
\INST_REG|sr_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~9_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(8) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_MEM|altsyncram_component|auto_generated|q_a\(8),
	datac => \rst~combout\,
	combout => \INST_REG|sr_out~9_combout\);

-- Location: LCFF_X53_Y28_N11
\INST_REG|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~9_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(8));

-- Location: LCCOMB_X53_Y28_N10
\ORIGAALU|m_out[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[2]~33_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & ((\ALU_CTRL|logical_sel~0_combout\ & ((\INST_REG|sr_out\(8)))) # (!\ALU_CTRL|logical_sel~0_combout\ & (\A_REG|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(2),
	datac => \INST_REG|sr_out\(8),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[2]~33_combout\);

-- Location: LCCOMB_X53_Y28_N14
\ORIGAALU|m_out[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[2]~34_combout\ = (\ORIGAALU|m_out[2]~33_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & \PC|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \PC|sr_out\(2),
	datad => \ORIGAALU|m_out[2]~33_combout\,
	combout => \ORIGAALU|m_out[2]~34_combout\);

-- Location: LCCOMB_X57_Y29_N0
\ULA|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~89_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(22))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(22)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(23),
	datac => \B_REG|sr_out\(22),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X57_Y29_N10
\ULA|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~81_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(20))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(20)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(21),
	datac => \B_REG|sr_out\(20),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X58_Y30_N12
\ULA|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~90_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~81_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftLeft0~89_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~81_combout\,
	combout => \ULA|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X59_Y30_N6
\ULA|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~91_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~90_combout\,
	combout => \ULA|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X59_Y30_N4
\ULA|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~92_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~74_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~74_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftLeft0~91_combout\,
	combout => \ULA|ShiftLeft0~92_combout\);

-- Location: LCFF_X56_Y24_N15
\BREG|breg32_rtl_0_bypass[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(42));

-- Location: LCCOMB_X56_Y24_N18
\BREG|regB[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[31]~1_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(42))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(42),
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a31\,
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[31]~1_combout\);

-- Location: LCCOMB_X60_Y25_N0
\B_REG|sr_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \B_REG|sr_out[31]~feeder_combout\ = \BREG|regB[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BREG|regB[31]~1_combout\,
	combout => \B_REG|sr_out[31]~feeder_combout\);

-- Location: LCFF_X60_Y25_N1
\B_REG|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \B_REG|sr_out[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(31));

-- Location: LCCOMB_X54_Y28_N8
\ORIGAALU|m_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[0]~1_combout\ = (\ORIGAALU|m_out[0]~0_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & \PC|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(0),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ORIGAALU|m_out[0]~1_combout\);

-- Location: LCCOMB_X60_Y30_N2
\ULA|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~116_combout\ = (!\ORIGAALU|m_out[0]~1_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\B_REG|sr_out\(29))) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\B_REG|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(29),
	datab => \B_REG|sr_out\(31),
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X54_Y26_N30
\BREG|regB[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[28]~4_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(39))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(39),
	datab => \BREG|breg32~45_combout\,
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a28\,
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[28]~4_combout\);

-- Location: LCFF_X57_Y29_N13
\B_REG|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[28]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(28));

-- Location: LCCOMB_X60_Y30_N16
\ULA|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~117_combout\ = (\ORIGAALU|m_out[0]~1_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\B_REG|sr_out\(28)))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\B_REG|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \B_REG|sr_out\(30),
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \B_REG|sr_out\(28),
	combout => \ULA|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X59_Y30_N22
\ULA|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~96_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(24))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(24)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(25),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(24),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~96_combout\);

-- Location: LCFF_X54_Y24_N31
\BREG|breg32_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(37));

-- Location: LCCOMB_X54_Y29_N28
\BREG|regB[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[26]~6_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(37)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a26\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(37),
	combout => \BREG|regB[26]~6_combout\);

-- Location: LCCOMB_X56_Y29_N22
\B_REG|sr_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \B_REG|sr_out[26]~feeder_combout\ = \BREG|regB[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BREG|regB[26]~6_combout\,
	combout => \B_REG|sr_out[26]~feeder_combout\);

-- Location: LCFF_X56_Y29_N23
\B_REG|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \B_REG|sr_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(26));

-- Location: LCCOMB_X60_Y30_N30
\ULA|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~102_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(26))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(26)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(27),
	datab => \B_REG|sr_out\(26),
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X60_Y30_N12
\ULA|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~103_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~96_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~96_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~102_combout\,
	combout => \ULA|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X60_Y30_N18
\ULA|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~118_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftLeft0~103_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~116_combout\) # ((\ULA|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftLeft0~116_combout\,
	datac => \ULA|ShiftLeft0~117_combout\,
	datad => \ULA|ShiftLeft0~103_combout\,
	combout => \ULA|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X60_Y30_N4
\ULA|a32~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~64_combout\ = (\ULA|ShiftRight1~115_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftLeft0~118_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~115_combout\,
	datab => \ULA|ShiftLeft0~118_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|a32~64_combout\);

-- Location: LCCOMB_X59_Y26_N0
\ULA|a32~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~65_combout\ = (!\ORIGAALU|m_out[4]~30_combout\ & ((\ULA|a32~64_combout\) # ((\ORIGAALU|m_out[3]~32_combout\ & \ULA|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~92_combout\,
	datac => \ORIGAALU|m_out[4]~30_combout\,
	datad => \ULA|a32~64_combout\,
	combout => \ULA|a32~65_combout\);

-- Location: LCCOMB_X57_Y31_N16
\ORIGBALU|m_out[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[31]~3_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \B_REG|sr_out\(31),
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ORIGBALU|m_out[31]~3_combout\);

-- Location: LCCOMB_X57_Y24_N10
\ULA|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~17_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[2]~47_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[2]~47_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- ((\ORIGBALU|m_out[3]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[3]~45_combout\,
	combout => \ULA|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X57_Y24_N22
\ULA|ShiftLeft1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~8_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[0]~2_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[0]~2_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- ((\ORIGBALU|m_out[1]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGBALU|m_out[0]~2_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[1]~48_combout\,
	combout => \ULA|ShiftLeft1~8_combout\);

-- Location: LCCOMB_X57_Y26_N26
\ULA|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~28_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft1~8_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~17_combout\,
	datac => \ULA|ShiftLeft1~8_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X51_Y22_N4
\INST_REG|sr_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~8_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(7) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_MEM|altsyncram_component|auto_generated|q_a\(7),
	datac => \rst~combout\,
	combout => \INST_REG|sr_out~8_combout\);

-- Location: LCFF_X53_Y28_N5
\INST_REG|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~8_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(7));

-- Location: LCCOMB_X59_Y28_N2
\ORIGBALU|m_out[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[7]~36_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(7)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(7),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[7]~36_combout\);

-- Location: LCCOMB_X59_Y28_N0
\ORIGBALU|m_out[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[7]~37_combout\ = (\ORIGBALU|m_out[7]~36_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & \B_REG|sr_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(7),
	datad => \ORIGBALU|m_out[7]~36_combout\,
	combout => \ORIGBALU|m_out[7]~37_combout\);

-- Location: LCCOMB_X57_Y28_N26
\ORIGBALU|m_out[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[6]~38_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(6)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(4),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \INST_REG|sr_out\(6),
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[6]~38_combout\);

-- Location: LCCOMB_X58_Y28_N26
\ORIGBALU|m_out[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[6]~39_combout\ = (\ORIGBALU|m_out[6]~38_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & \B_REG|sr_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(6),
	datad => \ORIGBALU|m_out[6]~38_combout\,
	combout => \ORIGBALU|m_out[6]~39_combout\);

-- Location: LCCOMB_X58_Y28_N18
\ULA|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~29_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[6]~39_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[6]~39_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[7]~37_combout\,
	datad => \ORIGBALU|m_out[6]~39_combout\,
	combout => \ULA|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X57_Y24_N26
\ORIGBALU|m_out[4]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[4]~42_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(4))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datab => \INST_REG|sr_out\(4),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \INST_REG|sr_out\(2),
	combout => \ORIGBALU|m_out[4]~42_combout\);

-- Location: LCCOMB_X57_Y24_N6
\ORIGBALU|m_out[4]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[4]~43_combout\ = (\ORIGBALU|m_out[4]~42_combout\) # ((\B_REG|sr_out\(4) & (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \MULTI_CYCLE_CONTROL|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(4),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datad => \ORIGBALU|m_out[4]~42_combout\,
	combout => \ORIGBALU|m_out[4]~43_combout\);

-- Location: LCCOMB_X57_Y28_N12
\ULA|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~22_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[4]~43_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[4]~43_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datac => \ORIGBALU|m_out[4]~43_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X57_Y26_N28
\ULA|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~30_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~22_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~29_combout\,
	datad => \ULA|ShiftLeft0~22_combout\,
	combout => \ULA|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X51_Y24_N20
\ULA|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~31_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~28_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~28_combout\,
	datad => \ULA|ShiftLeft0~30_combout\,
	combout => \ULA|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X51_Y24_N14
\ULA|a32~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~63_combout\ = (\ORIGAALU|m_out[4]~30_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~31_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~61_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~31_combout\,
	datad => \ORIGAALU|m_out[4]~30_combout\,
	combout => \ULA|a32~63_combout\);

-- Location: LCCOMB_X59_Y26_N18
\ULA|a32~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~66_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((\ORIGBALU|m_out[31]~3_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~65_combout\) # ((\ULA|a32~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|a32~65_combout\,
	datac => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ULA|a32~63_combout\,
	combout => \ULA|a32~66_combout\);

-- Location: LCCOMB_X54_Y28_N16
\ULA|Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~1_cout\ = CARRY(!\ORIGAALU|m_out[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datad => VCC,
	cout => \ULA|Add2~1_cout\);

-- Location: LCCOMB_X54_Y28_N18
\ULA|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~2_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|Add2~1_cout\) # (GND))) # (!\ORIGAALU|m_out[1]~36_combout\ & (!\ULA|Add2~1_cout\))
-- \ULA|Add2~3\ = CARRY((\ORIGAALU|m_out[1]~36_combout\) # (!\ULA|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => VCC,
	cin => \ULA|Add2~1_cout\,
	combout => \ULA|Add2~2_combout\,
	cout => \ULA|Add2~3\);

-- Location: LCCOMB_X58_Y24_N8
\ULA|ShiftLeft1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~6_combout\ = (!\ULA|Add2~4_combout\ & (!\ULA|Add2~2_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & !\ULA|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftLeft1~6_combout\);

-- Location: LCCOMB_X54_Y28_N20
\ULA|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~4_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (!\ULA|Add2~3\ & VCC)) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|Add2~3\ $ (GND)))
-- \ULA|Add2~5\ = CARRY((!\ORIGAALU|m_out[2]~34_combout\ & !\ULA|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datad => VCC,
	cin => \ULA|Add2~3\,
	combout => \ULA|Add2~4_combout\,
	cout => \ULA|Add2~5\);

-- Location: LCCOMB_X54_Y28_N22
\ULA|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~6_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|Add2~5\) # (GND))) # (!\ORIGAALU|m_out[3]~32_combout\ & (!\ULA|Add2~5\))
-- \ULA|Add2~7\ = CARRY((\ORIGAALU|m_out[3]~32_combout\) # (!\ULA|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datad => VCC,
	cin => \ULA|Add2~5\,
	combout => \ULA|Add2~6_combout\,
	cout => \ULA|Add2~7\);

-- Location: LCCOMB_X54_Y28_N24
\ULA|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~8_combout\ = (\ORIGAALU|m_out[4]~30_combout\ & (!\ULA|Add2~7\ & VCC)) # (!\ORIGAALU|m_out[4]~30_combout\ & (\ULA|Add2~7\ $ (GND)))
-- \ULA|Add2~9\ = CARRY((!\ORIGAALU|m_out[4]~30_combout\ & !\ULA|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datad => VCC,
	cin => \ULA|Add2~7\,
	combout => \ULA|Add2~8_combout\,
	cout => \ULA|Add2~9\);

-- Location: LCCOMB_X52_Y29_N24
\ULA|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~18_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux6~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux6~17_combout\,
	combout => \ULA|Mux6~18_combout\);

-- Location: LCCOMB_X54_Y26_N26
\PC|sr_out[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[25]~24_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux6~18_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(25),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux6~18_combout\,
	combout => \PC|sr_out[25]~24_combout\);

-- Location: LCFF_X54_Y26_N27
\PC|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[25]~24_combout\,
	sdata => \INST_REG|sr_out\(23),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(25));

-- Location: LCCOMB_X54_Y26_N18
\ORIGAALU|m_out[25]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[25]~8_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(25) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(25),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(25),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[25]~8_combout\);

-- Location: LCCOMB_X54_Y25_N8
\BREG|regA[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[13]~13_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(24))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a13\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(24),
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a13\,
	combout => \BREG|regA[13]~13_combout\);

-- Location: LCFF_X54_Y25_N9
\A_REG|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(13));

-- Location: LCCOMB_X54_Y25_N14
\ORIGAALU|m_out[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[13]~20_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(13) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(13),
	datab => \A_REG|sr_out\(13),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[13]~20_combout\);

-- Location: LCCOMB_X53_Y26_N4
\BREG|regA[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[12]~12_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(23))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(23),
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a12\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[12]~12_combout\);

-- Location: LCFF_X53_Y26_N5
\A_REG|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(12));

-- Location: LCCOMB_X53_Y26_N28
\ORIGAALU|m_out[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[12]~21_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(12) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(12),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \A_REG|sr_out\(12),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[12]~21_combout\);

-- Location: LCCOMB_X54_Y29_N26
\BREG|regA[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[9]~9_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(20)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a9\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(20),
	combout => \BREG|regA[9]~9_combout\);

-- Location: LCFF_X54_Y29_N27
\A_REG|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(9));

-- Location: LCCOMB_X54_Y29_N14
\ORIGAALU|m_out[9]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[9]~24_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(9) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(9),
	datab => \A_REG|sr_out\(9),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[9]~24_combout\);

-- Location: LCCOMB_X52_Y28_N10
\ORIGAALU|m_out[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[5]~28_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(5) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(5),
	datab => \PC|sr_out\(5),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[5]~28_combout\);

-- Location: LCCOMB_X54_Y27_N2
\ULA|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~18_combout\ = (\ORIGAALU|m_out[9]~24_combout\ & ((\ULA|Add2~17\) # (GND))) # (!\ORIGAALU|m_out[9]~24_combout\ & (!\ULA|Add2~17\))
-- \ULA|Add2~19\ = CARRY((\ORIGAALU|m_out[9]~24_combout\) # (!\ULA|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[9]~24_combout\,
	datad => VCC,
	cin => \ULA|Add2~17\,
	combout => \ULA|Add2~18_combout\,
	cout => \ULA|Add2~19\);

-- Location: LCCOMB_X54_Y27_N4
\ULA|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~20_combout\ = (\ORIGAALU|m_out[10]~23_combout\ & (!\ULA|Add2~19\ & VCC)) # (!\ORIGAALU|m_out[10]~23_combout\ & (\ULA|Add2~19\ $ (GND)))
-- \ULA|Add2~21\ = CARRY((!\ORIGAALU|m_out[10]~23_combout\ & !\ULA|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[10]~23_combout\,
	datad => VCC,
	cin => \ULA|Add2~19\,
	combout => \ULA|Add2~20_combout\,
	cout => \ULA|Add2~21\);

-- Location: LCCOMB_X54_Y27_N6
\ULA|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~22_combout\ = (\ORIGAALU|m_out[11]~22_combout\ & ((\ULA|Add2~21\) # (GND))) # (!\ORIGAALU|m_out[11]~22_combout\ & (!\ULA|Add2~21\))
-- \ULA|Add2~23\ = CARRY((\ORIGAALU|m_out[11]~22_combout\) # (!\ULA|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[11]~22_combout\,
	datad => VCC,
	cin => \ULA|Add2~21\,
	combout => \ULA|Add2~22_combout\,
	cout => \ULA|Add2~23\);

-- Location: LCCOMB_X54_Y27_N12
\ULA|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~28_combout\ = (\ORIGAALU|m_out[14]~19_combout\ & (!\ULA|Add2~27\ & VCC)) # (!\ORIGAALU|m_out[14]~19_combout\ & (\ULA|Add2~27\ $ (GND)))
-- \ULA|Add2~29\ = CARRY((!\ORIGAALU|m_out[14]~19_combout\ & !\ULA|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[14]~19_combout\,
	datad => VCC,
	cin => \ULA|Add2~27\,
	combout => \ULA|Add2~28_combout\,
	cout => \ULA|Add2~29\);

-- Location: LCCOMB_X54_Y27_N14
\ULA|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~30_combout\ = (\ORIGAALU|m_out[15]~18_combout\ & ((\ULA|Add2~29\) # (GND))) # (!\ORIGAALU|m_out[15]~18_combout\ & (!\ULA|Add2~29\))
-- \ULA|Add2~31\ = CARRY((\ORIGAALU|m_out[15]~18_combout\) # (!\ULA|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[15]~18_combout\,
	datad => VCC,
	cin => \ULA|Add2~29\,
	combout => \ULA|Add2~30_combout\,
	cout => \ULA|Add2~31\);

-- Location: LCCOMB_X54_Y27_N16
\ULA|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~32_combout\ = (\ORIGAALU|m_out[16]~17_combout\ & (!\ULA|Add2~31\ & VCC)) # (!\ORIGAALU|m_out[16]~17_combout\ & (\ULA|Add2~31\ $ (GND)))
-- \ULA|Add2~33\ = CARRY((!\ORIGAALU|m_out[16]~17_combout\ & !\ULA|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[16]~17_combout\,
	datad => VCC,
	cin => \ULA|Add2~31\,
	combout => \ULA|Add2~32_combout\,
	cout => \ULA|Add2~33\);

-- Location: LCCOMB_X54_Y27_N18
\ULA|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~34_combout\ = (\ORIGAALU|m_out[17]~16_combout\ & ((\ULA|Add2~33\) # (GND))) # (!\ORIGAALU|m_out[17]~16_combout\ & (!\ULA|Add2~33\))
-- \ULA|Add2~35\ = CARRY((\ORIGAALU|m_out[17]~16_combout\) # (!\ULA|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[17]~16_combout\,
	datad => VCC,
	cin => \ULA|Add2~33\,
	combout => \ULA|Add2~34_combout\,
	cout => \ULA|Add2~35\);

-- Location: LCCOMB_X54_Y27_N20
\ULA|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~36_combout\ = (\ORIGAALU|m_out[18]~15_combout\ & (!\ULA|Add2~35\ & VCC)) # (!\ORIGAALU|m_out[18]~15_combout\ & (\ULA|Add2~35\ $ (GND)))
-- \ULA|Add2~37\ = CARRY((!\ORIGAALU|m_out[18]~15_combout\ & !\ULA|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[18]~15_combout\,
	datad => VCC,
	cin => \ULA|Add2~35\,
	combout => \ULA|Add2~36_combout\,
	cout => \ULA|Add2~37\);

-- Location: LCCOMB_X54_Y27_N22
\ULA|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~38_combout\ = (\ORIGAALU|m_out[19]~14_combout\ & ((\ULA|Add2~37\) # (GND))) # (!\ORIGAALU|m_out[19]~14_combout\ & (!\ULA|Add2~37\))
-- \ULA|Add2~39\ = CARRY((\ORIGAALU|m_out[19]~14_combout\) # (!\ULA|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[19]~14_combout\,
	datad => VCC,
	cin => \ULA|Add2~37\,
	combout => \ULA|Add2~38_combout\,
	cout => \ULA|Add2~39\);

-- Location: LCCOMB_X54_Y27_N28
\ULA|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~44_combout\ = (\ORIGAALU|m_out[22]~11_combout\ & (!\ULA|Add2~43\ & VCC)) # (!\ORIGAALU|m_out[22]~11_combout\ & (\ULA|Add2~43\ $ (GND)))
-- \ULA|Add2~45\ = CARRY((!\ORIGAALU|m_out[22]~11_combout\ & !\ULA|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[22]~11_combout\,
	datad => VCC,
	cin => \ULA|Add2~43\,
	combout => \ULA|Add2~44_combout\,
	cout => \ULA|Add2~45\);

-- Location: LCCOMB_X54_Y27_N30
\ULA|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~46_combout\ = (\ORIGAALU|m_out[23]~10_combout\ & ((\ULA|Add2~45\) # (GND))) # (!\ORIGAALU|m_out[23]~10_combout\ & (!\ULA|Add2~45\))
-- \ULA|Add2~47\ = CARRY((\ORIGAALU|m_out[23]~10_combout\) # (!\ULA|Add2~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[23]~10_combout\,
	datad => VCC,
	cin => \ULA|Add2~45\,
	combout => \ULA|Add2~46_combout\,
	cout => \ULA|Add2~47\);

-- Location: LCCOMB_X54_Y26_N0
\ULA|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~48_combout\ = (\ORIGAALU|m_out[24]~9_combout\ & (!\ULA|Add2~47\ & VCC)) # (!\ORIGAALU|m_out[24]~9_combout\ & (\ULA|Add2~47\ $ (GND)))
-- \ULA|Add2~49\ = CARRY((!\ORIGAALU|m_out[24]~9_combout\ & !\ULA|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[24]~9_combout\,
	datad => VCC,
	cin => \ULA|Add2~47\,
	combout => \ULA|Add2~48_combout\,
	cout => \ULA|Add2~49\);

-- Location: LCCOMB_X54_Y26_N2
\ULA|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~50_combout\ = (\ORIGAALU|m_out[25]~8_combout\ & ((\ULA|Add2~49\) # (GND))) # (!\ORIGAALU|m_out[25]~8_combout\ & (!\ULA|Add2~49\))
-- \ULA|Add2~51\ = CARRY((\ORIGAALU|m_out[25]~8_combout\) # (!\ULA|Add2~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[25]~8_combout\,
	datad => VCC,
	cin => \ULA|Add2~49\,
	combout => \ULA|Add2~50_combout\,
	cout => \ULA|Add2~51\);

-- Location: LCCOMB_X54_Y26_N4
\ULA|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~52_combout\ = (\ORIGAALU|m_out[26]~7_combout\ & (!\ULA|Add2~51\ & VCC)) # (!\ORIGAALU|m_out[26]~7_combout\ & (\ULA|Add2~51\ $ (GND)))
-- \ULA|Add2~53\ = CARRY((!\ORIGAALU|m_out[26]~7_combout\ & !\ULA|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datad => VCC,
	cin => \ULA|Add2~51\,
	combout => \ULA|Add2~52_combout\,
	cout => \ULA|Add2~53\);

-- Location: LCCOMB_X54_Y26_N6
\ULA|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~54_combout\ = (\ORIGAALU|m_out[27]~6_combout\ & ((\ULA|Add2~53\) # (GND))) # (!\ORIGAALU|m_out[27]~6_combout\ & (!\ULA|Add2~53\))
-- \ULA|Add2~55\ = CARRY((\ORIGAALU|m_out[27]~6_combout\) # (!\ULA|Add2~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[27]~6_combout\,
	datad => VCC,
	cin => \ULA|Add2~53\,
	combout => \ULA|Add2~54_combout\,
	cout => \ULA|Add2~55\);

-- Location: LCCOMB_X53_Y27_N2
\ULA|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~27_combout\ = (\ULA|Add2~56_combout\) # ((\ULA|Add2~50_combout\) # ((\ULA|Add2~52_combout\) # (\ULA|Add2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~56_combout\,
	datab => \ULA|Add2~50_combout\,
	datac => \ULA|Add2~52_combout\,
	datad => \ULA|Add2~54_combout\,
	combout => \ULA|ShiftRight0~27_combout\);

-- Location: LCCOMB_X51_Y26_N30
\PC|sr_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[31]~feeder_combout\ = \PC|sr_out[31]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|sr_out[31]~28_combout\,
	combout => \PC|sr_out[31]~feeder_combout\);

-- Location: LCFF_X51_Y26_N31
\PC|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[31]~feeder_combout\,
	sdata => \ULA_OUT|sr_out\(31),
	sclr => \PC|sr_out[0]~29_combout\,
	sload => \MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(31));

-- Location: LCCOMB_X54_Y26_N28
\ORIGAALU|m_out[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[31]~2_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(31) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(31),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(31),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[31]~2_combout\);

-- Location: LCCOMB_X54_Y26_N12
\ULA|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~60_combout\ = (\ORIGAALU|m_out[30]~3_combout\ & (!\ULA|Add2~59\ & VCC)) # (!\ORIGAALU|m_out[30]~3_combout\ & (\ULA|Add2~59\ $ (GND)))
-- \ULA|Add2~61\ = CARRY((!\ORIGAALU|m_out[30]~3_combout\ & !\ULA|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[30]~3_combout\,
	datad => VCC,
	cin => \ULA|Add2~59\,
	combout => \ULA|Add2~60_combout\,
	cout => \ULA|Add2~61\);

-- Location: LCCOMB_X54_Y26_N14
\ULA|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~62_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Add2~61\) # (GND))) # (!\ORIGAALU|m_out[31]~2_combout\ & (!\ULA|Add2~61\))
-- \ULA|Add2~63\ = CARRY((\ORIGAALU|m_out[31]~2_combout\) # (!\ULA|Add2~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datad => VCC,
	cin => \ULA|Add2~61\,
	combout => \ULA|Add2~62_combout\,
	cout => \ULA|Add2~63\);

-- Location: LCCOMB_X54_Y26_N16
\ULA|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add2~64_combout\ = \ULA|Add2~63\ $ (\ORIGAALU|m_out[31]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ORIGAALU|m_out[31]~2_combout\,
	cin => \ULA|Add2~63\,
	combout => \ULA|Add2~64_combout\);

-- Location: LCCOMB_X54_Y26_N24
\ULA|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~28_combout\ = (\ULA|Add2~58_combout\) # ((\ULA|Add2~62_combout\) # ((\ULA|Add2~64_combout\) # (\ULA|Add2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~58_combout\,
	datab => \ULA|Add2~62_combout\,
	datac => \ULA|Add2~64_combout\,
	datad => \ULA|Add2~60_combout\,
	combout => \ULA|ShiftRight0~28_combout\);

-- Location: LCCOMB_X53_Y27_N18
\ULA|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~22_combout\ = (\ULA|Add2~24_combout\) # ((\ULA|Add2~18_combout\) # ((\ULA|Add2~22_combout\) # (\ULA|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~24_combout\,
	datab => \ULA|Add2~18_combout\,
	datac => \ULA|Add2~22_combout\,
	datad => \ULA|Add2~20_combout\,
	combout => \ULA|ShiftRight0~22_combout\);

-- Location: LCCOMB_X54_Y24_N8
\ULA|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~23_combout\ = (\ULA|Add2~26_combout\) # ((\ULA|Add2~32_combout\) # ((\ULA|Add2~28_combout\) # (\ULA|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~26_combout\,
	datab => \ULA|Add2~32_combout\,
	datac => \ULA|Add2~28_combout\,
	datad => \ULA|Add2~30_combout\,
	combout => \ULA|ShiftRight0~23_combout\);

-- Location: LCCOMB_X53_Y27_N12
\ULA|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~24_combout\ = (\ULA|Add2~40_combout\) # ((\ULA|Add2~34_combout\) # ((\ULA|Add2~36_combout\) # (\ULA|Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~40_combout\,
	datab => \ULA|Add2~34_combout\,
	datac => \ULA|Add2~36_combout\,
	datad => \ULA|Add2~38_combout\,
	combout => \ULA|ShiftRight0~24_combout\);

-- Location: LCCOMB_X53_Y27_N6
\ULA|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~25_combout\ = (\ULA|ShiftRight0~21_combout\) # ((\ULA|ShiftRight0~22_combout\) # ((\ULA|ShiftRight0~23_combout\) # (\ULA|ShiftRight0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~21_combout\,
	datab => \ULA|ShiftRight0~22_combout\,
	datac => \ULA|ShiftRight0~23_combout\,
	datad => \ULA|ShiftRight0~24_combout\,
	combout => \ULA|ShiftRight0~25_combout\);

-- Location: LCCOMB_X53_Y27_N16
\ULA|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~29_combout\ = (\ULA|ShiftRight0~26_combout\) # ((\ULA|ShiftRight0~27_combout\) # ((\ULA|ShiftRight0~28_combout\) # (\ULA|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~26_combout\,
	datab => \ULA|ShiftRight0~27_combout\,
	datac => \ULA|ShiftRight0~28_combout\,
	datad => \ULA|ShiftRight0~25_combout\,
	combout => \ULA|ShiftRight0~29_combout\);

-- Location: LCCOMB_X59_Y26_N2
\ULA|a32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~1_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|Add2~8_combout\) # (\ULA|ShiftRight0~29_combout\)) # (!\ULA|ShiftLeft1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|ShiftLeft1~6_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|a32~1_combout\);

-- Location: LCCOMB_X59_Y26_N12
\ULA|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~10_combout\ = (!\ULA|a32~0_combout\ & (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\ & !\ULA|a32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~0_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|a32~1_combout\,
	combout => \ULA|Mux0~10_combout\);

-- Location: LCCOMB_X59_Y26_N14
\ULA|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~11_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux0~9_combout\) # ((\ULA|a32~66_combout\ & \ULA|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~9_combout\,
	datab => \ULA|a32~66_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Mux0~10_combout\,
	combout => \ULA|Mux0~11_combout\);

-- Location: LCCOMB_X54_Y31_N24
\ULA|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~56_combout\ = ((\ORIGBALU|m_out[28]~6_combout\ $ (\ORIGAALU|m_out[28]~5_combout\ $ (\ULA|Add1~55\)))) # (GND)
-- \ULA|Add1~57\ = CARRY((\ORIGBALU|m_out[28]~6_combout\ & (\ORIGAALU|m_out[28]~5_combout\ & !\ULA|Add1~55\)) # (!\ORIGBALU|m_out[28]~6_combout\ & ((\ORIGAALU|m_out[28]~5_combout\) # (!\ULA|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[28]~6_combout\,
	datab => \ORIGAALU|m_out[28]~5_combout\,
	datad => VCC,
	cin => \ULA|Add1~55\,
	combout => \ULA|Add1~56_combout\,
	cout => \ULA|Add1~57\);

-- Location: LCCOMB_X54_Y31_N26
\ULA|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~58_combout\ = (\ORIGAALU|m_out[29]~4_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ & (!\ULA|Add1~57\)) # (!\ORIGBALU|m_out[29]~5_combout\ & (\ULA|Add1~57\ & VCC)))) # (!\ORIGAALU|m_out[29]~4_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ & 
-- ((\ULA|Add1~57\) # (GND))) # (!\ORIGBALU|m_out[29]~5_combout\ & (!\ULA|Add1~57\))))
-- \ULA|Add1~59\ = CARRY((\ORIGAALU|m_out[29]~4_combout\ & (\ORIGBALU|m_out[29]~5_combout\ & !\ULA|Add1~57\)) # (!\ORIGAALU|m_out[29]~4_combout\ & ((\ORIGBALU|m_out[29]~5_combout\) # (!\ULA|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[29]~4_combout\,
	datab => \ORIGBALU|m_out[29]~5_combout\,
	datad => VCC,
	cin => \ULA|Add1~57\,
	combout => \ULA|Add1~58_combout\,
	cout => \ULA|Add1~59\);

-- Location: LCCOMB_X54_Y31_N28
\ULA|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~60_combout\ = ((\ORIGAALU|m_out[30]~3_combout\ $ (\ORIGBALU|m_out[30]~4_combout\ $ (\ULA|Add1~59\)))) # (GND)
-- \ULA|Add1~61\ = CARRY((\ORIGAALU|m_out[30]~3_combout\ & ((!\ULA|Add1~59\) # (!\ORIGBALU|m_out[30]~4_combout\))) # (!\ORIGAALU|m_out[30]~3_combout\ & (!\ORIGBALU|m_out[30]~4_combout\ & !\ULA|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[30]~3_combout\,
	datab => \ORIGBALU|m_out[30]~4_combout\,
	datad => VCC,
	cin => \ULA|Add1~59\,
	combout => \ULA|Add1~60_combout\,
	cout => \ULA|Add1~61\);

-- Location: LCCOMB_X54_Y31_N30
\ULA|tmp[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|tmp[31]~0_combout\ = \ORIGBALU|m_out[31]~3_combout\ $ (\ULA|Add1~61\ $ (!\ORIGAALU|m_out[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ORIGAALU|m_out[31]~2_combout\,
	cin => \ULA|Add1~61\,
	combout => \ULA|tmp[31]~0_combout\);

-- Location: LCCOMB_X60_Y30_N24
\ORIGBALU|m_out[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[27]~7_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(27) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(27),
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[27]~7_combout\);

-- Location: LCCOMB_X57_Y29_N8
\ORIGBALU|m_out[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[22]~12_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \B_REG|sr_out\(22),
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[22]~12_combout\);

-- Location: LCCOMB_X56_Y27_N10
\ULA|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~43_combout\ = (\ORIGAALU|m_out[21]~12_combout\ & ((\ORIGBALU|m_out[21]~13_combout\ & (\ULA|Add0~42\ & VCC)) # (!\ORIGBALU|m_out[21]~13_combout\ & (!\ULA|Add0~42\)))) # (!\ORIGAALU|m_out[21]~12_combout\ & ((\ORIGBALU|m_out[21]~13_combout\ & 
-- (!\ULA|Add0~42\)) # (!\ORIGBALU|m_out[21]~13_combout\ & ((\ULA|Add0~42\) # (GND)))))
-- \ULA|Add0~44\ = CARRY((\ORIGAALU|m_out[21]~12_combout\ & (!\ORIGBALU|m_out[21]~13_combout\ & !\ULA|Add0~42\)) # (!\ORIGAALU|m_out[21]~12_combout\ & ((!\ULA|Add0~42\) # (!\ORIGBALU|m_out[21]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[21]~12_combout\,
	datab => \ORIGBALU|m_out[21]~13_combout\,
	datad => VCC,
	cin => \ULA|Add0~42\,
	combout => \ULA|Add0~43_combout\,
	cout => \ULA|Add0~44\);

-- Location: LCCOMB_X56_Y27_N12
\ULA|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_combout\ = ((\ORIGAALU|m_out[22]~11_combout\ $ (\ORIGBALU|m_out[22]~12_combout\ $ (!\ULA|Add0~44\)))) # (GND)
-- \ULA|Add0~46\ = CARRY((\ORIGAALU|m_out[22]~11_combout\ & ((\ORIGBALU|m_out[22]~12_combout\) # (!\ULA|Add0~44\))) # (!\ORIGAALU|m_out[22]~11_combout\ & (\ORIGBALU|m_out[22]~12_combout\ & !\ULA|Add0~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[22]~11_combout\,
	datab => \ORIGBALU|m_out[22]~12_combout\,
	datad => VCC,
	cin => \ULA|Add0~44\,
	combout => \ULA|Add0~45_combout\,
	cout => \ULA|Add0~46\);

-- Location: LCCOMB_X56_Y27_N14
\ULA|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~47_combout\ = (\ORIGAALU|m_out[23]~10_combout\ & ((\ORIGBALU|m_out[23]~11_combout\ & (\ULA|Add0~46\ & VCC)) # (!\ORIGBALU|m_out[23]~11_combout\ & (!\ULA|Add0~46\)))) # (!\ORIGAALU|m_out[23]~10_combout\ & ((\ORIGBALU|m_out[23]~11_combout\ & 
-- (!\ULA|Add0~46\)) # (!\ORIGBALU|m_out[23]~11_combout\ & ((\ULA|Add0~46\) # (GND)))))
-- \ULA|Add0~48\ = CARRY((\ORIGAALU|m_out[23]~10_combout\ & (!\ORIGBALU|m_out[23]~11_combout\ & !\ULA|Add0~46\)) # (!\ORIGAALU|m_out[23]~10_combout\ & ((!\ULA|Add0~46\) # (!\ORIGBALU|m_out[23]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[23]~10_combout\,
	datab => \ORIGBALU|m_out[23]~11_combout\,
	datad => VCC,
	cin => \ULA|Add0~46\,
	combout => \ULA|Add0~47_combout\,
	cout => \ULA|Add0~48\);

-- Location: LCCOMB_X56_Y27_N18
\ULA|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~51_combout\ = (\ORIGBALU|m_out[25]~9_combout\ & ((\ORIGAALU|m_out[25]~8_combout\ & (\ULA|Add0~50\ & VCC)) # (!\ORIGAALU|m_out[25]~8_combout\ & (!\ULA|Add0~50\)))) # (!\ORIGBALU|m_out[25]~9_combout\ & ((\ORIGAALU|m_out[25]~8_combout\ & 
-- (!\ULA|Add0~50\)) # (!\ORIGAALU|m_out[25]~8_combout\ & ((\ULA|Add0~50\) # (GND)))))
-- \ULA|Add0~52\ = CARRY((\ORIGBALU|m_out[25]~9_combout\ & (!\ORIGAALU|m_out[25]~8_combout\ & !\ULA|Add0~50\)) # (!\ORIGBALU|m_out[25]~9_combout\ & ((!\ULA|Add0~50\) # (!\ORIGAALU|m_out[25]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[25]~9_combout\,
	datab => \ORIGAALU|m_out[25]~8_combout\,
	datad => VCC,
	cin => \ULA|Add0~50\,
	combout => \ULA|Add0~51_combout\,
	cout => \ULA|Add0~52\);

-- Location: LCCOMB_X56_Y27_N20
\ULA|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~53_combout\ = ((\ORIGBALU|m_out[26]~8_combout\ $ (\ORIGAALU|m_out[26]~7_combout\ $ (!\ULA|Add0~52\)))) # (GND)
-- \ULA|Add0~54\ = CARRY((\ORIGBALU|m_out[26]~8_combout\ & ((\ORIGAALU|m_out[26]~7_combout\) # (!\ULA|Add0~52\))) # (!\ORIGBALU|m_out[26]~8_combout\ & (\ORIGAALU|m_out[26]~7_combout\ & !\ULA|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[26]~8_combout\,
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datad => VCC,
	cin => \ULA|Add0~52\,
	combout => \ULA|Add0~53_combout\,
	cout => \ULA|Add0~54\);

-- Location: LCCOMB_X56_Y27_N22
\ULA|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~55_combout\ = (\ORIGAALU|m_out[27]~6_combout\ & ((\ORIGBALU|m_out[27]~7_combout\ & (\ULA|Add0~54\ & VCC)) # (!\ORIGBALU|m_out[27]~7_combout\ & (!\ULA|Add0~54\)))) # (!\ORIGAALU|m_out[27]~6_combout\ & ((\ORIGBALU|m_out[27]~7_combout\ & 
-- (!\ULA|Add0~54\)) # (!\ORIGBALU|m_out[27]~7_combout\ & ((\ULA|Add0~54\) # (GND)))))
-- \ULA|Add0~56\ = CARRY((\ORIGAALU|m_out[27]~6_combout\ & (!\ORIGBALU|m_out[27]~7_combout\ & !\ULA|Add0~54\)) # (!\ORIGAALU|m_out[27]~6_combout\ & ((!\ULA|Add0~54\) # (!\ORIGBALU|m_out[27]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[27]~6_combout\,
	datab => \ORIGBALU|m_out[27]~7_combout\,
	datad => VCC,
	cin => \ULA|Add0~54\,
	combout => \ULA|Add0~55_combout\,
	cout => \ULA|Add0~56\);

-- Location: LCCOMB_X56_Y27_N24
\ULA|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~57_combout\ = ((\ORIGAALU|m_out[28]~5_combout\ $ (\ORIGBALU|m_out[28]~6_combout\ $ (!\ULA|Add0~56\)))) # (GND)
-- \ULA|Add0~58\ = CARRY((\ORIGAALU|m_out[28]~5_combout\ & ((\ORIGBALU|m_out[28]~6_combout\) # (!\ULA|Add0~56\))) # (!\ORIGAALU|m_out[28]~5_combout\ & (\ORIGBALU|m_out[28]~6_combout\ & !\ULA|Add0~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[28]~5_combout\,
	datab => \ORIGBALU|m_out[28]~6_combout\,
	datad => VCC,
	cin => \ULA|Add0~56\,
	combout => \ULA|Add0~57_combout\,
	cout => \ULA|Add0~58\);

-- Location: LCCOMB_X56_Y27_N26
\ULA|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~59_combout\ = (\ORIGAALU|m_out[29]~4_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ & (\ULA|Add0~58\ & VCC)) # (!\ORIGBALU|m_out[29]~5_combout\ & (!\ULA|Add0~58\)))) # (!\ORIGAALU|m_out[29]~4_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ & 
-- (!\ULA|Add0~58\)) # (!\ORIGBALU|m_out[29]~5_combout\ & ((\ULA|Add0~58\) # (GND)))))
-- \ULA|Add0~60\ = CARRY((\ORIGAALU|m_out[29]~4_combout\ & (!\ORIGBALU|m_out[29]~5_combout\ & !\ULA|Add0~58\)) # (!\ORIGAALU|m_out[29]~4_combout\ & ((!\ULA|Add0~58\) # (!\ORIGBALU|m_out[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[29]~4_combout\,
	datab => \ORIGBALU|m_out[29]~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~58\,
	combout => \ULA|Add0~59_combout\,
	cout => \ULA|Add0~60\);

-- Location: LCCOMB_X56_Y27_N28
\ULA|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~61_combout\ = ((\ORIGBALU|m_out[30]~4_combout\ $ (\ORIGAALU|m_out[30]~3_combout\ $ (!\ULA|Add0~60\)))) # (GND)
-- \ULA|Add0~62\ = CARRY((\ORIGBALU|m_out[30]~4_combout\ & ((\ORIGAALU|m_out[30]~3_combout\) # (!\ULA|Add0~60\))) # (!\ORIGBALU|m_out[30]~4_combout\ & (\ORIGAALU|m_out[30]~3_combout\ & !\ULA|Add0~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[30]~4_combout\,
	datab => \ORIGAALU|m_out[30]~3_combout\,
	datad => VCC,
	cin => \ULA|Add0~60\,
	combout => \ULA|Add0~61_combout\,
	cout => \ULA|Add0~62\);

-- Location: LCCOMB_X56_Y27_N30
\ULA|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~63_combout\ = \ORIGAALU|m_out[31]~2_combout\ $ (\ORIGBALU|m_out[31]~3_combout\ $ (\ULA|Add0~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ORIGBALU|m_out[31]~3_combout\,
	cin => \ULA|Add0~62\,
	combout => \ULA|Add0~63_combout\);

-- Location: LCCOMB_X59_Y31_N24
\ULA|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~7_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|tmp[31]~0_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Add0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|tmp[31]~0_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Add0~63_combout\,
	combout => \ULA|Mux0~7_combout\);

-- Location: LCCOMB_X50_Y28_N16
\ULA|ShiftLeft1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~21_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~22_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ULA|ShiftLeft0~29_combout\,
	datad => \ULA|ShiftLeft0~22_combout\,
	combout => \ULA|ShiftLeft1~21_combout\);

-- Location: LCCOMB_X50_Y28_N18
\ULA|ShiftLeft1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~11_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft1~8_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~17_combout\,
	datad => \ULA|ShiftLeft1~8_combout\,
	combout => \ULA|ShiftLeft1~11_combout\);

-- Location: LCCOMB_X52_Y24_N16
\ULA|ShiftLeft1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~44_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~11_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~21_combout\,
	datad => \ULA|ShiftLeft1~11_combout\,
	combout => \ULA|ShiftLeft1~44_combout\);

-- Location: LCCOMB_X58_Y28_N4
\ULA|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~53_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[12]~27_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[12]~27_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[13]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[12]~27_combout\,
	datad => \ORIGBALU|m_out[13]~25_combout\,
	combout => \ULA|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X58_Y30_N22
\ULA|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~59_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[14]~23_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[14]~23_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[15]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGAALU|m_out[0]~0_combout\,
	datac => \ORIGBALU|m_out[15]~21_combout\,
	datad => \ORIGBALU|m_out[14]~23_combout\,
	combout => \ULA|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X50_Y28_N20
\ULA|ShiftLeft1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~45_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~53_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~53_combout\,
	datad => \ULA|ShiftLeft0~59_combout\,
	combout => \ULA|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X59_Y28_N10
\ORIGBALU|m_out[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[10]~30_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(10))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(10),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datad => \INST_REG|sr_out\(8),
	combout => \ORIGBALU|m_out[10]~30_combout\);

-- Location: LCCOMB_X59_Y28_N12
\ORIGBALU|m_out[10]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[10]~31_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\ORIGBALU|m_out[10]~30_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\B_REG|sr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(10),
	datad => \ORIGBALU|m_out[10]~30_combout\,
	combout => \ORIGBALU|m_out[10]~31_combout\);

-- Location: LCCOMB_X54_Y22_N30
\INST_REG|sr_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~10_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(9),
	combout => \INST_REG|sr_out~10_combout\);

-- Location: LCFF_X53_Y28_N21
\INST_REG|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~10_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(9));

-- Location: LCCOMB_X59_Y28_N26
\ORIGBALU|m_out[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[11]~28_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(11))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(11),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(9),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[11]~28_combout\);

-- Location: LCCOMB_X59_Y28_N24
\ORIGBALU|m_out[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[11]~29_combout\ = (\ORIGBALU|m_out[11]~28_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & \B_REG|sr_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(11),
	datad => \ORIGBALU|m_out[11]~28_combout\,
	combout => \ORIGBALU|m_out[11]~29_combout\);

-- Location: LCCOMB_X58_Y28_N6
\ULA|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~46_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[10]~31_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[10]~31_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[11]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[10]~31_combout\,
	datad => \ORIGBALU|m_out[11]~29_combout\,
	combout => \ULA|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X50_Y28_N10
\ULA|ShiftLeft1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~32_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~38_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~38_combout\,
	datab => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~46_combout\,
	combout => \ULA|ShiftLeft1~32_combout\);

-- Location: LCCOMB_X50_Y28_N14
\ULA|ShiftLeft1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~46_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~32_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~45_combout\,
	datad => \ULA|ShiftLeft1~32_combout\,
	combout => \ULA|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X52_Y24_N30
\ULA|ShiftLeft1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~47_combout\ = (\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~44_combout\)) # (!\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~44_combout\,
	datad => \ULA|ShiftLeft1~46_combout\,
	combout => \ULA|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X60_Y27_N14
\ULA|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~52_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & !\ULA|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftRight0~52_combout\);

-- Location: LCCOMB_X60_Y30_N14
\ULA|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\ULA|Add2~2_combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & ((\B_REG|sr_out\(28)))) # (!\ORIGAALU|m_out[0]~1_combout\ & (\B_REG|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(29),
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \B_REG|sr_out\(28),
	combout => \ULA|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y30_N8
\ULA|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (!\ULA|Add2~2_combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & (\B_REG|sr_out\(30))) # (!\ORIGAALU|m_out[0]~1_combout\ & ((\B_REG|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(30),
	datab => \B_REG|sr_out\(31),
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y30_N28
\ULA|ShiftLeft1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~75_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~96_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~102_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~96_combout\,
	combout => \ULA|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X60_Y30_N20
\ULA|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~2_combout\ = (\ULA|Add2~4_combout\ & (((\ULA|ShiftLeft1~75_combout\)))) # (!\ULA|Add2~4_combout\ & ((\ULA|Mux0~1_combout\) # ((\ULA|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|Mux0~1_combout\,
	datac => \ULA|Mux0~0_combout\,
	datad => \ULA|ShiftLeft1~75_combout\,
	combout => \ULA|Mux0~2_combout\);

-- Location: LCCOMB_X60_Y27_N20
\ULA|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|ShiftRight0~52_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~52_combout\,
	datad => \ULA|Mux0~2_combout\,
	combout => \ULA|Mux0~3_combout\);

-- Location: LCCOMB_X51_Y30_N16
\ULA|ShiftLeft1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~54_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~65_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~65_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~73_combout\,
	combout => \ULA|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X57_Y29_N2
\ULA|ShiftLeft1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~65_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~81_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~81_combout\,
	datab => \ULA|ShiftLeft0~89_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X56_Y30_N20
\ULA|ShiftLeft1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~66_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft1~65_combout\,
	combout => \ULA|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X52_Y30_N22
\ULA|ShiftLeft1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~67_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~54_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft1~54_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~66_combout\,
	combout => \ULA|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X60_Y27_N6
\ULA|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~4_combout\ = (!\ULA|Add2~8_combout\ & ((\ULA|Mux0~3_combout\) # ((\ULA|Add2~6_combout\ & \ULA|ShiftLeft1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|Mux0~3_combout\,
	datad => \ULA|ShiftLeft1~67_combout\,
	combout => \ULA|Mux0~4_combout\);

-- Location: LCCOMB_X60_Y27_N8
\ULA|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~5_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Mux0~4_combout\) # ((\ULA|Add2~8_combout\ & \ULA|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|ShiftLeft1~47_combout\,
	datad => \ULA|Mux0~4_combout\,
	combout => \ULA|Mux0~5_combout\);

-- Location: LCCOMB_X61_Y27_N10
\ULA|ShiftRight1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~116_combout\ = (!\ORIGAALU|m_out[2]~33_combout\ & (!\ORIGAALU|m_out[1]~36_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \PC|sr_out\(2),
	datac => \ORIGAALU|m_out[2]~33_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftRight1~116_combout\);

-- Location: LCCOMB_X61_Y27_N22
\ULA|a32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~7_combout\ = (\ORIGAALU|m_out[4]~30_combout\) # ((\ORIGAALU|m_out[0]~1_combout\) # ((!\ULA|ShiftRight1~116_combout\) # (!\ULA|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[4]~30_combout\,
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datac => \ULA|Mux23~1_combout\,
	datad => \ULA|ShiftRight1~116_combout\,
	combout => \ULA|a32~7_combout\);

-- Location: LCCOMB_X60_Y27_N2
\ULA|a32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~8_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|ShiftRight0~29_combout\))) # (!\ORIGAALU|m_out[31]~2_combout\ & (\ULA|a32~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|a32~7_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|a32~8_combout\);

-- Location: LCCOMB_X60_Y27_N10
\ULA|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~6_combout\ = (!\ULA|a32~8_combout\ & ((\ULA|Mux0~5_combout\) # ((\ORIGBALU|m_out[31]~3_combout\ & !\ORIGAALU|m_out[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~3_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux0~5_combout\,
	datad => \ULA|a32~8_combout\,
	combout => \ULA|Mux0~6_combout\);

-- Location: LCCOMB_X59_Y26_N26
\ULA|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~13_combout\ = (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux0~12_combout\) # ((\ALU_CTRL|alu_ctr[0]~70_combout\ & \ULA|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~12_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Mux0~6_combout\,
	combout => \ULA|Mux0~13_combout\);

-- Location: LCCOMB_X59_Y26_N28
\ULA|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux0~8_combout\ = (\ULA|Mux0~13_combout\) # ((\ALU_CTRL|alu_ctr[1]~63_combout\ & (!\ALU_CTRL|alu_ctr[0]~70_combout\ & \ULA|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ULA|Mux0~7_combout\,
	datad => \ULA|Mux0~13_combout\,
	combout => \ULA|Mux0~8_combout\);

-- Location: LCCOMB_X59_Y26_N10
\PC|sr_out[31]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[31]~28_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (\ULA|Mux0~11_combout\)) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ULA|Mux0~11_combout\,
	datad => \ULA|Mux0~8_combout\,
	combout => \PC|sr_out[31]~28_combout\);

-- Location: LCFF_X59_Y26_N11
\ULA_OUT|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[31]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(31));

-- Location: LCCOMB_X56_Y29_N4
\BREG|regB[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[27]~5_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(38))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(38),
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a27\,
	combout => \BREG|regB[27]~5_combout\);

-- Location: LCFF_X56_Y29_N5
\B_REG|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(27));

-- Location: M4K_X55_Y23
\INST_MEM|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003108802",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:INST_MEM|altsyncram:altsyncram_component|altsyncram_qkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \INST_MEM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y23_N14
\DATA_MEM_REG|sr_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~15_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(31),
	combout => \DATA_MEM_REG|sr_out~15_combout\);

-- Location: LCFF_X56_Y23_N19
\DATA_MEM_REG|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(31));

-- Location: LCCOMB_X56_Y23_N18
\MemparaReg_MUX|m_out[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[31]~62_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(31)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(31),
	datac => \DATA_MEM_REG|sr_out\(31),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[31]~62_combout\);

-- Location: LCCOMB_X56_Y24_N14
\MemparaReg_MUX|m_out[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[31]~63_combout\ = (\MemparaReg_MUX|m_out[31]~62_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \PC|sr_out[31]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[31]~62_combout\,
	datad => \PC|sr_out[31]~28_combout\,
	combout => \MemparaReg_MUX|m_out[31]~63_combout\);

-- Location: LCCOMB_X58_Y24_N10
\BREG|regB[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[30]~2_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(41))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(41),
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a30\,
	combout => \BREG|regB[30]~2_combout\);

-- Location: LCFF_X58_Y24_N11
\B_REG|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(30));

-- Location: LCCOMB_X59_Y31_N14
\ORIGBALU|m_out[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[30]~4_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \B_REG|sr_out\(30),
	combout => \ORIGBALU|m_out[30]~4_combout\);

-- Location: LCCOMB_X57_Y26_N12
\ULA|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[30]~3_combout\) # ((\ORIGBALU|m_out[30]~4_combout\) # (!\ALU_CTRL|alu_ctr[3]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ORIGAALU|m_out[30]~3_combout\,
	datac => \ORIGBALU|m_out[30]~4_combout\,
	datad => \ALU_CTRL|alu_ctr[3]~72_combout\,
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X59_Y25_N20
\ULA|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~85_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(21))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(21)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(22),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(21),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X60_Y25_N12
\ULA|ShiftLeft1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~62_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~76_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~76_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~85_combout\,
	combout => \ULA|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X60_Y25_N26
\ULA|ShiftLeft1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~63_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft1~62_combout\,
	combout => \ULA|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X59_Y25_N8
\ULA|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~68_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(17))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(17)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(18),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \B_REG|sr_out\(17),
	combout => \ULA|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X60_Y25_N2
\ULA|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~69_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~68_combout\,
	combout => \ULA|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X60_Y25_N30
\ULA|ShiftLeft1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~61_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~62_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~62_combout\,
	datab => \ULA|ShiftLeft0~69_combout\,
	datac => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X60_Y25_N16
\ULA|ShiftLeft1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~64_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~61_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft1~63_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~61_combout\,
	combout => \ULA|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X58_Y23_N0
\ULA|ShiftLeft1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~78_combout\ = (!\ULA|Add2~2_combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & (\B_REG|sr_out\(29))) # (!\ORIGAALU|m_out[0]~1_combout\ & ((\B_REG|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \B_REG|sr_out\(29),
	datac => \B_REG|sr_out\(30),
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~78_combout\);

-- Location: LCCOMB_X58_Y23_N22
\ULA|ShiftLeft1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~77_combout\ = (\ULA|Add2~2_combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & ((\B_REG|sr_out\(27)))) # (!\ORIGAALU|m_out[0]~1_combout\ & (\B_REG|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(28),
	datab => \ULA|Add2~2_combout\,
	datac => \B_REG|sr_out\(27),
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X58_Y23_N18
\ULA|ShiftLeft1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~79_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~73_combout\)) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftLeft1~78_combout\) # (\ULA|ShiftLeft1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~73_combout\,
	datab => \ULA|ShiftLeft1~78_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~77_combout\,
	combout => \ULA|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X59_Y24_N28
\ULA|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~3_combout\ = (\ULA|ShiftRight0~52_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight0~52_combout\,
	datad => \ULA|ShiftLeft1~79_combout\,
	combout => \ULA|Mux1~3_combout\);

-- Location: LCCOMB_X59_Y24_N10
\ULA|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~4_combout\ = (!\ULA|Add2~8_combout\ & ((\ULA|Mux1~3_combout\) # ((\ULA|Add2~6_combout\ & \ULA|ShiftLeft1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|ShiftLeft1~64_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|Mux1~3_combout\,
	combout => \ULA|Mux1~4_combout\);

-- Location: LCCOMB_X57_Y24_N20
\ULA|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~14_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[1]~48_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[1]~48_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[1]~48_combout\,
	combout => \ULA|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X57_Y25_N22
\ULA|ShiftLeft1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~9_combout\ = (\ULA|Add2~2_combout\ & (\ORIGBALU|m_out[0]~2_combout\ & ((!\ORIGAALU|m_out[0]~1_combout\)))) # (!\ULA|Add2~2_combout\ & (((\ULA|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \ULA|ShiftLeft0~14_combout\,
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~9_combout\);

-- Location: LCCOMB_X57_Y28_N2
\ULA|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~25_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[5]~41_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[5]~41_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[6]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datac => \ORIGBALU|m_out[6]~39_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X57_Y24_N4
\ULA|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~19_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[3]~45_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[3]~45_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- ((\ORIGBALU|m_out[4]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGBALU|m_out[3]~45_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[4]~43_combout\,
	combout => \ULA|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X53_Y25_N16
\ULA|ShiftLeft1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~19_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~19_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~25_combout\,
	datad => \ULA|ShiftLeft0~19_combout\,
	combout => \ULA|ShiftLeft1~19_combout\);

-- Location: LCCOMB_X56_Y25_N30
\ULA|ShiftLeft1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~40_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~9_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft1~9_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~19_combout\,
	combout => \ULA|ShiftLeft1~40_combout\);

-- Location: LCCOMB_X57_Y28_N4
\ORIGBALU|m_out[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[8]~34_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(8)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(6),
	datac => \INST_REG|sr_out\(8),
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[8]~34_combout\);

-- Location: LCCOMB_X58_Y28_N20
\ORIGBALU|m_out[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[8]~35_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\ORIGBALU|m_out[8]~34_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\B_REG|sr_out\(8) & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(8),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \ORIGBALU|m_out[8]~34_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[8]~35_combout\);

-- Location: LCCOMB_X59_Y28_N28
\ULA|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~33_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[7]~37_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[7]~37_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[8]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[7]~37_combout\,
	datac => \ORIGBALU|m_out[8]~35_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X59_Y28_N22
\ULA|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~42_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[9]~33_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[9]~33_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[10]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[10]~31_combout\,
	datab => \ORIGAALU|m_out[0]~0_combout\,
	datac => \ORIGBALU|m_out[9]~33_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X58_Y25_N24
\ULA|ShiftLeft1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~30_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~33_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~33_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~42_combout\,
	combout => \ULA|ShiftLeft1~30_combout\);

-- Location: LCCOMB_X57_Y28_N8
\ULA|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~56_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[13]~25_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[13]~25_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[14]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[13]~25_combout\,
	datad => \ORIGBALU|m_out[14]~23_combout\,
	combout => \ULA|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X59_Y25_N18
\ULA|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~50_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[11]~29_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[11]~29_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[12]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[12]~27_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[11]~29_combout\,
	combout => \ULA|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X58_Y24_N30
\ULA|ShiftLeft1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~41_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~50_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~56_combout\,
	datad => \ULA|ShiftLeft0~50_combout\,
	combout => \ULA|ShiftLeft1~41_combout\);

-- Location: LCCOMB_X57_Y23_N30
\ULA|ShiftLeft1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~42_combout\ = (\ULA|ShiftLeft1~41_combout\) # ((\ULA|Add2~4_combout\ & \ULA|ShiftLeft1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~30_combout\,
	datad => \ULA|ShiftLeft1~41_combout\,
	combout => \ULA|ShiftLeft1~42_combout\);

-- Location: LCCOMB_X57_Y23_N28
\ULA|ShiftLeft1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~43_combout\ = (\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~40_combout\)) # (!\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~40_combout\,
	datad => \ULA|ShiftLeft1~42_combout\,
	combout => \ULA|ShiftLeft1~43_combout\);

-- Location: LCCOMB_X58_Y27_N22
\ULA|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~5_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Mux1~4_combout\) # ((\ULA|Add2~8_combout\ & \ULA|ShiftLeft1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|Mux1~4_combout\,
	datad => \ULA|ShiftLeft1~43_combout\,
	combout => \ULA|Mux1~5_combout\);

-- Location: LCCOMB_X61_Y27_N0
\ULA|a32~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~23_combout\ = (!\ORIGAALU|m_out[31]~2_combout\ & ((\ORIGAALU|m_out[4]~30_combout\) # ((!\ULA|ShiftRight1~116_combout\) # (!\ULA|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[4]~30_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux23~1_combout\,
	datad => \ULA|ShiftRight1~116_combout\,
	combout => \ULA|a32~23_combout\);

-- Location: LCCOMB_X58_Y27_N2
\ULA|a32~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~24_combout\ = (\ULA|a32~23_combout\) # ((\ORIGAALU|m_out[31]~2_combout\ & \ULA|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|a32~23_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|a32~24_combout\);

-- Location: LCCOMB_X58_Y27_N16
\ULA|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~6_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ULA|a32~24_combout\ & ((\ULA|Mux1~2_combout\) # (\ULA|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~2_combout\,
	datab => \ULA|Mux1~5_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|a32~24_combout\,
	combout => \ULA|Mux1~6_combout\);

-- Location: LCCOMB_X51_Y26_N14
\ULA|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~7_combout\ = (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux1~6_combout\) # ((!\ALU_CTRL|alu_ctr[0]~70_combout\ & \ULA|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ULA|Add0~61_combout\,
	datad => \ULA|Mux1~6_combout\,
	combout => \ULA|Mux1~7_combout\);

-- Location: LCCOMB_X53_Y29_N26
\PC|sr_out[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[15]~14_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux16~12_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(15),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux16~12_combout\,
	combout => \PC|sr_out[15]~14_combout\);

-- Location: LCFF_X53_Y29_N27
\PC|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[15]~14_combout\,
	sdata => \INST_REG|sr_out\(13),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(15));

-- Location: LCCOMB_X53_Y29_N30
\ORIGAALU|m_out[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[15]~18_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(15) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(15),
	datab => \PC|sr_out\(15),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[15]~18_combout\);

-- Location: LCCOMB_X52_Y27_N20
\ULA|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~11_combout\ = (\ORIGAALU|m_out[14]~19_combout\) # ((\ORIGAALU|m_out[13]~20_combout\) # ((\ORIGAALU|m_out[12]~21_combout\) # (\ORIGAALU|m_out[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[14]~19_combout\,
	datab => \ORIGAALU|m_out[13]~20_combout\,
	datac => \ORIGAALU|m_out[12]~21_combout\,
	datad => \ORIGAALU|m_out[15]~18_combout\,
	combout => \ULA|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X51_Y27_N10
\ULA|a32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~0_combout\ = (!\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|ShiftLeft0~13_combout\) # ((\ULA|ShiftLeft0~11_combout\) # (\ULA|ShiftLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~13_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|ShiftLeft0~11_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|a32~0_combout\);

-- Location: LCCOMB_X60_Y25_N22
\ULA|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~5_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(31))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(31)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(30),
	datab => \B_REG|sr_out\(31),
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~5_combout\);

-- Location: LCCOMB_X59_Y25_N4
\ULA|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~65_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~5_combout\,
	combout => \ULA|ShiftRight0~65_combout\);

-- Location: LCCOMB_X58_Y23_N4
\ULA|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~57_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~50_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~50_combout\,
	datad => \ULA|ShiftLeft0~56_combout\,
	combout => \ULA|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X60_Y25_N24
\ULA|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~43_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~33_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~33_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~42_combout\,
	combout => \ULA|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X59_Y23_N28
\ULA|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~58_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~43_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~57_combout\,
	datac => \ULA|ShiftLeft0~43_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X59_Y27_N18
\ULA|ShiftLeft1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~80_combout\ = (!\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[0]~2_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \PC|sr_out\(0),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[0]~2_combout\,
	combout => \ULA|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X58_Y23_N16
\ULA|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~15_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft1~80_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~14_combout\,
	datad => \ULA|ShiftLeft1~80_combout\,
	combout => \ULA|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X59_Y23_N20
\ULA|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~27_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~15_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~26_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftLeft0~15_combout\,
	combout => \ULA|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X59_Y23_N30
\ULA|a32~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~58_combout\ = (\ORIGAALU|m_out[4]~30_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~27_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~58_combout\,
	datac => \ULA|ShiftLeft0~27_combout\,
	datad => \ORIGAALU|m_out[4]~30_combout\,
	combout => \ULA|a32~58_combout\);

-- Location: LCCOMB_X59_Y23_N12
\ULA|a32~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~61_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|ShiftRight0~65_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~60_combout\) # ((\ULA|a32~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~60_combout\,
	datab => \ULA|ShiftRight0~65_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|a32~58_combout\,
	combout => \ULA|a32~61_combout\);

-- Location: LCCOMB_X58_Y27_N4
\ULA|a32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~17_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Add2~8_combout\) # ((\ULA|Add2~6_combout\) # (\ULA|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|a32~17_combout\);

-- Location: LCCOMB_X58_Y26_N22
\ULA|a32~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~62_combout\ = (!\ULA|a32~18_combout\ & (!\ULA|a32~0_combout\ & (\ULA|a32~61_combout\ & !\ULA|a32~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~18_combout\,
	datab => \ULA|a32~0_combout\,
	datac => \ULA|a32~61_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|a32~62_combout\);

-- Location: LCCOMB_X51_Y26_N0
\ULA|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~11_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ORIGBALU|m_out[30]~4_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|a32~62_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & 
-- (\ORIGBALU|m_out[30]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[30]~4_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|a32~62_combout\,
	combout => \ULA|Mux1~11_combout\);

-- Location: LCCOMB_X51_Y26_N2
\ULA|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~12_combout\ = (\ORIGAALU|m_out[30]~3_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\ & ((!\ULA|Mux1~11_combout\) # (!\ALU_CTRL|alu_ctr[3]~72_combout\))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ULA|Mux1~11_combout\))))) # 
-- (!\ORIGAALU|m_out[30]~3_combout\ & (\ULA|Mux1~11_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (\ALU_CTRL|alu_ctr[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[30]~3_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Mux1~11_combout\,
	combout => \ULA|Mux1~12_combout\);

-- Location: LCCOMB_X51_Y26_N20
\ULA|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~8_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Mux1~7_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & 
-- ((\ULA|Mux1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux1~7_combout\,
	datad => \ULA|Mux1~12_combout\,
	combout => \ULA|Mux1~8_combout\);

-- Location: LCCOMB_X51_Y26_N18
\ULA|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~9_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ALU_CTRL|alu_ctr[3]~72_combout\ & \ULA|Add1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Add1~60_combout\,
	combout => \ULA|Mux1~9_combout\);

-- Location: LCCOMB_X51_Y26_N16
\ULA|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux1~10_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux1~8_combout\ & ((\ULA|Mux1~9_combout\))) # (!\ULA|Mux1~8_combout\ & (!\ULA|Mux1~1_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (((\ULA|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Mux1~8_combout\,
	datad => \ULA|Mux1~9_combout\,
	combout => \ULA|Mux1~10_combout\);

-- Location: LCFF_X51_Y26_N17
\ULA_OUT|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(30));

-- Location: LCFF_X51_Y22_N3
\DATA_MEM_REG|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(30));

-- Location: LCCOMB_X51_Y22_N2
\MemparaReg_MUX|m_out[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[30]~60_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(30)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(30),
	datac => \DATA_MEM_REG|sr_out\(30),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[30]~60_combout\);

-- Location: LCCOMB_X51_Y26_N10
\MemparaReg_MUX|m_out[30]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[30]~61_combout\ = (\MemparaReg_MUX|m_out[30]~60_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[30]~60_combout\,
	datac => \ULA|Mux1~10_combout\,
	combout => \MemparaReg_MUX|m_out[30]~61_combout\);

-- Location: LCCOMB_X56_Y23_N28
\BREG|regB[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[29]~3_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(40))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a29\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(40),
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a29\,
	combout => \BREG|regB[29]~3_combout\);

-- Location: LCFF_X56_Y23_N29
\B_REG|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(29));

-- Location: LCCOMB_X57_Y27_N8
\ORIGBALU|m_out[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[29]~5_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(29) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \B_REG|sr_out\(29),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[29]~5_combout\);

-- Location: LCCOMB_X51_Y31_N0
\ULA|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~20_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (!\ORIGBALU|m_out[29]~5_combout\ & (!\ORIGAALU|m_out[29]~4_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ULA|Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[29]~5_combout\,
	datab => \ORIGAALU|m_out[29]~4_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Add1~58_combout\,
	combout => \ULA|Mux2~20_combout\);

-- Location: LCCOMB_X51_Y31_N6
\ULA|Mux2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~21_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Mux2~20_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ $ (\ALU_CTRL|alu_ctr[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Mux2~20_combout\,
	combout => \ULA|Mux2~21_combout\);

-- Location: LCCOMB_X51_Y28_N8
\ULA|Mux29~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~32_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\) # ((\ALU_CTRL|alu_ctr[0]~70_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[3]~72_combout\,
	combout => \ULA|Mux29~32_combout\);

-- Location: LCCOMB_X58_Y29_N4
\ULA|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~80_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\B_REG|sr_out\(18))))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(18)))) # (!\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \B_REG|sr_out\(19),
	datac => \B_REG|sr_out\(18),
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X54_Y30_N18
\ULA|ShiftLeft1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~58_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~80_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~81_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~80_combout\,
	combout => \ULA|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X54_Y30_N8
\ULA|ShiftLeft1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~59_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft1~58_combout\,
	combout => \ULA|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X54_Y30_N10
\ULA|ShiftLeft1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~50_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~59_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~65_combout\,
	datad => \ULA|ShiftLeft0~59_combout\,
	combout => \ULA|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X54_Y30_N30
\ULA|ShiftLeft1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~60_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~50_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~59_combout\,
	datad => \ULA|ShiftLeft1~50_combout\,
	combout => \ULA|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X57_Y30_N16
\ULA|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~110_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & (\B_REG|sr_out\(28))) # (!\ORIGAALU|m_out[0]~1_combout\ & ((\B_REG|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \B_REG|sr_out\(28),
	datac => \B_REG|sr_out\(29),
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X57_Y30_N18
\ULA|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~111_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftLeft0~110_combout\) # (\ULA|ShiftRight1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftLeft0~110_combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ULA|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X54_Y30_N28
\ULA|ShiftLeft1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~71_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~89_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~89_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~96_combout\,
	combout => \ULA|ShiftLeft1~71_combout\);

-- Location: LCCOMB_X54_Y30_N2
\ULA|ShiftLeft1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~72_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft1~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft1~71_combout\,
	combout => \ULA|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X56_Y25_N8
\ULA|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~13_combout\ = (!\ULA|Add2~4_combout\ & !\ULA|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|Mux29~13_combout\);

-- Location: LCCOMB_X50_Y30_N24
\ULA|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~14_combout\ = (\ULA|Mux29~12_combout\ & (((!\ULA|Mux29~13_combout\)))) # (!\ULA|Mux29~12_combout\ & ((\ULA|Mux29~13_combout\ & (\ULA|ShiftLeft0~111_combout\)) # (!\ULA|Mux29~13_combout\ & ((\ULA|ShiftLeft1~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|ShiftLeft0~111_combout\,
	datac => \ULA|ShiftLeft1~72_combout\,
	datad => \ULA|Mux29~13_combout\,
	combout => \ULA|Mux2~14_combout\);

-- Location: LCCOMB_X59_Y30_N10
\ULA|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~109_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftLeft0~102_combout\,
	combout => \ULA|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X50_Y30_N26
\ULA|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~15_combout\ = (\ULA|Mux29~12_combout\ & ((\ULA|Mux2~14_combout\ & (\ULA|ShiftLeft1~60_combout\)) # (!\ULA|Mux2~14_combout\ & ((\ULA|ShiftLeft0~109_combout\))))) # (!\ULA|Mux29~12_combout\ & (((\ULA|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|ShiftLeft1~60_combout\,
	datac => \ULA|Mux2~14_combout\,
	datad => \ULA|ShiftLeft0~109_combout\,
	combout => \ULA|Mux2~15_combout\);

-- Location: LCCOMB_X54_Y30_N20
\ULA|ShiftLeft1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~16_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~17_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~17_combout\,
	datad => \ULA|ShiftLeft0~22_combout\,
	combout => \ULA|ShiftLeft1~16_combout\);

-- Location: LCCOMB_X54_Y30_N22
\ULA|ShiftLeft1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~17_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~8_combout\ & (!\ULA|Add2~2_combout\))) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftLeft1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~8_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft1~16_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|ShiftLeft1~17_combout\);

-- Location: LCCOMB_X54_Y30_N24
\ULA|ShiftLeft1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~39_combout\ = (\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~17_combout\))) # (!\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~38_combout\,
	datab => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftLeft1~17_combout\,
	combout => \ULA|ShiftLeft1~39_combout\);

-- Location: LCCOMB_X50_Y29_N0
\ULA|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~5_combout\ = ((!\ORIGAALU|m_out[31]~2_combout\ & !\ULA|Mux29~17_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux2~5_combout\);

-- Location: LCCOMB_X57_Y31_N4
\ULA|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~42_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((!\ORIGAALU|m_out[0]~1_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftRight1~42_combout\);

-- Location: LCCOMB_X57_Y31_N24
\ULA|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~43_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(30))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(30))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(30),
	datab => \B_REG|sr_out\(29),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight0~43_combout\);

-- Location: LCCOMB_X57_Y31_N22
\ULA|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~43_combout\ = (\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftRight0~43_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~43_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftRight1~43_combout\);

-- Location: LCCOMB_X57_Y31_N6
\ULA|ShiftRight1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~88_combout\ = (\ULA|ShiftRight1~42_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ORIGBALU|m_out[31]~3_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datac => \ULA|ShiftRight1~42_combout\,
	datad => \ULA|ShiftRight1~43_combout\,
	combout => \ULA|ShiftRight1~88_combout\);

-- Location: LCCOMB_X52_Y28_N26
\ULA|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~119_combout\ = (\ORIGAALU|m_out[3]~31_combout\) # ((\ORIGAALU|m_out[2]~34_combout\) # ((\PC|sr_out\(3) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(3),
	datab => \ORIGAALU|m_out[3]~31_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X50_Y30_N8
\ULA|ShiftRight1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~114_combout\ = (\ULA|ShiftRight1~88_combout\ & !\ULA|ShiftLeft0~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight1~88_combout\,
	datad => \ULA|ShiftLeft0~119_combout\,
	combout => \ULA|ShiftRight1~114_combout\);

-- Location: LCCOMB_X50_Y30_N30
\ULA|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~16_combout\ = (\ULA|Mux2~6_combout\ & (\ULA|Mux2~5_combout\ & (\ULA|ShiftRight1~114_combout\))) # (!\ULA|Mux2~6_combout\ & (((\ULA|Add0~59_combout\)) # (!\ULA|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~6_combout\,
	datab => \ULA|Mux2~5_combout\,
	datac => \ULA|ShiftRight1~114_combout\,
	datad => \ULA|Add0~59_combout\,
	combout => \ULA|Mux2~16_combout\);

-- Location: LCCOMB_X50_Y30_N0
\ULA|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~17_combout\ = (\ULA|Mux2~4_combout\ & ((\ULA|Mux2~16_combout\ & (\ULA|Mux2~15_combout\)) # (!\ULA|Mux2~16_combout\ & ((\ULA|ShiftLeft1~39_combout\))))) # (!\ULA|Mux2~4_combout\ & (((\ULA|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~4_combout\,
	datab => \ULA|Mux2~15_combout\,
	datac => \ULA|ShiftLeft1~39_combout\,
	datad => \ULA|Mux2~16_combout\,
	combout => \ULA|Mux2~17_combout\);

-- Location: LCCOMB_X50_Y30_N14
\ULA|Mux2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~22_combout\ = (\ULA|Mux2~17_combout\ & (((!\ORIGAALU|m_out[31]~2_combout\) # (!\ULA|ShiftRight0~29_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ULA|ShiftRight0~29_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|Mux2~17_combout\,
	combout => \ULA|Mux2~22_combout\);

-- Location: LCCOMB_X56_Y30_N24
\ULA|Mux29~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~22_combout\ = (\ORIGAALU|m_out[3]~32_combout\) # ((\ORIGAALU|m_out[1]~36_combout\ & !\ORIGAALU|m_out[2]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|Mux29~22_combout\);

-- Location: LCCOMB_X58_Y29_N26
\ULA|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~82_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~80_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~81_combout\,
	datab => \ULA|ShiftLeft0~80_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X59_Y29_N16
\ULA|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~83_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~82_combout\,
	combout => \ULA|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X59_Y29_N28
\ULA|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~66_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~59_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~59_combout\,
	datad => \ULA|ShiftLeft0~65_combout\,
	combout => \ULA|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X59_Y29_N2
\ULA|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~84_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~66_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~83_combout\,
	datad => \ULA|ShiftLeft0~66_combout\,
	combout => \ULA|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X50_Y30_N22
\ULA|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~9_combout\ = (\ULA|Mux2~8_combout\ & (((\ULA|ShiftLeft0~84_combout\) # (!\ULA|Mux29~22_combout\)))) # (!\ULA|Mux2~8_combout\ & (\ULA|ShiftLeft0~109_combout\ & (\ULA|Mux29~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~8_combout\,
	datab => \ULA|ShiftLeft0~109_combout\,
	datac => \ULA|Mux29~22_combout\,
	datad => \ULA|ShiftLeft0~84_combout\,
	combout => \ULA|Mux2~9_combout\);

-- Location: LCCOMB_X54_Y25_N12
\BREG|regA[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[1]~1_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(12)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a1\,
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(12),
	combout => \BREG|regA[1]~1_combout\);

-- Location: LCFF_X54_Y25_N13
\A_REG|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(1));

-- Location: LCCOMB_X54_Y28_N2
\ORIGAALU|m_out[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[1]~35_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & ((\ALU_CTRL|logical_sel~0_combout\ & (\INST_REG|sr_out\(7))) # (!\ALU_CTRL|logical_sel~0_combout\ & ((\A_REG|sr_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(7),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \A_REG|sr_out\(1),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[1]~35_combout\);

-- Location: LCCOMB_X59_Y27_N8
\ULA|Mux29~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~36_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~35_combout\) # ((\PC|sr_out\(1) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \PC|sr_out\(1),
	datac => \ORIGAALU|m_out[1]~35_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	combout => \ULA|Mux29~36_combout\);

-- Location: LCCOMB_X58_Y27_N18
\ULA|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~23_combout\ = (!\ORIGAALU|m_out[1]~36_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft1~8_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft1~8_combout\,
	datad => \ULA|ShiftLeft0~22_combout\,
	combout => \ULA|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X59_Y27_N14
\ULA|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~24_combout\ = (\ULA|ShiftLeft0~23_combout\) # ((\ULA|ShiftLeft0~17_combout\ & \ULA|Mux29~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~17_combout\,
	datac => \ULA|Mux29~36_combout\,
	datad => \ULA|ShiftLeft0~23_combout\,
	combout => \ULA|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X59_Y29_N4
\ULA|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~54_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~46_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~46_combout\,
	datad => \ULA|ShiftLeft0~53_combout\,
	combout => \ULA|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X58_Y28_N12
\ULA|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~38_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[8]~35_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[8]~35_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[9]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[8]~35_combout\,
	datad => \ORIGBALU|m_out[9]~33_combout\,
	combout => \ULA|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X59_Y29_N30
\ULA|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~39_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~29_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~38_combout\,
	datad => \ULA|ShiftLeft0~29_combout\,
	combout => \ULA|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X59_Y29_N10
\ULA|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~55_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~39_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~54_combout\,
	datad => \ULA|ShiftLeft0~39_combout\,
	combout => \ULA|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X59_Y27_N2
\ULA|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~112_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~24_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~24_combout\,
	datad => \ULA|ShiftLeft0~55_combout\,
	combout => \ULA|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X50_Y30_N18
\ULA|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[4]~30_combout\ & !\ORIGAALU|m_out[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux2~3_combout\);

-- Location: LCCOMB_X57_Y30_N12
\ULA|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~56_combout\ = (\ULA|Add2~2_combout\ & (\ORIGBALU|m_out[31]~3_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datac => \ULA|ShiftRight1~43_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~56_combout\);

-- Location: LCCOMB_X57_Y30_N0
\ULA|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~91_combout\ = (\ULA|ShiftRight0~56_combout\ & ((\ULA|Add2~2_combout\ & (!\ORIGAALU|m_out[0]~1_combout\)) # (!\ULA|Add2~2_combout\ & ((\ORIGBALU|m_out[31]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~56_combout\,
	combout => \ULA|ShiftRight0~91_combout\);

-- Location: LCCOMB_X57_Y30_N30
\ULA|ShiftRight0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~125_combout\ = (!\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & \ULA|ShiftRight0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~91_combout\,
	combout => \ULA|ShiftRight0~125_combout\);

-- Location: LCCOMB_X50_Y30_N12
\ULA|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~12_combout\ = (\ULA|Mux2~11_combout\ & ((\ULA|Mux2~3_combout\) # ((!\ULA|ShiftRight0~29_combout\ & \ULA|ShiftRight0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~11_combout\,
	datab => \ULA|Mux2~3_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	datad => \ULA|ShiftRight0~125_combout\,
	combout => \ULA|Mux2~12_combout\);

-- Location: LCCOMB_X50_Y30_N2
\ULA|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~13_combout\ = (\ULA|Mux2~2_combout\ & (((\ULA|Mux2~12_combout\)))) # (!\ULA|Mux2~2_combout\ & ((\ULA|Mux2~12_combout\ & ((\ULA|ShiftLeft0~112_combout\))) # (!\ULA|Mux2~12_combout\ & (\ULA|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~2_combout\,
	datab => \ULA|Mux2~9_combout\,
	datac => \ULA|ShiftLeft0~112_combout\,
	datad => \ULA|Mux2~12_combout\,
	combout => \ULA|Mux2~13_combout\);

-- Location: LCCOMB_X50_Y30_N6
\ULA|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~18_combout\ = (\ULA|Mux2~7_combout\ & ((\ULA|Mux29~32_combout\ & ((\ULA|Mux2~13_combout\))) # (!\ULA|Mux29~32_combout\ & (\ULA|Mux2~22_combout\)))) # (!\ULA|Mux2~7_combout\ & (!\ULA|Mux29~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~7_combout\,
	datab => \ULA|Mux29~32_combout\,
	datac => \ULA|Mux2~22_combout\,
	datad => \ULA|Mux2~13_combout\,
	combout => \ULA|Mux2~18_combout\);

-- Location: LCCOMB_X50_Y30_N28
\ULA|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~19_combout\ = (\ULA|Mux29~30_combout\ & (((\ULA|Mux2~18_combout\)))) # (!\ULA|Mux29~30_combout\ & ((\ORIGBALU|m_out[29]~5_combout\ & ((\ORIGAALU|m_out[29]~4_combout\) # (!\ULA|Mux2~18_combout\))) # (!\ORIGBALU|m_out[29]~5_combout\ & 
-- (\ORIGAALU|m_out[29]~4_combout\ & !\ULA|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~30_combout\,
	datab => \ORIGBALU|m_out[29]~5_combout\,
	datac => \ORIGAALU|m_out[29]~4_combout\,
	datad => \ULA|Mux2~18_combout\,
	combout => \ULA|Mux2~19_combout\);

-- Location: LCCOMB_X50_Y30_N4
\PC|sr_out[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[29]~27_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|Mux2~21_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux2~21_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Mux2~19_combout\,
	combout => \PC|sr_out[29]~27_combout\);

-- Location: LCFF_X50_Y30_N5
\ULA_OUT|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(29));

-- Location: LCFF_X54_Y24_N25
\DATA_MEM_REG|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(29));

-- Location: LCCOMB_X54_Y24_N24
\MemparaReg_MUX|m_out[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[29]~58_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(29)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(29),
	datac => \DATA_MEM_REG|sr_out\(29),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[29]~58_combout\);

-- Location: LCCOMB_X54_Y24_N18
\MemparaReg_MUX|m_out[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[29]~59_combout\ = (\MemparaReg_MUX|m_out[29]~58_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \PC|sr_out[29]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[29]~58_combout\,
	datad => \PC|sr_out[29]~27_combout\,
	combout => \MemparaReg_MUX|m_out[29]~59_combout\);

-- Location: LCCOMB_X58_Y24_N26
\BREG|regA[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[18]~18_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(29))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(29),
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a18\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[18]~18_combout\);

-- Location: LCFF_X53_Y28_N25
\A_REG|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regA[18]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(18));

-- Location: LCCOMB_X53_Y28_N24
\ORIGAALU|m_out[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[18]~15_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(18) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \PC|sr_out\(18),
	datac => \A_REG|sr_out\(18),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[18]~15_combout\);

-- Location: LCCOMB_X56_Y28_N0
\ULA|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_combout\ = (\ORIGAALU|m_out[0]~1_combout\ & (\ORIGBALU|m_out[0]~2_combout\ $ (VCC))) # (!\ORIGAALU|m_out[0]~1_combout\ & (\ORIGBALU|m_out[0]~2_combout\ & VCC))
-- \ULA|Add0~2\ = CARRY((\ORIGAALU|m_out[0]~1_combout\ & \ORIGBALU|m_out[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGBALU|m_out[0]~2_combout\,
	datad => VCC,
	combout => \ULA|Add0~1_combout\,
	cout => \ULA|Add0~2\);

-- Location: LCCOMB_X56_Y28_N4
\ULA|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = ((\ORIGBALU|m_out[2]~47_combout\ $ (\ORIGAALU|m_out[2]~34_combout\ $ (!\ULA|Add0~4\)))) # (GND)
-- \ULA|Add0~6\ = CARRY((\ORIGBALU|m_out[2]~47_combout\ & ((\ORIGAALU|m_out[2]~34_combout\) # (!\ULA|Add0~4\))) # (!\ORIGBALU|m_out[2]~47_combout\ & (\ORIGAALU|m_out[2]~34_combout\ & !\ULA|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[2]~47_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datad => VCC,
	cin => \ULA|Add0~4\,
	combout => \ULA|Add0~5_combout\,
	cout => \ULA|Add0~6\);

-- Location: LCCOMB_X56_Y28_N6
\ULA|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~7_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\ & (\ULA|Add0~6\ & VCC)) # (!\ORIGBALU|m_out[3]~45_combout\ & (!\ULA|Add0~6\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\ & 
-- (!\ULA|Add0~6\)) # (!\ORIGBALU|m_out[3]~45_combout\ & ((\ULA|Add0~6\) # (GND)))))
-- \ULA|Add0~8\ = CARRY((\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGBALU|m_out[3]~45_combout\ & !\ULA|Add0~6\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((!\ULA|Add0~6\) # (!\ORIGBALU|m_out[3]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGBALU|m_out[3]~45_combout\,
	datad => VCC,
	cin => \ULA|Add0~6\,
	combout => \ULA|Add0~7_combout\,
	cout => \ULA|Add0~8\);

-- Location: LCCOMB_X56_Y28_N8
\ULA|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = ((\ORIGBALU|m_out[4]~43_combout\ $ (\ORIGAALU|m_out[4]~30_combout\ $ (!\ULA|Add0~8\)))) # (GND)
-- \ULA|Add0~10\ = CARRY((\ORIGBALU|m_out[4]~43_combout\ & ((\ORIGAALU|m_out[4]~30_combout\) # (!\ULA|Add0~8\))) # (!\ORIGBALU|m_out[4]~43_combout\ & (\ORIGAALU|m_out[4]~30_combout\ & !\ULA|Add0~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[4]~43_combout\,
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datad => VCC,
	cin => \ULA|Add0~8\,
	combout => \ULA|Add0~9_combout\,
	cout => \ULA|Add0~10\);

-- Location: LCCOMB_X56_Y28_N10
\ULA|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = (\ORIGAALU|m_out[5]~28_combout\ & ((\ORIGBALU|m_out[5]~41_combout\ & (\ULA|Add0~10\ & VCC)) # (!\ORIGBALU|m_out[5]~41_combout\ & (!\ULA|Add0~10\)))) # (!\ORIGAALU|m_out[5]~28_combout\ & ((\ORIGBALU|m_out[5]~41_combout\ & 
-- (!\ULA|Add0~10\)) # (!\ORIGBALU|m_out[5]~41_combout\ & ((\ULA|Add0~10\) # (GND)))))
-- \ULA|Add0~12\ = CARRY((\ORIGAALU|m_out[5]~28_combout\ & (!\ORIGBALU|m_out[5]~41_combout\ & !\ULA|Add0~10\)) # (!\ORIGAALU|m_out[5]~28_combout\ & ((!\ULA|Add0~10\) # (!\ORIGBALU|m_out[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datad => VCC,
	cin => \ULA|Add0~10\,
	combout => \ULA|Add0~11_combout\,
	cout => \ULA|Add0~12\);

-- Location: LCCOMB_X56_Y28_N12
\ULA|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_combout\ = ((\ORIGBALU|m_out[6]~39_combout\ $ (\ORIGAALU|m_out[6]~27_combout\ $ (!\ULA|Add0~12\)))) # (GND)
-- \ULA|Add0~14\ = CARRY((\ORIGBALU|m_out[6]~39_combout\ & ((\ORIGAALU|m_out[6]~27_combout\) # (!\ULA|Add0~12\))) # (!\ORIGBALU|m_out[6]~39_combout\ & (\ORIGAALU|m_out[6]~27_combout\ & !\ULA|Add0~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[6]~39_combout\,
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datad => VCC,
	cin => \ULA|Add0~12\,
	combout => \ULA|Add0~13_combout\,
	cout => \ULA|Add0~14\);

-- Location: LCCOMB_X56_Y28_N18
\ULA|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~19_combout\ = (\ORIGBALU|m_out[9]~33_combout\ & ((\ORIGAALU|m_out[9]~24_combout\ & (\ULA|Add0~18\ & VCC)) # (!\ORIGAALU|m_out[9]~24_combout\ & (!\ULA|Add0~18\)))) # (!\ORIGBALU|m_out[9]~33_combout\ & ((\ORIGAALU|m_out[9]~24_combout\ & 
-- (!\ULA|Add0~18\)) # (!\ORIGAALU|m_out[9]~24_combout\ & ((\ULA|Add0~18\) # (GND)))))
-- \ULA|Add0~20\ = CARRY((\ORIGBALU|m_out[9]~33_combout\ & (!\ORIGAALU|m_out[9]~24_combout\ & !\ULA|Add0~18\)) # (!\ORIGBALU|m_out[9]~33_combout\ & ((!\ULA|Add0~18\) # (!\ORIGAALU|m_out[9]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[9]~33_combout\,
	datab => \ORIGAALU|m_out[9]~24_combout\,
	datad => VCC,
	cin => \ULA|Add0~18\,
	combout => \ULA|Add0~19_combout\,
	cout => \ULA|Add0~20\);

-- Location: LCCOMB_X56_Y28_N24
\ULA|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~25_combout\ = ((\ORIGBALU|m_out[12]~27_combout\ $ (\ORIGAALU|m_out[12]~21_combout\ $ (!\ULA|Add0~24\)))) # (GND)
-- \ULA|Add0~26\ = CARRY((\ORIGBALU|m_out[12]~27_combout\ & ((\ORIGAALU|m_out[12]~21_combout\) # (!\ULA|Add0~24\))) # (!\ORIGBALU|m_out[12]~27_combout\ & (\ORIGAALU|m_out[12]~21_combout\ & !\ULA|Add0~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[12]~27_combout\,
	datab => \ORIGAALU|m_out[12]~21_combout\,
	datad => VCC,
	cin => \ULA|Add0~24\,
	combout => \ULA|Add0~25_combout\,
	cout => \ULA|Add0~26\);

-- Location: LCCOMB_X56_Y28_N26
\ULA|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~27_combout\ = (\ORIGAALU|m_out[13]~20_combout\ & ((\ORIGBALU|m_out[13]~25_combout\ & (\ULA|Add0~26\ & VCC)) # (!\ORIGBALU|m_out[13]~25_combout\ & (!\ULA|Add0~26\)))) # (!\ORIGAALU|m_out[13]~20_combout\ & ((\ORIGBALU|m_out[13]~25_combout\ & 
-- (!\ULA|Add0~26\)) # (!\ORIGBALU|m_out[13]~25_combout\ & ((\ULA|Add0~26\) # (GND)))))
-- \ULA|Add0~28\ = CARRY((\ORIGAALU|m_out[13]~20_combout\ & (!\ORIGBALU|m_out[13]~25_combout\ & !\ULA|Add0~26\)) # (!\ORIGAALU|m_out[13]~20_combout\ & ((!\ULA|Add0~26\) # (!\ORIGBALU|m_out[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[13]~20_combout\,
	datab => \ORIGBALU|m_out[13]~25_combout\,
	datad => VCC,
	cin => \ULA|Add0~26\,
	combout => \ULA|Add0~27_combout\,
	cout => \ULA|Add0~28\);

-- Location: LCCOMB_X56_Y28_N28
\ULA|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_combout\ = ((\ORIGAALU|m_out[14]~19_combout\ $ (\ORIGBALU|m_out[14]~23_combout\ $ (!\ULA|Add0~28\)))) # (GND)
-- \ULA|Add0~30\ = CARRY((\ORIGAALU|m_out[14]~19_combout\ & ((\ORIGBALU|m_out[14]~23_combout\) # (!\ULA|Add0~28\))) # (!\ORIGAALU|m_out[14]~19_combout\ & (\ORIGBALU|m_out[14]~23_combout\ & !\ULA|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[14]~19_combout\,
	datab => \ORIGBALU|m_out[14]~23_combout\,
	datad => VCC,
	cin => \ULA|Add0~28\,
	combout => \ULA|Add0~29_combout\,
	cout => \ULA|Add0~30\);

-- Location: LCCOMB_X56_Y28_N30
\ULA|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~31_combout\ = (\ORIGBALU|m_out[15]~21_combout\ & ((\ORIGAALU|m_out[15]~18_combout\ & (\ULA|Add0~30\ & VCC)) # (!\ORIGAALU|m_out[15]~18_combout\ & (!\ULA|Add0~30\)))) # (!\ORIGBALU|m_out[15]~21_combout\ & ((\ORIGAALU|m_out[15]~18_combout\ & 
-- (!\ULA|Add0~30\)) # (!\ORIGAALU|m_out[15]~18_combout\ & ((\ULA|Add0~30\) # (GND)))))
-- \ULA|Add0~32\ = CARRY((\ORIGBALU|m_out[15]~21_combout\ & (!\ORIGAALU|m_out[15]~18_combout\ & !\ULA|Add0~30\)) # (!\ORIGBALU|m_out[15]~21_combout\ & ((!\ULA|Add0~30\) # (!\ORIGAALU|m_out[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[15]~21_combout\,
	datab => \ORIGAALU|m_out[15]~18_combout\,
	datad => VCC,
	cin => \ULA|Add0~30\,
	combout => \ULA|Add0~31_combout\,
	cout => \ULA|Add0~32\);

-- Location: LCCOMB_X56_Y27_N0
\ULA|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_combout\ = ((\ORIGAALU|m_out[16]~17_combout\ $ (\ORIGBALU|m_out[16]~19_combout\ $ (!\ULA|Add0~32\)))) # (GND)
-- \ULA|Add0~34\ = CARRY((\ORIGAALU|m_out[16]~17_combout\ & ((\ORIGBALU|m_out[16]~19_combout\) # (!\ULA|Add0~32\))) # (!\ORIGAALU|m_out[16]~17_combout\ & (\ORIGBALU|m_out[16]~19_combout\ & !\ULA|Add0~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[16]~17_combout\,
	datab => \ORIGBALU|m_out[16]~19_combout\,
	datad => VCC,
	cin => \ULA|Add0~32\,
	combout => \ULA|Add0~33_combout\,
	cout => \ULA|Add0~34\);

-- Location: LCCOMB_X56_Y27_N6
\ULA|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~39_combout\ = (\ORIGBALU|m_out[19]~15_combout\ & ((\ORIGAALU|m_out[19]~14_combout\ & (\ULA|Add0~38\ & VCC)) # (!\ORIGAALU|m_out[19]~14_combout\ & (!\ULA|Add0~38\)))) # (!\ORIGBALU|m_out[19]~15_combout\ & ((\ORIGAALU|m_out[19]~14_combout\ & 
-- (!\ULA|Add0~38\)) # (!\ORIGAALU|m_out[19]~14_combout\ & ((\ULA|Add0~38\) # (GND)))))
-- \ULA|Add0~40\ = CARRY((\ORIGBALU|m_out[19]~15_combout\ & (!\ORIGAALU|m_out[19]~14_combout\ & !\ULA|Add0~38\)) # (!\ORIGBALU|m_out[19]~15_combout\ & ((!\ULA|Add0~38\) # (!\ORIGAALU|m_out[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[19]~15_combout\,
	datab => \ORIGAALU|m_out[19]~14_combout\,
	datad => VCC,
	cin => \ULA|Add0~38\,
	combout => \ULA|Add0~39_combout\,
	cout => \ULA|Add0~40\);

-- Location: LCCOMB_X56_Y27_N8
\ULA|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_combout\ = ((\ORIGAALU|m_out[20]~13_combout\ $ (\ORIGBALU|m_out[20]~14_combout\ $ (!\ULA|Add0~40\)))) # (GND)
-- \ULA|Add0~42\ = CARRY((\ORIGAALU|m_out[20]~13_combout\ & ((\ORIGBALU|m_out[20]~14_combout\) # (!\ULA|Add0~40\))) # (!\ORIGAALU|m_out[20]~13_combout\ & (\ORIGBALU|m_out[20]~14_combout\ & !\ULA|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[20]~13_combout\,
	datab => \ORIGBALU|m_out[20]~14_combout\,
	datad => VCC,
	cin => \ULA|Add0~40\,
	combout => \ULA|Add0~41_combout\,
	cout => \ULA|Add0~42\);

-- Location: LCCOMB_X52_Y27_N24
\ULA|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~0_combout\ = (\ULA|Add2~8_combout\) # ((\ULA|ShiftRight0~29_combout\) # (!\ORIGAALU|m_out[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux20~0_combout\);

-- Location: LCCOMB_X54_Y28_N6
\ULA|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~16_combout\ = (!\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~17_combout\) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftLeft1~17_combout\,
	combout => \ULA|Mux10~16_combout\);

-- Location: LCCOMB_X56_Y31_N0
\ULA|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~45_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(28))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(28))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(28),
	datab => \B_REG|sr_out\(27),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~45_combout\);

-- Location: LCCOMB_X56_Y31_N30
\ULA|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~46_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\B_REG|sr_out\(26))))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(26)))) # (!\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(25),
	datab => \B_REG|sr_out\(26),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~46_combout\);

-- Location: LCCOMB_X56_Y31_N16
\ULA|ShiftRight1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~90_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~45_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~45_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~46_combout\,
	combout => \ULA|ShiftRight1~90_combout\);

-- Location: LCCOMB_X60_Y28_N8
\ULA|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~50_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\B_REG|sr_out\(22))))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(22)))) # (!\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(21),
	datab => \B_REG|sr_out\(22),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~50_combout\);

-- Location: LCCOMB_X56_Y31_N10
\ULA|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~49_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\B_REG|sr_out\(24))))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(24)))) # (!\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(23),
	datab => \B_REG|sr_out\(24),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~49_combout\);

-- Location: LCCOMB_X56_Y31_N28
\ULA|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~51_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~49_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~50_combout\,
	datad => \ULA|ShiftRight1~49_combout\,
	combout => \ULA|ShiftRight1~51_combout\);

-- Location: LCCOMB_X56_Y31_N26
\ULA|ShiftRight1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~89_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (!\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~51_combout\,
	combout => \ULA|ShiftRight1~89_combout\);

-- Location: LCCOMB_X56_Y31_N6
\ULA|ShiftRight1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~91_combout\ = (\ULA|ShiftRight1~89_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~90_combout\,
	datad => \ULA|ShiftRight1~89_combout\,
	combout => \ULA|ShiftRight1~91_combout\);

-- Location: LCCOMB_X56_Y30_N28
\ULA|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~18_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((!\ORIGAALU|m_out[2]~34_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux11~18_combout\);

-- Location: LCCOMB_X56_Y30_N10
\ULA|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~8_combout\ = (\ULA|Mux11~18_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~88_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftRight1~88_combout\,
	datac => \ULA|ShiftRight1~91_combout\,
	datad => \ULA|Mux11~18_combout\,
	combout => \ULA|Mux10~8_combout\);

-- Location: LCCOMB_X53_Y22_N26
\ULA|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~9_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (\ULA|Mux10~16_combout\ & (!\ULA|ShiftRight0~29_combout\))) # (!\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Mux10~16_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	datad => \ULA|Mux10~8_combout\,
	combout => \ULA|Mux10~9_combout\);

-- Location: LCCOMB_X53_Y22_N12
\ULA|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~10_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux10~9_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux10~9_combout\ & ((\ULA|ShiftLeft1~60_combout\))) # (!\ULA|Mux10~9_combout\ & (\ULA|ShiftLeft1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~38_combout\,
	datab => \ULA|ShiftLeft1~60_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux10~9_combout\,
	combout => \ULA|Mux10~10_combout\);

-- Location: LCCOMB_X53_Y22_N18
\ULA|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~11_combout\ = (\ULA|Mux10~7_combout\ & (((\ULA|Mux10~10_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ULA|Mux10~7_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Add0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~7_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Add0~43_combout\,
	datad => \ULA|Mux10~10_combout\,
	combout => \ULA|Mux10~11_combout\);

-- Location: LCCOMB_X53_Y22_N4
\ULA|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~12_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~42_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux10~11_combout\))))) # (!\ULA|Mux20~5_combout\ & (((!\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~5_combout\,
	datab => \ULA|Add1~42_combout\,
	datac => \ULA|Mux20~6_combout\,
	datad => \ULA|Mux10~11_combout\,
	combout => \ULA|Mux10~12_combout\);

-- Location: LCCOMB_X57_Y30_N4
\ULA|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~48_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~49_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~49_combout\,
	datac => \ULA|ShiftRight1~50_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~48_combout\);

-- Location: LCCOMB_X57_Y30_N28
\ULA|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~54_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~45_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~45_combout\,
	datac => \ULA|ShiftRight1~46_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~54_combout\);

-- Location: LCCOMB_X57_Y30_N8
\ULA|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~93_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~54_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight0~48_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~54_combout\,
	combout => \ULA|ShiftRight0~93_combout\);

-- Location: LCCOMB_X57_Y30_N22
\ULA|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~92_combout\ = (!\ULA|Add2~4_combout\ & (\ULA|Add2~6_combout\ & \ULA|ShiftRight0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~91_combout\,
	combout => \ULA|ShiftRight0~92_combout\);

-- Location: LCCOMB_X57_Y30_N26
\ULA|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~94_combout\ = (\ULA|ShiftRight0~92_combout\) # ((\ULA|ShiftRight0~52_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~52_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~93_combout\,
	datad => \ULA|ShiftRight0~92_combout\,
	combout => \ULA|ShiftRight0~94_combout\);

-- Location: LCCOMB_X59_Y27_N26
\ULA|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~15_combout\ = (\ULA|Mux23~1_combout\ & ((\ULA|ShiftLeft0~23_combout\) # ((\ULA|ShiftLeft0~17_combout\ & \ULA|Mux29~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~17_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ULA|Mux29~36_combout\,
	datad => \ULA|ShiftLeft0~23_combout\,
	combout => \ULA|Mux10~15_combout\);

-- Location: LCCOMB_X52_Y27_N18
\ULA|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~4_combout\ = (\ORIGAALU|m_out[31]~2_combout\) # ((\ORIGAALU|m_out[3]~32_combout\ & !\ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux20~4_combout\);

-- Location: LCCOMB_X52_Y27_N6
\ULA|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~20_combout\ = (\ULA|Mux29~17_combout\ & (((!\ULA|Add2~8_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux20~20_combout\);

-- Location: LCCOMB_X53_Y22_N10
\ULA|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~5_combout\ = (\ULA|Mux20~4_combout\ & (\ULA|ShiftRight0~94_combout\ & ((\ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & (((\ULA|Mux10~15_combout\) # (!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|ShiftRight0~94_combout\,
	datac => \ULA|Mux10~15_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux10~5_combout\);

-- Location: LCCOMB_X53_Y22_N0
\ULA|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~6_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux10~5_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux10~5_combout\ & ((\ULA|ShiftLeft0~84_combout\))) # (!\ULA|Mux10~5_combout\ & (\ULA|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftLeft0~55_combout\,
	datac => \ULA|ShiftLeft0~84_combout\,
	datad => \ULA|Mux10~5_combout\,
	combout => \ULA|Mux10~6_combout\);

-- Location: LCCOMB_X53_Y22_N30
\ULA|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~13_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux10~12_combout\ & ((\ULA|Mux10~6_combout\))) # (!\ULA|Mux10~12_combout\ & (\ULA|a32~48_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~48_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux10~12_combout\,
	datad => \ULA|Mux10~6_combout\,
	combout => \ULA|Mux10~13_combout\);

-- Location: LCCOMB_X53_Y22_N28
\ULA|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux10~14_combout\ = (\ULA|Mux10~4_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux10~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datab => \ULA|Mux10~4_combout\,
	datad => \ULA|Mux10~13_combout\,
	combout => \ULA|Mux10~14_combout\);

-- Location: LCCOMB_X53_Y22_N20
\PC|sr_out[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[21]~20_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux10~14_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(21),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux10~14_combout\,
	combout => \PC|sr_out[21]~20_combout\);

-- Location: LCFF_X53_Y22_N21
\PC|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[21]~20_combout\,
	sdata => \INST_REG|sr_out\(19),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(21));

-- Location: LCCOMB_X53_Y24_N28
\BREG|regA[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[21]~21_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(32)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a21\,
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(32),
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[21]~21_combout\);

-- Location: LCFF_X53_Y24_N29
\A_REG|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(21));

-- Location: LCCOMB_X53_Y24_N22
\ORIGAALU|m_out[21]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[21]~12_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (!\ALU_CTRL|logical_sel~0_combout\ & ((\A_REG|sr_out\(21))))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|logical_sel~0_combout\,
	datab => \PC|sr_out\(21),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \A_REG|sr_out\(21),
	combout => \ORIGAALU|m_out[21]~12_combout\);

-- Location: LCCOMB_X53_Y24_N8
\ULA|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~8_combout\ = (\ORIGAALU|m_out[22]~11_combout\) # ((\ORIGAALU|m_out[21]~12_combout\) # ((\ORIGAALU|m_out[20]~13_combout\) # (\ORIGAALU|m_out[23]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[22]~11_combout\,
	datab => \ORIGAALU|m_out[21]~12_combout\,
	datac => \ORIGAALU|m_out[20]~13_combout\,
	datad => \ORIGAALU|m_out[23]~10_combout\,
	combout => \ULA|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X54_Y25_N24
\ULA|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~9_combout\ = (\ORIGAALU|m_out[19]~14_combout\) # ((\ORIGAALU|m_out[18]~15_combout\) # ((\ORIGAALU|m_out[16]~17_combout\) # (\ORIGAALU|m_out[17]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[19]~14_combout\,
	datab => \ORIGAALU|m_out[18]~15_combout\,
	datac => \ORIGAALU|m_out[16]~17_combout\,
	datad => \ORIGAALU|m_out[17]~16_combout\,
	combout => \ULA|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X52_Y27_N0
\ULA|ShiftLeft0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~6_combout\ = (\ORIGAALU|m_out[29]~4_combout\) # ((\ORIGAALU|m_out[30]~3_combout\) # ((\ORIGAALU|m_out[28]~5_combout\) # (\ORIGAALU|m_out[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[29]~4_combout\,
	datab => \ORIGAALU|m_out[30]~3_combout\,
	datac => \ORIGAALU|m_out[28]~5_combout\,
	datad => \ORIGAALU|m_out[31]~2_combout\,
	combout => \ULA|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X52_Y27_N2
\ULA|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~10_combout\ = (\ULA|ShiftLeft0~7_combout\) # ((\ULA|ShiftLeft0~8_combout\) # ((\ULA|ShiftLeft0~9_combout\) # (\ULA|ShiftLeft0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~7_combout\,
	datab => \ULA|ShiftLeft0~8_combout\,
	datac => \ULA|ShiftLeft0~9_combout\,
	datad => \ULA|ShiftLeft0~6_combout\,
	combout => \ULA|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X52_Y27_N4
\ULA|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~1_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (!\ULA|ShiftLeft0~13_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & !\ULA|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|ShiftLeft0~13_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|Mux23~1_combout\);

-- Location: LCCOMB_X58_Y23_N2
\ULA|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~26_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~19_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~25_combout\,
	datac => \ULA|ShiftLeft0~19_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X58_Y23_N6
\ULA|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~15_combout\ = (\ULA|Mux23~1_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~15_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ULA|ShiftLeft0~15_combout\,
	datad => \ULA|ShiftLeft0~26_combout\,
	combout => \ULA|Mux9~15_combout\);

-- Location: LCCOMB_X61_Y25_N14
\ULA|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~98_combout\ = (\ULA|ShiftRight0~69_combout\ & (!\ULA|Add2~4_combout\ & (!\ULA|Add2~2_combout\ & \ULA|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~69_combout\,
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftRight0~98_combout\);

-- Location: LCCOMB_X57_Y29_N12
\ULA|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~6_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(29))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(29))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(29),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(28),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~6_combout\);

-- Location: LCCOMB_X56_Y29_N6
\ULA|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~8_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(27))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(27))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(27),
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \B_REG|sr_out\(26),
	combout => \ULA|ShiftRight1~8_combout\);

-- Location: LCCOMB_X56_Y25_N14
\ULA|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~100_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~6_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ULA|ShiftRight1~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight1~8_combout\,
	combout => \ULA|ShiftRight0~100_combout\);

-- Location: LCCOMB_X57_Y29_N28
\ULA|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~9_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(25))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(25))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(25),
	datab => \B_REG|sr_out\(24),
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~9_combout\);

-- Location: LCCOMB_X57_Y29_N30
\ULA|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~12_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(23))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(23)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(22),
	datac => \B_REG|sr_out\(23),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~12_combout\);

-- Location: LCCOMB_X61_Y25_N28
\ULA|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~99_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~9_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ULA|ShiftRight1~9_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight1~12_combout\,
	combout => \ULA|ShiftRight0~99_combout\);

-- Location: LCCOMB_X61_Y25_N26
\ULA|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~101_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|ShiftRight0~100_combout\) # (\ULA|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~100_combout\,
	datad => \ULA|ShiftRight0~99_combout\,
	combout => \ULA|ShiftRight0~101_combout\);

-- Location: LCCOMB_X61_Y25_N24
\ULA|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~102_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight0~98_combout\) # ((!\ULA|Add2~6_combout\ & \ULA|ShiftRight0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight0~98_combout\,
	datad => \ULA|ShiftRight0~101_combout\,
	combout => \ULA|ShiftRight0~102_combout\);

-- Location: LCCOMB_X53_Y23_N4
\ULA|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~10_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|Mux20~20_combout\ & \ULA|ShiftRight0~102_combout\)))) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux9~15_combout\) # ((!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux9~15_combout\,
	datac => \ULA|Mux20~20_combout\,
	datad => \ULA|ShiftRight0~102_combout\,
	combout => \ULA|Mux9~10_combout\);

-- Location: LCCOMB_X53_Y23_N14
\ULA|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~11_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux9~10_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux9~10_combout\ & (\ULA|ShiftLeft0~88_combout\)) # (!\ULA|Mux9~10_combout\ & ((\ULA|ShiftLeft0~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~88_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux9~10_combout\,
	datad => \ULA|ShiftLeft0~58_combout\,
	combout => \ULA|Mux9~11_combout\);

-- Location: LCCOMB_X57_Y25_N28
\ULA|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~60_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~9_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~9_combout\,
	datad => \ULA|ShiftRight1~12_combout\,
	combout => \ULA|ShiftRight1~60_combout\);

-- Location: LCCOMB_X57_Y25_N4
\ULA|ShiftRight1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~95_combout\ = (\ULA|ShiftRight1~94_combout\) # ((!\ORIGAALU|m_out[2]~34_combout\ & (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~94_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight1~60_combout\,
	combout => \ULA|ShiftRight1~95_combout\);

-- Location: LCCOMB_X57_Y25_N2
\ULA|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~3_combout\ = (\ULA|Mux9~2_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight0~65_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~2_combout\,
	datab => \ULA|ShiftRight0~65_combout\,
	datac => \ULA|ShiftRight1~95_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|Mux9~3_combout\);

-- Location: LCCOMB_X53_Y25_N26
\ULA|ShiftLeft1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~20_combout\ = (!\ULA|Add2~6_combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~9_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~19_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~9_combout\,
	combout => \ULA|ShiftLeft1~20_combout\);

-- Location: LCCOMB_X53_Y23_N28
\ULA|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~4_combout\ = (\ULA|ShiftRight0~29_combout\) # ((\ULA|Add2~8_combout\ & (!\ULA|ShiftLeft1~20_combout\)) # (!\ULA|Add2~8_combout\ & ((\ULA|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|ShiftLeft1~20_combout\,
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux9~4_combout\);

-- Location: LCCOMB_X53_Y23_N2
\ULA|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~5_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((!\ULA|Mux9~4_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (!\ULA|Mux29~17_combout\ & (\ULA|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux9~3_combout\,
	datad => \ULA|Mux9~4_combout\,
	combout => \ULA|Mux9~5_combout\);

-- Location: LCCOMB_X53_Y23_N8
\ULA|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~6_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux9~5_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux9~5_combout\ & (\ULA|ShiftLeft1~64_combout\)) # (!\ULA|Mux9~5_combout\ & ((\ULA|ShiftLeft1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~64_combout\,
	datab => \ULA|ShiftLeft1~42_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux9~5_combout\,
	combout => \ULA|Mux9~6_combout\);

-- Location: LCCOMB_X53_Y23_N26
\ULA|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~7_combout\ = (\ORIGAALU|m_out[22]~11_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGBALU|m_out[22]~12_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGAALU|m_out[22]~11_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGBALU|m_out[22]~12_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[22]~11_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ORIGBALU|m_out[22]~12_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux9~7_combout\);

-- Location: LCCOMB_X53_Y23_N12
\ULA|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~8_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux9~7_combout\ & ((\ULA|Mux9~6_combout\))) # (!\ULA|Mux9~7_combout\ & (\ULA|Add0~45_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ULA|Add0~45_combout\,
	datac => \ULA|Mux9~6_combout\,
	datad => \ULA|Mux9~7_combout\,
	combout => \ULA|Mux9~8_combout\);

-- Location: LCCOMB_X53_Y23_N30
\ULA|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~9_combout\ = (\ULA|Mux20~6_combout\ & (((!\ULA|Mux20~5_combout\)) # (!\ULA|Add1~44_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux20~5_combout\ & !\ULA|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~44_combout\,
	datab => \ULA|Mux20~6_combout\,
	datac => \ULA|Mux20~5_combout\,
	datad => \ULA|Mux9~8_combout\,
	combout => \ULA|Mux9~9_combout\);

-- Location: LCCOMB_X53_Y23_N0
\ULA|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~12_combout\ = (\ULA|Mux23~15_combout\ & ((\ULA|Mux20~3_combout\ & ((\ULA|Mux9~11_combout\) # (\ULA|Mux9~9_combout\))) # (!\ULA|Mux20~3_combout\ & ((!\ULA|Mux9~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux9~11_combout\,
	datad => \ULA|Mux9~9_combout\,
	combout => \ULA|Mux9~12_combout\);

-- Location: LCCOMB_X53_Y23_N18
\ULA|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~13_combout\ = (\ORIGBALU|m_out[22]~12_combout\ & (((!\ORIGAALU|m_out[22]~11_combout\ & \ULA|Mux9~12_combout\)))) # (!\ORIGBALU|m_out[22]~12_combout\ & ((\ORIGAALU|m_out[22]~11_combout\ & ((\ULA|Mux9~12_combout\))) # 
-- (!\ORIGAALU|m_out[22]~11_combout\ & (\ULA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[22]~12_combout\,
	datab => \ULA|Mux23~2_combout\,
	datac => \ORIGAALU|m_out[22]~11_combout\,
	datad => \ULA|Mux9~12_combout\,
	combout => \ULA|Mux9~13_combout\);

-- Location: LCCOMB_X53_Y23_N24
\ULA|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux9~14_combout\ = (\ULA|Mux9~13_combout\) # ((\ULA|Mux9~12_combout\ & !\ULA|Mux9~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux9~12_combout\,
	datac => \ULA|Mux9~9_combout\,
	datad => \ULA|Mux9~13_combout\,
	combout => \ULA|Mux9~14_combout\);

-- Location: LCFF_X53_Y23_N25
\ULA_OUT|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux9~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(22));

-- Location: LCCOMB_X53_Y24_N24
\PC|sr_out[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[22]~21_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux9~14_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(22),
	datad => \ULA|Mux9~14_combout\,
	combout => \PC|sr_out[22]~21_combout\);

-- Location: LCFF_X53_Y24_N25
\PC|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[22]~21_combout\,
	sdata => \INST_REG|sr_out\(20),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(22));

-- Location: LCFF_X54_Y23_N13
\BREG|breg32_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(33));

-- Location: LCCOMB_X53_Y24_N10
\BREG|regA[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[22]~22_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(33)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a22\,
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(33),
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[22]~22_combout\);

-- Location: LCFF_X53_Y24_N11
\A_REG|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(22));

-- Location: LCCOMB_X53_Y24_N16
\ORIGAALU|m_out[22]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[22]~11_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (!\ALU_CTRL|logical_sel~0_combout\ & ((\A_REG|sr_out\(22))))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|logical_sel~0_combout\,
	datab => \PC|sr_out\(22),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \A_REG|sr_out\(22),
	combout => \ORIGAALU|m_out[22]~11_combout\);

-- Location: LCCOMB_X54_Y31_N16
\ULA|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~48_combout\ = ((\ORIGBALU|m_out[24]~10_combout\ $ (\ORIGAALU|m_out[24]~9_combout\ $ (\ULA|Add1~47\)))) # (GND)
-- \ULA|Add1~49\ = CARRY((\ORIGBALU|m_out[24]~10_combout\ & (\ORIGAALU|m_out[24]~9_combout\ & !\ULA|Add1~47\)) # (!\ORIGBALU|m_out[24]~10_combout\ & ((\ORIGAALU|m_out[24]~9_combout\) # (!\ULA|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[24]~10_combout\,
	datab => \ORIGAALU|m_out[24]~9_combout\,
	datad => VCC,
	cin => \ULA|Add1~47\,
	combout => \ULA|Add1~48_combout\,
	cout => \ULA|Add1~49\);

-- Location: LCCOMB_X54_Y31_N18
\ULA|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~50_combout\ = (\ORIGAALU|m_out[25]~8_combout\ & ((\ORIGBALU|m_out[25]~9_combout\ & (!\ULA|Add1~49\)) # (!\ORIGBALU|m_out[25]~9_combout\ & (\ULA|Add1~49\ & VCC)))) # (!\ORIGAALU|m_out[25]~8_combout\ & ((\ORIGBALU|m_out[25]~9_combout\ & 
-- ((\ULA|Add1~49\) # (GND))) # (!\ORIGBALU|m_out[25]~9_combout\ & (!\ULA|Add1~49\))))
-- \ULA|Add1~51\ = CARRY((\ORIGAALU|m_out[25]~8_combout\ & (\ORIGBALU|m_out[25]~9_combout\ & !\ULA|Add1~49\)) # (!\ORIGAALU|m_out[25]~8_combout\ & ((\ORIGBALU|m_out[25]~9_combout\) # (!\ULA|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[25]~8_combout\,
	datab => \ORIGBALU|m_out[25]~9_combout\,
	datad => VCC,
	cin => \ULA|Add1~49\,
	combout => \ULA|Add1~50_combout\,
	cout => \ULA|Add1~51\);

-- Location: LCCOMB_X54_Y31_N20
\ULA|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~52_combout\ = ((\ORIGAALU|m_out[26]~7_combout\ $ (\ORIGBALU|m_out[26]~8_combout\ $ (\ULA|Add1~51\)))) # (GND)
-- \ULA|Add1~53\ = CARRY((\ORIGAALU|m_out[26]~7_combout\ & ((!\ULA|Add1~51\) # (!\ORIGBALU|m_out[26]~8_combout\))) # (!\ORIGAALU|m_out[26]~7_combout\ & (!\ORIGBALU|m_out[26]~8_combout\ & !\ULA|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[26]~7_combout\,
	datab => \ORIGBALU|m_out[26]~8_combout\,
	datad => VCC,
	cin => \ULA|Add1~51\,
	combout => \ULA|Add1~52_combout\,
	cout => \ULA|Add1~53\);

-- Location: LCCOMB_X54_Y31_N22
\ULA|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~54_combout\ = (\ORIGBALU|m_out[27]~7_combout\ & ((\ORIGAALU|m_out[27]~6_combout\ & (!\ULA|Add1~53\)) # (!\ORIGAALU|m_out[27]~6_combout\ & ((\ULA|Add1~53\) # (GND))))) # (!\ORIGBALU|m_out[27]~7_combout\ & ((\ORIGAALU|m_out[27]~6_combout\ & 
-- (\ULA|Add1~53\ & VCC)) # (!\ORIGAALU|m_out[27]~6_combout\ & (!\ULA|Add1~53\))))
-- \ULA|Add1~55\ = CARRY((\ORIGBALU|m_out[27]~7_combout\ & ((!\ULA|Add1~53\) # (!\ORIGAALU|m_out[27]~6_combout\))) # (!\ORIGBALU|m_out[27]~7_combout\ & (!\ORIGAALU|m_out[27]~6_combout\ & !\ULA|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[27]~7_combout\,
	datab => \ORIGAALU|m_out[27]~6_combout\,
	datad => VCC,
	cin => \ULA|Add1~53\,
	combout => \ULA|Add1~54_combout\,
	cout => \ULA|Add1~55\);

-- Location: LCCOMB_X51_Y31_N28
\ULA|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~14_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (!\ORIGAALU|m_out[28]~5_combout\ & (!\ORIGBALU|m_out[28]~6_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ULA|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[28]~5_combout\,
	datab => \ORIGBALU|m_out[28]~6_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Add1~56_combout\,
	combout => \ULA|Mux3~14_combout\);

-- Location: LCCOMB_X51_Y31_N26
\ULA|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~15_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Mux3~14_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ $ (\ALU_CTRL|alu_ctr[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Mux3~14_combout\,
	combout => \ULA|Mux3~15_combout\);

-- Location: LCCOMB_X50_Y29_N22
\ULA|Mux29~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~30_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux29~30_combout\);

-- Location: LCCOMB_X51_Y31_N24
\ULA|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ORIGAALU|m_out[31]~2_combout\) # (\ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux2~2_combout\);

-- Location: LCCOMB_X51_Y31_N22
\ULA|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~7_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux2~2_combout\) # (!\ULA|ShiftLeft0~16_combout\)))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~16_combout\,
	datab => \ULA|Mux2~2_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux2~7_combout\);

-- Location: LCCOMB_X59_Y25_N30
\ULA|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~76_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(19))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(19))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(19),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \B_REG|sr_out\(20),
	combout => \ULA|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X58_Y25_N18
\ULA|ShiftLeft1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~56_combout\ = (\ULA|ShiftRight0~127_combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~68_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~68_combout\,
	datab => \ULA|ShiftRight0~127_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~76_combout\,
	combout => \ULA|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X57_Y28_N22
\ULA|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~62_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[15]~21_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[15]~21_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[16]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[15]~21_combout\,
	datab => \ORIGBALU|m_out[16]~19_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X57_Y28_N24
\ULA|ShiftLeft1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~48_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~56_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~56_combout\,
	datad => \ULA|ShiftLeft0~62_combout\,
	combout => \ULA|ShiftLeft1~48_combout\);

-- Location: LCCOMB_X58_Y25_N12
\ULA|ShiftLeft1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~57_combout\ = (\ULA|Add2~4_combout\ & (((\ULA|ShiftLeft1~48_combout\)))) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~71_combout\) # ((\ULA|ShiftLeft1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~71_combout\,
	datab => \ULA|ShiftLeft1~56_combout\,
	datac => \ULA|ShiftLeft1~48_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X53_Y25_N20
\ULA|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~12_combout\ = (\ULA|Add2~6_combout\) # ((!\ULA|Add2~4_combout\ & \ULA|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|Mux29~12_combout\);

-- Location: LCCOMB_X59_Y31_N22
\ULA|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~71_combout\ = (\INST_REG|sr_out\(15) & (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|s_log_imm~0_combout\) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(15),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \MULTI_CYCLE_CONTROL|s_log_imm~0_combout\,
	combout => \ULA|ShiftRight0~71_combout\);

-- Location: LCCOMB_X58_Y23_N10
\ULA|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~93_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(23))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(23))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(23),
	datab => \B_REG|sr_out\(24),
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X59_Y25_N12
\ULA|ShiftLeft1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~69_combout\ = (\ULA|ShiftRight0~127_combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~85_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~85_combout\,
	datab => \ULA|ShiftRight0~127_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~93_combout\,
	combout => \ULA|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X59_Y25_N6
\ULA|ShiftLeft1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~70_combout\ = (\ULA|ShiftRight0~71_combout\) # (\ULA|ShiftLeft1~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight0~71_combout\,
	datad => \ULA|ShiftLeft1~69_combout\,
	combout => \ULA|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X50_Y29_N24
\ULA|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~8_combout\ = (\ULA|Mux29~13_combout\ & (\ULA|ShiftLeft0~107_combout\ & (!\ULA|Mux29~12_combout\))) # (!\ULA|Mux29~13_combout\ & (((\ULA|Mux29~12_combout\) # (\ULA|ShiftLeft1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~107_combout\,
	datab => \ULA|Mux29~13_combout\,
	datac => \ULA|Mux29~12_combout\,
	datad => \ULA|ShiftLeft1~70_combout\,
	combout => \ULA|Mux3~8_combout\);

-- Location: LCCOMB_X58_Y23_N24
\ULA|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~99_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(25))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(25))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(25),
	datab => \B_REG|sr_out\(26),
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X58_Y30_N18
\ULA|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~105_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftLeft0~99_combout\,
	combout => \ULA|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X50_Y29_N2
\ULA|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~9_combout\ = (\ULA|Mux29~12_combout\ & ((\ULA|Mux3~8_combout\ & (\ULA|ShiftLeft1~57_combout\)) # (!\ULA|Mux3~8_combout\ & ((\ULA|ShiftLeft0~105_combout\))))) # (!\ULA|Mux29~12_combout\ & (((\ULA|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|ShiftLeft1~57_combout\,
	datac => \ULA|Mux3~8_combout\,
	datad => \ULA|ShiftLeft0~105_combout\,
	combout => \ULA|Mux3~9_combout\);

-- Location: LCCOMB_X50_Y29_N8
\ULA|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~4_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux2~4_combout\);

-- Location: LCCOMB_X50_Y30_N16
\ULA|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux2~6_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ULA|Add2~8_combout\) # (!\ORIGAALU|m_out[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux2~6_combout\);

-- Location: LCCOMB_X50_Y29_N18
\ULA|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~10_combout\ = (\ULA|Mux2~5_combout\ & ((\ULA|Mux2~6_combout\ & (\ULA|ShiftRight1~113_combout\)) # (!\ULA|Mux2~6_combout\ & ((\ULA|Add0~57_combout\))))) # (!\ULA|Mux2~5_combout\ & (((!\ULA|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~113_combout\,
	datab => \ULA|Mux2~5_combout\,
	datac => \ULA|Mux2~6_combout\,
	datad => \ULA|Add0~57_combout\,
	combout => \ULA|Mux3~10_combout\);

-- Location: LCCOMB_X50_Y29_N20
\ULA|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~11_combout\ = (\ULA|Mux2~4_combout\ & ((\ULA|Mux3~10_combout\ & ((\ULA|Mux3~9_combout\))) # (!\ULA|Mux3~10_combout\ & (\ULA|ShiftLeft1~36_combout\)))) # (!\ULA|Mux2~4_combout\ & (((\ULA|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~36_combout\,
	datab => \ULA|Mux3~9_combout\,
	datac => \ULA|Mux2~4_combout\,
	datad => \ULA|Mux3~10_combout\,
	combout => \ULA|Mux3~11_combout\);

-- Location: LCCOMB_X50_Y29_N14
\ULA|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~16_combout\ = (\ULA|Mux3~11_combout\ & (((!\ULA|ShiftRight0~29_combout\) # (!\ORIGAALU|m_out[31]~2_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux3~11_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux3~16_combout\);

-- Location: LCCOMB_X60_Y29_N20
\ULA|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~63_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~56_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~62_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~56_combout\,
	combout => \ULA|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X59_Y25_N28
\ULA|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~77_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~68_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftLeft0~76_combout\,
	datac => \ULA|ShiftLeft0~68_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X60_Y29_N6
\ULA|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~78_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~77_combout\,
	combout => \ULA|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X60_Y29_N0
\ULA|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~79_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~63_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~63_combout\,
	datad => \ULA|ShiftLeft0~78_combout\,
	combout => \ULA|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X57_Y29_N6
\ULA|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~3_combout\ = (\ULA|Mux3~2_combout\ & (((\ULA|ShiftLeft0~79_combout\)) # (!\ULA|Mux29~22_combout\))) # (!\ULA|Mux3~2_combout\ & (\ULA|Mux29~22_combout\ & ((\ULA|ShiftLeft0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~2_combout\,
	datab => \ULA|Mux29~22_combout\,
	datac => \ULA|ShiftLeft0~79_combout\,
	datad => \ULA|ShiftLeft0~105_combout\,
	combout => \ULA|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y29_N4
\ULA|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~4_combout\ = (\ULA|Mux2~2_combout\ & ((\ORIGAALU|m_out[28]~5_combout\ $ (\ORIGBALU|m_out[28]~6_combout\)) # (!\ULA|Mux2~3_combout\))) # (!\ULA|Mux2~2_combout\ & (((\ULA|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[28]~5_combout\,
	datab => \ULA|Mux2~2_combout\,
	datac => \ULA|Mux2~3_combout\,
	datad => \ORIGBALU|m_out[28]~6_combout\,
	combout => \ULA|Mux3~4_combout\);

-- Location: LCCOMB_X50_Y29_N30
\ULA|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~5_combout\ = (\ULA|Mux3~4_combout\ & ((\ULA|Mux2~3_combout\) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux2~3_combout\,
	datac => \ULA|Mux3~4_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux3~5_combout\);

-- Location: LCCOMB_X50_Y29_N12
\ULA|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~6_combout\ = (\ULA|Mux3~5_combout\ & ((\ULA|Mux2~3_combout\) # ((\ULA|ShiftRight0~115_combout\ & !\ULA|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~115_combout\,
	datab => \ULA|Mux3~5_combout\,
	datac => \ULA|Mux2~3_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux3~6_combout\);

-- Location: LCCOMB_X50_Y29_N26
\ULA|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~7_combout\ = (\ULA|Mux2~2_combout\ & (((\ULA|Mux3~6_combout\)))) # (!\ULA|Mux2~2_combout\ & ((\ULA|Mux3~6_combout\ & (\ULA|ShiftLeft0~108_combout\)) # (!\ULA|Mux3~6_combout\ & ((\ULA|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~108_combout\,
	datab => \ULA|Mux2~2_combout\,
	datac => \ULA|Mux3~3_combout\,
	datad => \ULA|Mux3~6_combout\,
	combout => \ULA|Mux3~7_combout\);

-- Location: LCCOMB_X50_Y29_N6
\ULA|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~12_combout\ = (\ULA|Mux29~32_combout\ & (\ULA|Mux2~7_combout\ & ((\ULA|Mux3~7_combout\)))) # (!\ULA|Mux29~32_combout\ & (((\ULA|Mux3~16_combout\)) # (!\ULA|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~32_combout\,
	datab => \ULA|Mux2~7_combout\,
	datac => \ULA|Mux3~16_combout\,
	datad => \ULA|Mux3~7_combout\,
	combout => \ULA|Mux3~12_combout\);

-- Location: LCCOMB_X50_Y29_N28
\ULA|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux3~13_combout\ = (\ULA|Mux29~30_combout\ & (((\ULA|Mux3~12_combout\)))) # (!\ULA|Mux29~30_combout\ & ((\ORIGAALU|m_out[28]~5_combout\ & ((\ORIGBALU|m_out[28]~6_combout\) # (!\ULA|Mux3~12_combout\))) # (!\ORIGAALU|m_out[28]~5_combout\ & 
-- (\ORIGBALU|m_out[28]~6_combout\ & !\ULA|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[28]~5_combout\,
	datab => \ORIGBALU|m_out[28]~6_combout\,
	datac => \ULA|Mux29~30_combout\,
	datad => \ULA|Mux3~12_combout\,
	combout => \ULA|Mux3~13_combout\);

-- Location: LCCOMB_X50_Y29_N16
\PC|sr_out[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[28]~26_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|Mux3~15_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux3~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux3~15_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Mux3~13_combout\,
	combout => \PC|sr_out[28]~26_combout\);

-- Location: LCFF_X50_Y29_N17
\ULA_OUT|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[28]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(28));

-- Location: LCFF_X54_Y24_N5
\DATA_MEM_REG|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(28));

-- Location: LCCOMB_X54_Y24_N4
\MemparaReg_MUX|m_out[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[28]~56_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(28)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(28),
	datac => \DATA_MEM_REG|sr_out\(28),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[28]~56_combout\);

-- Location: LCCOMB_X54_Y24_N26
\MemparaReg_MUX|m_out[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[28]~57_combout\ = (\MemparaReg_MUX|m_out[28]~56_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \PC|sr_out[28]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[28]~56_combout\,
	datad => \PC|sr_out[28]~26_combout\,
	combout => \MemparaReg_MUX|m_out[28]~57_combout\);

-- Location: LCCOMB_X53_Y29_N14
\BREG|regA[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[27]~27_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(38))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(38),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a27\,
	combout => \BREG|regA[27]~27_combout\);

-- Location: LCFF_X53_Y29_N15
\A_REG|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(27));

-- Location: LCCOMB_X53_Y29_N4
\ORIGAALU|m_out[27]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[27]~6_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(27) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(27),
	datab => \A_REG|sr_out\(27),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[27]~6_combout\);

-- Location: LCCOMB_X51_Y31_N18
\ULA|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add1~54_combout\,
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X49_Y27_N2
\ULA|a32~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~56_combout\ = (\ORIGBALU|m_out[27]~7_combout\) # (\ORIGAALU|m_out[27]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[27]~7_combout\,
	datad => \ORIGAALU|m_out[27]~6_combout\,
	combout => \ULA|a32~56_combout\);

-- Location: LCCOMB_X50_Y27_N14
\ULA|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~80_combout\ = (\ULA|Add2~4_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & ((!\ULA|Add2~2_combout\)))) # (!\ULA|Add2~4_combout\ & (((\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~80_combout\);

-- Location: LCCOMB_X56_Y31_N12
\ULA|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~81_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight0~43_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~45_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight0~43_combout\,
	combout => \ULA|ShiftRight0~81_combout\);

-- Location: LCCOMB_X50_Y27_N0
\ULA|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~82_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~81_combout\,
	combout => \ULA|ShiftRight0~82_combout\);

-- Location: LCCOMB_X50_Y27_N6
\ULA|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~83_combout\ = (\ULA|ShiftRight0~80_combout\ & ((\ULA|ShiftRight0~82_combout\) # ((\ULA|Add2~4_combout\ & \ORIGBALU|m_out[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datac => \ULA|ShiftRight0~80_combout\,
	datad => \ULA|ShiftRight0~82_combout\,
	combout => \ULA|ShiftRight0~83_combout\);

-- Location: LCCOMB_X50_Y27_N8
\ULA|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~113_combout\ = (!\ULA|Add2~6_combout\ & \ULA|ShiftRight0~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~83_combout\,
	combout => \ULA|ShiftRight0~113_combout\);

-- Location: LCCOMB_X52_Y30_N16
\ULA|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~12_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\) # ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (!\ALU_CTRL|alu_ctr[3]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	combout => \ULA|Mux27~12_combout\);

-- Location: LCCOMB_X52_Y30_N18
\ULA|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~11_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\) # ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (\ORIGAALU|m_out[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ORIGAALU|m_out[31]~2_combout\,
	combout => \ULA|Mux27~11_combout\);

-- Location: LCCOMB_X60_Y30_N22
\ULA|ShiftLeft1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~76_combout\ = (\ULA|ShiftRight0~71_combout\) # ((\ULA|ShiftRight0~127_combout\ & \ULA|ShiftLeft1~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight0~127_combout\,
	datac => \ULA|ShiftRight0~71_combout\,
	datad => \ULA|ShiftLeft1~75_combout\,
	combout => \ULA|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X51_Y30_N26
\ULA|ShiftLeft1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~55_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~45_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~54_combout\,
	datad => \ULA|ShiftLeft1~45_combout\,
	combout => \ULA|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X51_Y30_N18
\ULA|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~6_combout\ = (\ULA|Mux27~6_combout\ & (((\ULA|Mux27~7_combout\) # (\ULA|ShiftLeft1~55_combout\)))) # (!\ULA|Mux27~6_combout\ & (\ULA|ShiftLeft1~76_combout\ & (!\ULA|Mux27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~6_combout\,
	datab => \ULA|ShiftLeft1~76_combout\,
	datac => \ULA|Mux27~7_combout\,
	datad => \ULA|ShiftLeft1~55_combout\,
	combout => \ULA|Mux4~6_combout\);

-- Location: LCCOMB_X50_Y28_N4
\ULA|ShiftLeft1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~33_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~21_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~21_combout\,
	datad => \ULA|ShiftLeft1~32_combout\,
	combout => \ULA|ShiftLeft1~33_combout\);

-- Location: LCCOMB_X50_Y28_N30
\ULA|ShiftLeft1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~82_combout\ = (\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~11_combout\)))) # (!\ULA|Add2~6_combout\ & (((\ULA|ShiftLeft1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~33_combout\,
	datad => \ULA|ShiftLeft1~11_combout\,
	combout => \ULA|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X51_Y30_N4
\ULA|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~7_combout\ = (\ULA|Mux4~6_combout\ & (((\ULA|ShiftLeft1~82_combout\) # (!\ULA|Mux27~7_combout\)))) # (!\ULA|Mux4~6_combout\ & (\ULA|ShiftLeft1~66_combout\ & (\ULA|Mux27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~66_combout\,
	datab => \ULA|Mux4~6_combout\,
	datac => \ULA|Mux27~7_combout\,
	datad => \ULA|ShiftLeft1~82_combout\,
	combout => \ULA|Mux4~7_combout\);

-- Location: LCCOMB_X61_Y30_N8
\ULA|a32~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~57_combout\ = (\ORIGAALU|m_out[27]~6_combout\ & \ORIGBALU|m_out[27]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[27]~6_combout\,
	datad => \ORIGBALU|m_out[27]~7_combout\,
	combout => \ULA|a32~57_combout\);

-- Location: LCCOMB_X51_Y27_N26
\ULA|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~18_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux27~18_combout\);

-- Location: LCCOMB_X52_Y30_N0
\ULA|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~9_combout\ = (\ULA|Mux27~19_combout\ & (((!\ULA|Mux27~18_combout\ & \ULA|Add0~55_combout\)))) # (!\ULA|Mux27~19_combout\ & ((\ULA|a32~57_combout\) # ((\ULA|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|a32~57_combout\,
	datac => \ULA|Mux27~18_combout\,
	datad => \ULA|Add0~55_combout\,
	combout => \ULA|Mux4~9_combout\);

-- Location: LCCOMB_X53_Y27_N28
\ULA|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~26_combout\ = (\ULA|Add2~42_combout\) # ((\ULA|Add2~46_combout\) # ((\ULA|Add2~48_combout\) # (\ULA|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~42_combout\,
	datab => \ULA|Add2~46_combout\,
	datac => \ULA|Add2~48_combout\,
	datad => \ULA|Add2~44_combout\,
	combout => \ULA|ShiftRight0~26_combout\);

-- Location: LCCOMB_X51_Y27_N24
\ULA|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~19_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGAALU|m_out[31]~2_combout\) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux27~19_combout\);

-- Location: LCCOMB_X53_Y27_N20
\ULA|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~3_combout\ = (\ULA|Mux27~18_combout\ & (((!\ULA|ShiftRight0~26_combout\ & !\ULA|ShiftRight0~27_combout\)) # (!\ULA|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~18_combout\,
	datab => \ULA|ShiftRight0~26_combout\,
	datac => \ULA|Mux27~19_combout\,
	datad => \ULA|ShiftRight0~27_combout\,
	combout => \ULA|Mux6~3_combout\);

-- Location: LCCOMB_X53_Y27_N26
\ULA|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~4_combout\ = (\ULA|Mux6~3_combout\ & (((!\ULA|ShiftRight0~25_combout\ & !\ULA|ShiftRight0~28_combout\)) # (!\ULA|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|ShiftRight0~25_combout\,
	datac => \ULA|Mux6~3_combout\,
	datad => \ULA|ShiftRight0~28_combout\,
	combout => \ULA|Mux6~4_combout\);

-- Location: LCCOMB_X51_Y30_N6
\ULA|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~10_combout\ = (\ULA|Mux4~9_combout\ & ((\ULA|Mux4~8_combout\) # ((!\ULA|Mux6~4_combout\)))) # (!\ULA|Mux4~9_combout\ & (((\ULA|Mux4~7_combout\ & \ULA|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~8_combout\,
	datab => \ULA|Mux4~7_combout\,
	datac => \ULA|Mux4~9_combout\,
	datad => \ULA|Mux6~4_combout\,
	combout => \ULA|Mux4~10_combout\);

-- Location: LCCOMB_X51_Y30_N8
\ULA|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~11_combout\ = (\ULA|Mux27~12_combout\ & ((\ULA|Mux27~11_combout\ & (\ULA|Mux4~5_combout\)) # (!\ULA|Mux27~11_combout\ & ((\ULA|Mux4~10_combout\))))) # (!\ULA|Mux27~12_combout\ & (((!\ULA|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~5_combout\,
	datab => \ULA|Mux27~12_combout\,
	datac => \ULA|Mux27~11_combout\,
	datad => \ULA|Mux4~10_combout\,
	combout => \ULA|Mux4~11_combout\);

-- Location: LCCOMB_X52_Y29_N4
\ULA|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (!\ULA|Mux27~12_combout\ & (((!\ULA|Add2~8_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux27~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux27~12_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux6~2_combout\);

-- Location: LCCOMB_X51_Y30_N30
\ULA|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~12_combout\ = (\ULA|Mux4~11_combout\ & ((\ULA|Mux4~16_combout\) # ((!\ULA|Mux6~2_combout\)))) # (!\ULA|Mux4~11_combout\ & (((\ULA|ShiftRight0~113_combout\ & \ULA|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~16_combout\,
	datab => \ULA|ShiftRight0~113_combout\,
	datac => \ULA|Mux4~11_combout\,
	datad => \ULA|Mux6~2_combout\,
	combout => \ULA|Mux4~12_combout\);

-- Location: LCCOMB_X51_Y30_N12
\ULA|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~13_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ULA|Mux27~25_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux27~25_combout\ & (\ULA|a32~56_combout\)) # (!\ULA|Mux27~25_combout\ & ((\ULA|Mux4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux27~25_combout\,
	datac => \ULA|a32~56_combout\,
	datad => \ULA|Mux4~12_combout\,
	combout => \ULA|Mux4~13_combout\);

-- Location: LCCOMB_X51_Y30_N22
\ULA|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~14_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux4~13_combout\ & (\ULA|Mux4~2_combout\)) # (!\ULA|Mux4~13_combout\ & ((!\ULA|a32~56_combout\))))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~5_combout\,
	datab => \ULA|Mux4~2_combout\,
	datac => \ULA|a32~56_combout\,
	datad => \ULA|Mux4~13_combout\,
	combout => \ULA|Mux4~14_combout\);

-- Location: LCCOMB_X52_Y26_N8
\ULA|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux4~15_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux4~14_combout\,
	combout => \ULA|Mux4~15_combout\);

-- Location: LCFF_X52_Y26_N9
\ULA_OUT|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(27));

-- Location: LCFF_X54_Y24_N1
\DATA_MEM_REG|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(27));

-- Location: LCCOMB_X54_Y24_N0
\MemparaReg_MUX|m_out[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[27]~54_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(27)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(27),
	datac => \DATA_MEM_REG|sr_out\(27),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[27]~54_combout\);

-- Location: LCCOMB_X54_Y24_N10
\MemparaReg_MUX|m_out[27]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[27]~55_combout\ = (\MemparaReg_MUX|m_out[27]~54_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (!\ULA|Mux27~29_combout\ & \ULA|Mux4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[27]~54_combout\,
	datac => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux4~14_combout\,
	combout => \MemparaReg_MUX|m_out[27]~55_combout\);

-- Location: LCCOMB_X53_Y29_N8
\BREG|regA[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[26]~26_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(37)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal0~1_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a26\,
	datac => \BREG|breg32_rtl_0_bypass\(37),
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[26]~26_combout\);

-- Location: LCFF_X53_Y29_N9
\A_REG|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(26));

-- Location: LCCOMB_X53_Y29_N18
\ORIGAALU|m_out[26]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[26]~7_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(26) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(26),
	datab => \A_REG|sr_out\(26),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[26]~7_combout\);

-- Location: LCCOMB_X49_Y29_N10
\ULA|a32~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~54_combout\ = (\ORIGAALU|m_out[26]~7_combout\) # (\ORIGBALU|m_out[26]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datad => \ORIGBALU|m_out[26]~8_combout\,
	combout => \ULA|a32~54_combout\);

-- Location: LCCOMB_X52_Y25_N30
\ULA|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~3_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add1~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add1~52_combout\,
	combout => \ULA|Mux5~3_combout\);

-- Location: LCCOMB_X52_Y28_N8
\ULA|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~20_combout\ = (!\ORIGAALU|m_out[4]~29_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \PC|sr_out\(4),
	datac => \ORIGAALU|m_out[4]~29_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|Mux31~20_combout\);

-- Location: LCCOMB_X59_Y25_N10
\ULA|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~86_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~76_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftLeft0~76_combout\,
	datac => \ULA|ShiftLeft0~85_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X59_Y23_N24
\ULA|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~87_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~86_combout\,
	combout => \ULA|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X58_Y23_N14
\ULA|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~100_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~93_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~99_combout\,
	datad => \ULA|ShiftLeft0~93_combout\,
	combout => \ULA|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X59_Y23_N0
\ULA|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~101_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftLeft0~100_combout\,
	combout => \ULA|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X59_Y23_N14
\ULA|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~4_combout\ = (\ULA|Mux27~15_combout\ & (((\ULA|ShiftLeft0~87_combout\)) # (!\ULA|Mux31~20_combout\))) # (!\ULA|Mux27~15_combout\ & (\ULA|Mux31~20_combout\ & ((\ULA|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~15_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|ShiftLeft0~87_combout\,
	datad => \ULA|ShiftLeft0~101_combout\,
	combout => \ULA|Mux5~4_combout\);

-- Location: LCCOMB_X59_Y23_N8
\ULA|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~44_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~26_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~43_combout\,
	datad => \ULA|ShiftLeft0~26_combout\,
	combout => \ULA|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X59_Y23_N26
\ULA|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~45_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~15_combout\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ULA|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~44_combout\,
	datad => \ULA|ShiftLeft0~15_combout\,
	combout => \ULA|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X59_Y23_N16
\ULA|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~5_combout\ = (\ULA|Mux31~20_combout\ & (((\ULA|Mux5~4_combout\)))) # (!\ULA|Mux31~20_combout\ & ((\ULA|Mux5~4_combout\ & ((\ULA|ShiftLeft0~45_combout\))) # (!\ULA|Mux5~4_combout\ & (\ULA|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~71_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|Mux5~4_combout\,
	datad => \ULA|ShiftLeft0~45_combout\,
	combout => \ULA|Mux5~5_combout\);

-- Location: LCCOMB_X53_Y25_N14
\ULA|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~17_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (!\ULA|ShiftLeft0~10_combout\ & (!\ULA|ShiftLeft0~13_combout\ & \ULA|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|ShiftLeft0~10_combout\,
	datac => \ULA|ShiftLeft0~13_combout\,
	datad => \ULA|Mux5~5_combout\,
	combout => \ULA|Mux5~17_combout\);

-- Location: LCCOMB_X49_Y29_N16
\ULA|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~6_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGBALU|m_out[26]~8_combout\ $ (\ORIGAALU|m_out[26]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[26]~8_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ORIGAALU|m_out[26]~7_combout\,
	combout => \ULA|Mux5~6_combout\);

-- Location: LCCOMB_X53_Y25_N8
\ULA|ShiftLeft1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~81_combout\ = (\ULA|Add2~6_combout\ & (((\ULA|ShiftLeft1~9_combout\ & !\ULA|Add2~4_combout\)))) # (!\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~31_combout\,
	datab => \ULA|ShiftLeft1~9_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X53_Y30_N30
\ULA|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~6_combout\ = (\ULA|Add2~8_combout\) # (\ULA|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|Mux27~6_combout\);

-- Location: LCCOMB_X58_Y23_N12
\ULA|ShiftLeft1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~73_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~93_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~93_combout\,
	datac => \ULA|ShiftLeft0~99_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X58_Y25_N2
\ULA|ShiftLeft1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~74_combout\ = (\ULA|ShiftRight0~71_combout\) # ((\ULA|ShiftRight0~127_combout\ & \ULA|ShiftLeft1~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~71_combout\,
	datac => \ULA|ShiftRight0~127_combout\,
	datad => \ULA|ShiftLeft1~73_combout\,
	combout => \ULA|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X53_Y25_N10
\ULA|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~7_combout\ = (\ULA|Mux27~6_combout\ & (\ULA|Mux27~7_combout\)) # (!\ULA|Mux27~6_combout\ & ((\ULA|Mux27~7_combout\ & (\ULA|ShiftLeft1~63_combout\)) # (!\ULA|Mux27~7_combout\ & ((\ULA|ShiftLeft1~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~6_combout\,
	datab => \ULA|Mux27~7_combout\,
	datac => \ULA|ShiftLeft1~63_combout\,
	datad => \ULA|ShiftLeft1~74_combout\,
	combout => \ULA|Mux5~7_combout\);

-- Location: LCCOMB_X53_Y25_N4
\ULA|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~8_combout\ = (\ULA|Mux27~6_combout\ & ((\ULA|Mux5~7_combout\ & ((\ULA|ShiftLeft1~81_combout\))) # (!\ULA|Mux5~7_combout\ & (\ULA|ShiftLeft1~53_combout\)))) # (!\ULA|Mux27~6_combout\ & (((\ULA|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~53_combout\,
	datab => \ULA|ShiftLeft1~81_combout\,
	datac => \ULA|Mux27~6_combout\,
	datad => \ULA|Mux5~7_combout\,
	combout => \ULA|Mux5~8_combout\);

-- Location: LCCOMB_X49_Y27_N28
\ULA|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~10_combout\ = (\ULA|Mux27~19_combout\ & (((!\ULA|Mux27~18_combout\ & \ULA|Add0~53_combout\)))) # (!\ULA|Mux27~19_combout\ & ((\ULA|a32~55_combout\) # ((\ULA|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~55_combout\,
	datab => \ULA|Mux27~19_combout\,
	datac => \ULA|Mux27~18_combout\,
	datad => \ULA|Add0~53_combout\,
	combout => \ULA|Mux5~10_combout\);

-- Location: LCCOMB_X53_Y25_N22
\ULA|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~11_combout\ = (\ULA|Mux6~4_combout\ & ((\ULA|Mux5~10_combout\ & (\ULA|Mux5~9_combout\)) # (!\ULA|Mux5~10_combout\ & ((\ULA|Mux5~8_combout\))))) # (!\ULA|Mux6~4_combout\ & (((\ULA|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux5~9_combout\,
	datab => \ULA|Mux5~8_combout\,
	datac => \ULA|Mux6~4_combout\,
	datad => \ULA|Mux5~10_combout\,
	combout => \ULA|Mux5~11_combout\);

-- Location: LCCOMB_X53_Y25_N28
\ULA|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~12_combout\ = (\ULA|Mux27~12_combout\ & ((\ULA|Mux27~11_combout\ & (\ULA|Mux5~6_combout\)) # (!\ULA|Mux27~11_combout\ & ((\ULA|Mux5~11_combout\))))) # (!\ULA|Mux27~12_combout\ & (((!\ULA|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~12_combout\,
	datab => \ULA|Mux5~6_combout\,
	datac => \ULA|Mux27~11_combout\,
	datad => \ULA|Mux5~11_combout\,
	combout => \ULA|Mux5~12_combout\);

-- Location: LCCOMB_X53_Y25_N18
\ULA|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~13_combout\ = (\ULA|Mux6~2_combout\ & ((\ULA|Mux5~12_combout\ & ((\ULA|Mux5~17_combout\))) # (!\ULA|Mux5~12_combout\ & (\ULA|ShiftRight0~111_combout\)))) # (!\ULA|Mux6~2_combout\ & (((\ULA|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~111_combout\,
	datab => \ULA|Mux5~17_combout\,
	datac => \ULA|Mux6~2_combout\,
	datad => \ULA|Mux5~12_combout\,
	combout => \ULA|Mux5~13_combout\);

-- Location: LCCOMB_X53_Y25_N0
\ULA|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~14_combout\ = (\ULA|Mux27~25_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|a32~54_combout\))) # (!\ULA|Mux27~25_combout\ & ((\ALU_CTRL|alu_ctr[2]~64_combout\) # ((\ULA|Mux5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~25_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|a32~54_combout\,
	datad => \ULA|Mux5~13_combout\,
	combout => \ULA|Mux5~14_combout\);

-- Location: LCCOMB_X53_Y25_N2
\ULA|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~15_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux5~14_combout\ & ((\ULA|Mux5~3_combout\))) # (!\ULA|Mux5~14_combout\ & (!\ULA|a32~54_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~5_combout\,
	datab => \ULA|a32~54_combout\,
	datac => \ULA|Mux5~3_combout\,
	datad => \ULA|Mux5~14_combout\,
	combout => \ULA|Mux5~15_combout\);

-- Location: LCFF_X54_Y24_N13
\DATA_MEM_REG|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(26));

-- Location: LCCOMB_X54_Y24_N12
\MemparaReg_MUX|m_out[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[26]~52_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(26)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(26),
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(26),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[26]~52_combout\);

-- Location: LCCOMB_X54_Y24_N30
\MemparaReg_MUX|m_out[26]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[26]~53_combout\ = (\MemparaReg_MUX|m_out[26]~52_combout\) # ((!\ULA|Mux27~29_combout\ & (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~29_combout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \ULA|Mux5~15_combout\,
	datad => \MemparaReg_MUX|m_out[26]~52_combout\,
	combout => \MemparaReg_MUX|m_out[26]~53_combout\);

-- Location: LCCOMB_X58_Y24_N16
\BREG|regB[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[25]~7_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(36))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a25\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(36),
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a25\,
	combout => \BREG|regB[25]~7_combout\);

-- Location: LCFF_X58_Y24_N17
\B_REG|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(25));

-- Location: LCCOMB_X60_Y27_N12
\ORIGBALU|m_out[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[25]~9_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \B_REG|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \B_REG|sr_out\(25),
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ORIGBALU|m_out[25]~9_combout\);

-- Location: LCCOMB_X51_Y31_N12
\ULA|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~5_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add1~50_combout\,
	combout => \ULA|Mux6~5_combout\);

-- Location: LCCOMB_X53_Y27_N8
\ULA|a32~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~52_combout\ = (\ORIGBALU|m_out[25]~9_combout\) # (\ORIGAALU|m_out[25]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[25]~9_combout\,
	datad => \ORIGAALU|m_out[25]~8_combout\,
	combout => \ULA|a32~52_combout\);

-- Location: LCCOMB_X53_Y27_N22
\ULA|a32~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~53_combout\ = (\ORIGBALU|m_out[25]~9_combout\ & \ORIGAALU|m_out[25]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[25]~9_combout\,
	datad => \ORIGAALU|m_out[25]~8_combout\,
	combout => \ULA|a32~53_combout\);

-- Location: LCCOMB_X53_Y27_N4
\ULA|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~12_combout\ = (\ULA|Mux27~19_combout\ & (!\ULA|Mux27~18_combout\ & (\ULA|Add0~51_combout\))) # (!\ULA|Mux27~19_combout\ & ((\ULA|Mux27~18_combout\) # ((\ULA|a32~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|Mux27~18_combout\,
	datac => \ULA|Add0~51_combout\,
	datad => \ULA|a32~53_combout\,
	combout => \ULA|Mux6~12_combout\);

-- Location: LCCOMB_X54_Y30_N4
\ULA|ShiftLeft1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~37_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~46_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~53_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~46_combout\,
	combout => \ULA|ShiftLeft1~37_combout\);

-- Location: LCCOMB_X54_Y30_N0
\ULA|ShiftLeft1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~51_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~37_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~37_combout\,
	datad => \ULA|ShiftLeft1~50_combout\,
	combout => \ULA|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X54_Y30_N16
\ULA|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~9_combout\ = (\ULA|Mux27~6_combout\ & ((\ULA|ShiftLeft1~51_combout\) # ((\ULA|Mux27~7_combout\)))) # (!\ULA|Mux27~6_combout\ & (((\ULA|ShiftLeft1~72_combout\ & !\ULA|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~6_combout\,
	datab => \ULA|ShiftLeft1~51_combout\,
	datac => \ULA|ShiftLeft1~72_combout\,
	datad => \ULA|Mux27~7_combout\,
	combout => \ULA|Mux6~9_combout\);

-- Location: LCCOMB_X54_Y30_N12
\ULA|ShiftLeft1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~27_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~29_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~29_combout\,
	datac => \ULA|ShiftLeft0~38_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~27_combout\);

-- Location: LCCOMB_X54_Y30_N26
\ULA|ShiftLeft1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~28_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~16_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~16_combout\,
	datad => \ULA|ShiftLeft1~27_combout\,
	combout => \ULA|ShiftLeft1~28_combout\);

-- Location: LCCOMB_X53_Y25_N24
\ULA|ShiftLeft1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~26_combout\ = (\ULA|ShiftLeft1~8_combout\ & (\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & !\ULA|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~8_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftLeft1~26_combout\);

-- Location: LCCOMB_X53_Y30_N18
\ULA|ShiftLeft1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~29_combout\ = (\ULA|ShiftLeft1~26_combout\) # ((!\ULA|Add2~6_combout\ & \ULA|ShiftLeft1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~28_combout\,
	datad => \ULA|ShiftLeft1~26_combout\,
	combout => \ULA|ShiftLeft1~29_combout\);

-- Location: LCCOMB_X54_Y30_N14
\ULA|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~10_combout\ = (\ULA|Mux27~7_combout\ & ((\ULA|Mux6~9_combout\ & ((\ULA|ShiftLeft1~29_combout\))) # (!\ULA|Mux6~9_combout\ & (\ULA|ShiftLeft1~59_combout\)))) # (!\ULA|Mux27~7_combout\ & (((\ULA|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~7_combout\,
	datab => \ULA|ShiftLeft1~59_combout\,
	datac => \ULA|Mux6~9_combout\,
	datad => \ULA|ShiftLeft1~29_combout\,
	combout => \ULA|Mux6~10_combout\);

-- Location: LCCOMB_X53_Y27_N14
\ULA|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~13_combout\ = (\ULA|Mux6~12_combout\ & ((\ULA|Mux6~11_combout\) # ((!\ULA|Mux6~4_combout\)))) # (!\ULA|Mux6~12_combout\ & (((\ULA|Mux6~10_combout\ & \ULA|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux6~11_combout\,
	datab => \ULA|Mux6~12_combout\,
	datac => \ULA|Mux6~10_combout\,
	datad => \ULA|Mux6~4_combout\,
	combout => \ULA|Mux6~13_combout\);

-- Location: LCCOMB_X52_Y29_N16
\ULA|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~14_combout\ = (\ULA|Mux27~11_combout\ & (\ULA|Mux6~8_combout\ & (\ULA|Mux27~12_combout\))) # (!\ULA|Mux27~11_combout\ & (((\ULA|Mux6~13_combout\) # (!\ULA|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux6~8_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux27~12_combout\,
	datad => \ULA|Mux6~13_combout\,
	combout => \ULA|Mux6~14_combout\);

-- Location: LCCOMB_X58_Y29_N30
\ULA|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~37_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~17_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~22_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftLeft0~17_combout\,
	combout => \ULA|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X59_Y29_N24
\ULA|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~40_combout\ = (\ULA|ShiftLeft0~37_combout\) # ((!\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~37_combout\,
	datad => \ULA|ShiftLeft0~39_combout\,
	combout => \ULA|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X59_Y29_N18
\ULA|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~41_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft1~8_combout\ & ((\ULA|ShiftRight1~116_combout\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ULA|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~8_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~40_combout\,
	datad => \ULA|ShiftRight1~116_combout\,
	combout => \ULA|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X52_Y28_N24
\ULA|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~15_combout\ = (\ORIGAALU|m_out[4]~30_combout\) # ((!\ORIGAALU|m_out[3]~32_combout\ & \ORIGAALU|m_out[2]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ORIGAALU|m_out[4]~30_combout\,
	combout => \ULA|Mux27~15_combout\);

-- Location: LCCOMB_X59_Y29_N22
\ULA|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~67_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~54_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~54_combout\,
	datad => \ULA|ShiftLeft0~66_combout\,
	combout => \ULA|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X59_Y29_N12
\ULA|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~6_combout\ = (\ULA|Mux31~20_combout\ & (\ULA|ShiftLeft0~98_combout\ & (!\ULA|Mux27~15_combout\))) # (!\ULA|Mux31~20_combout\ & (((\ULA|Mux27~15_combout\) # (\ULA|ShiftLeft0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~98_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|Mux27~15_combout\,
	datad => \ULA|ShiftLeft0~67_combout\,
	combout => \ULA|Mux6~6_combout\);

-- Location: LCCOMB_X59_Y29_N26
\ULA|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~7_combout\ = (\ULA|Mux27~15_combout\ & ((\ULA|Mux6~6_combout\ & ((\ULA|ShiftLeft0~41_combout\))) # (!\ULA|Mux6~6_combout\ & (\ULA|ShiftLeft0~83_combout\)))) # (!\ULA|Mux27~15_combout\ & (((\ULA|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~83_combout\,
	datab => \ULA|ShiftLeft0~41_combout\,
	datac => \ULA|Mux27~15_combout\,
	datad => \ULA|Mux6~6_combout\,
	combout => \ULA|Mux6~7_combout\);

-- Location: LCCOMB_X59_Y29_N6
\ULA|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~19_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (\ULA|Mux6~7_combout\ & (!\ULA|ShiftLeft0~13_combout\ & !\ULA|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|Mux6~7_combout\,
	datac => \ULA|ShiftLeft0~13_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|Mux6~19_combout\);

-- Location: LCCOMB_X52_Y29_N22
\ULA|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~15_combout\ = (\ULA|Mux6~2_combout\ & ((\ULA|Mux6~14_combout\ & ((\ULA|Mux6~19_combout\))) # (!\ULA|Mux6~14_combout\ & (\ULA|ShiftRight0~109_combout\)))) # (!\ULA|Mux6~2_combout\ & (((\ULA|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~109_combout\,
	datab => \ULA|Mux6~2_combout\,
	datac => \ULA|Mux6~14_combout\,
	datad => \ULA|Mux6~19_combout\,
	combout => \ULA|Mux6~15_combout\);

-- Location: LCCOMB_X52_Y29_N0
\ULA|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~16_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ULA|Mux27~25_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux27~25_combout\ & (\ULA|a32~52_combout\)) # (!\ULA|Mux27~25_combout\ & ((\ULA|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux27~25_combout\,
	datac => \ULA|a32~52_combout\,
	datad => \ULA|Mux6~15_combout\,
	combout => \ULA|Mux6~16_combout\);

-- Location: LCCOMB_X52_Y29_N6
\ULA|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux6~17_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux6~16_combout\ & (\ULA|Mux6~5_combout\)) # (!\ULA|Mux6~16_combout\ & ((!\ULA|a32~52_combout\))))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~5_combout\,
	datab => \ULA|Mux6~5_combout\,
	datac => \ULA|a32~52_combout\,
	datad => \ULA|Mux6~16_combout\,
	combout => \ULA|Mux6~17_combout\);

-- Location: LCCOMB_X52_Y29_N12
\MemparaReg_MUX|m_out[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[25]~51_combout\ = (\MemparaReg_MUX|m_out[25]~50_combout\) # ((!\ULA|Mux27~29_combout\ & (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux6~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemparaReg_MUX|m_out[25]~50_combout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux6~17_combout\,
	combout => \MemparaReg_MUX|m_out[25]~51_combout\);

-- Location: LCCOMB_X53_Y24_N20
\BREG|regA[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[23]~23_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(34))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal0~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(34),
	datac => \BREG|breg32_rtl_0|auto_generated|ram_block1a23\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[23]~23_combout\);

-- Location: LCFF_X53_Y24_N21
\A_REG|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(23));

-- Location: LCCOMB_X53_Y24_N18
\PC|sr_out[23]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[23]~22_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux8~13_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(23),
	datad => \ULA|Mux8~13_combout\,
	combout => \PC|sr_out[23]~22_combout\);

-- Location: LCFF_X53_Y24_N19
\PC|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[23]~22_combout\,
	sdata => \INST_REG|sr_out\(21),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(23));

-- Location: LCCOMB_X53_Y24_N6
\ORIGAALU|m_out[23]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[23]~10_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (!\ALU_CTRL|logical_sel~0_combout\ & (\A_REG|sr_out\(23)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|logical_sel~0_combout\,
	datab => \A_REG|sr_out\(23),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \PC|sr_out\(23),
	combout => \ORIGAALU|m_out[23]~10_combout\);

-- Location: LCCOMB_X53_Y24_N0
\ULA|a32~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~49_combout\ = \ORIGBALU|m_out[23]~11_combout\ $ (\ORIGAALU|m_out[23]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[23]~11_combout\,
	datad => \ORIGAALU|m_out[23]~10_combout\,
	combout => \ULA|a32~49_combout\);

-- Location: LCCOMB_X59_Y30_N28
\ULA|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~60_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~53_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~59_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~53_combout\,
	combout => \ULA|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X51_Y24_N16
\ULA|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~61_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~47_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~47_combout\,
	datac => \ULA|ShiftLeft0~60_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X51_Y24_N18
\ULA|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~14_combout\ = (\ULA|Mux23~1_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~28_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~1_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~28_combout\,
	datad => \ULA|ShiftLeft0~30_combout\,
	combout => \ULA|Mux8~14_combout\);

-- Location: LCCOMB_X57_Y28_N10
\ULA|ShiftLeft1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~7_combout\ = (!\ULA|Add2~2_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & !\ULA|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~2_combout\,
	datac => \ORIGAALU|m_out[0]~1_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|ShiftLeft1~7_combout\);

-- Location: LCCOMB_X51_Y28_N24
\ULA|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~105_combout\ = (\ULA|Add2~6_combout\ & (\ORIGBALU|m_out[31]~3_combout\ & \ULA|ShiftLeft1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datac => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ULA|ShiftLeft1~7_combout\,
	combout => \ULA|ShiftRight0~105_combout\);

-- Location: LCCOMB_X56_Y31_N22
\ULA|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~76_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~46_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~46_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~49_combout\,
	combout => \ULA|ShiftRight0~76_combout\);

-- Location: LCCOMB_X56_Y31_N4
\ULA|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~106_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~81_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight0~76_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~81_combout\,
	combout => \ULA|ShiftRight0~106_combout\);

-- Location: LCCOMB_X50_Y24_N4
\ULA|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~107_combout\ = (\ULA|ShiftRight0~105_combout\) # ((\ULA|ShiftRight0~52_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ULA|ShiftRight0~105_combout\,
	datac => \ULA|ShiftRight0~52_combout\,
	datad => \ULA|ShiftRight0~106_combout\,
	combout => \ULA|ShiftRight0~107_combout\);

-- Location: LCCOMB_X51_Y24_N28
\ULA|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~3_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|ShiftRight0~107_combout\ & \ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux8~14_combout\) # ((!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux8~14_combout\,
	datac => \ULA|ShiftRight0~107_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux8~3_combout\);

-- Location: LCCOMB_X52_Y24_N20
\ULA|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~4_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux8~3_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux8~3_combout\ & (\ULA|ShiftLeft0~92_combout\)) # (!\ULA|Mux8~3_combout\ & ((\ULA|ShiftLeft0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~92_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftLeft0~61_combout\,
	datad => \ULA|Mux8~3_combout\,
	combout => \ULA|Mux8~4_combout\);

-- Location: LCCOMB_X52_Y24_N22
\ULA|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~6_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[31]~3_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~102_combout\,
	datab => \ORIGBALU|m_out[31]~3_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux8~6_combout\);

-- Location: LCCOMB_X52_Y24_N4
\ULA|ShiftLeft1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~22_combout\ = (!\ULA|Add2~6_combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~11_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~21_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~11_combout\,
	combout => \ULA|ShiftLeft1~22_combout\);

-- Location: LCCOMB_X52_Y24_N0
\ULA|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~7_combout\ = (\ULA|ShiftRight0~29_combout\) # ((\ULA|Add2~8_combout\ & ((!\ULA|ShiftLeft1~22_combout\))) # (!\ULA|Add2~8_combout\ & (\ULA|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~22_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux8~7_combout\);

-- Location: LCCOMB_X52_Y24_N26
\ULA|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~8_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((!\ULA|Mux8~7_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (\ULA|ShiftRight1~99_combout\ & (\ULA|Mux8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~99_combout\,
	datab => \ULA|Mux8~6_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|Mux8~7_combout\,
	combout => \ULA|Mux8~8_combout\);

-- Location: LCCOMB_X52_Y24_N28
\ULA|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~9_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux8~8_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux8~8_combout\ & ((\ULA|ShiftLeft1~67_combout\))) # (!\ULA|Mux8~8_combout\ & (\ULA|ShiftLeft1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~46_combout\,
	datab => \ULA|ShiftLeft1~67_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux8~8_combout\,
	combout => \ULA|Mux8~9_combout\);

-- Location: LCCOMB_X52_Y24_N14
\ULA|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~10_combout\ = (\ULA|Mux8~5_combout\ & (((\ULA|Mux8~9_combout\) # (!\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ULA|Mux8~5_combout\ & (\ULA|Add0~47_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~5_combout\,
	datab => \ULA|Add0~47_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Mux8~9_combout\,
	combout => \ULA|Mux8~10_combout\);

-- Location: LCCOMB_X53_Y24_N2
\ULA|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~11_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~46_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux8~10_combout\))))) # (!\ULA|Mux20~5_combout\ & (((!\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~46_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Mux20~6_combout\,
	datad => \ULA|Mux8~10_combout\,
	combout => \ULA|Mux8~11_combout\);

-- Location: LCCOMB_X53_Y24_N12
\ULA|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~12_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux8~11_combout\ & ((\ULA|Mux8~4_combout\))) # (!\ULA|Mux8~11_combout\ & (\ULA|a32~49_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~49_combout\,
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux8~11_combout\,
	combout => \ULA|Mux8~12_combout\);

-- Location: LCCOMB_X53_Y24_N26
\ULA|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux8~13_combout\ = (\ULA|Mux8~2_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux8~2_combout\,
	datac => \ULA|Mux23~15_combout\,
	datad => \ULA|Mux8~12_combout\,
	combout => \ULA|Mux8~13_combout\);

-- Location: LCFF_X53_Y24_N27
\ULA_OUT|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux8~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(23));

-- Location: LCCOMB_X50_Y24_N18
\MemparaReg_MUX|m_out[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[23]~46_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(23))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_REG|sr_out\(23),
	datab => \ULA_OUT|sr_out\(23),
	datac => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[23]~46_combout\);

-- Location: LCCOMB_X54_Y24_N22
\MemparaReg_MUX|m_out[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[23]~47_combout\ = (\MemparaReg_MUX|m_out[23]~46_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux8~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[23]~46_combout\,
	datad => \ULA|Mux8~13_combout\,
	combout => \MemparaReg_MUX|m_out[23]~47_combout\);

-- Location: LCCOMB_X53_Y29_N10
\BREG|regA[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[24]~24_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(35))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a24\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(35),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a24\,
	combout => \BREG|regA[24]~24_combout\);

-- Location: LCFF_X53_Y29_N11
\A_REG|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(24));

-- Location: LCCOMB_X53_Y29_N20
\ORIGAALU|m_out[24]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[24]~9_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((!\ALU_CTRL|logical_sel~0_combout\ & \A_REG|sr_out\(24))))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(24),
	datab => \ALU_CTRL|logical_sel~0_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \A_REG|sr_out\(24),
	combout => \ORIGAALU|m_out[24]~9_combout\);

-- Location: LCCOMB_X59_Y31_N10
\ORIGBALU|m_out[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[24]~10_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(24) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \B_REG|sr_out\(24),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ORIGBALU|m_out[24]~10_combout\);

-- Location: LCCOMB_X49_Y29_N8
\ULA|a32~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~50_combout\ = (\ORIGAALU|m_out[24]~9_combout\) # (\ORIGBALU|m_out[24]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[24]~9_combout\,
	datad => \ORIGBALU|m_out[24]~10_combout\,
	combout => \ULA|a32~50_combout\);

-- Location: LCCOMB_X50_Y31_N8
\ULA|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add1~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add1~48_combout\,
	combout => \ULA|Mux7~2_combout\);

-- Location: LCCOMB_X59_Y24_N30
\ULA|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~32_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~14_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~14_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~19_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X60_Y28_N0
\ULA|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~34_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~25_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~25_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftLeft0~33_combout\,
	combout => \ULA|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X60_Y29_N28
\ULA|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~35_combout\ = (\ULA|ShiftLeft0~32_combout\) # ((!\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~32_combout\,
	datad => \ULA|ShiftLeft0~34_combout\,
	combout => \ULA|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X60_Y29_N14
\ULA|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~36_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~116_combout\ & (\ULA|ShiftLeft1~80_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (((\ULA|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftRight1~116_combout\,
	datac => \ULA|ShiftLeft1~80_combout\,
	datad => \ULA|ShiftLeft0~35_combout\,
	combout => \ULA|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X59_Y25_N24
\ULA|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~94_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~85_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftLeft0~85_combout\,
	datad => \ULA|ShiftLeft0~93_combout\,
	combout => \ULA|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X60_Y29_N18
\ULA|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~95_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftLeft0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftLeft0~94_combout\,
	combout => \ULA|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X60_Y29_N16
\ULA|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~3_combout\ = (\ULA|Mux31~20_combout\ & ((\ULA|Mux27~15_combout\ & ((\ULA|ShiftLeft0~78_combout\))) # (!\ULA|Mux27~15_combout\ & (\ULA|ShiftLeft0~95_combout\)))) # (!\ULA|Mux31~20_combout\ & (((\ULA|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~20_combout\,
	datab => \ULA|ShiftLeft0~95_combout\,
	datac => \ULA|Mux27~15_combout\,
	datad => \ULA|ShiftLeft0~78_combout\,
	combout => \ULA|Mux7~3_combout\);

-- Location: LCCOMB_X60_Y29_N4
\ULA|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~51_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~42_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~50_combout\,
	datad => \ULA|ShiftLeft0~42_combout\,
	combout => \ULA|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X60_Y29_N26
\ULA|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~64_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~51_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~51_combout\,
	datac => \ULA|ShiftLeft0~63_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X60_Y29_N2
\ULA|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~4_combout\ = (\ULA|Mux31~20_combout\ & (((\ULA|Mux7~3_combout\)))) # (!\ULA|Mux31~20_combout\ & ((\ULA|Mux7~3_combout\ & (\ULA|ShiftLeft0~36_combout\)) # (!\ULA|Mux7~3_combout\ & ((\ULA|ShiftLeft0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~20_combout\,
	datab => \ULA|ShiftLeft0~36_combout\,
	datac => \ULA|Mux7~3_combout\,
	datad => \ULA|ShiftLeft0~64_combout\,
	combout => \ULA|Mux7~4_combout\);

-- Location: LCCOMB_X60_Y29_N12
\ULA|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~16_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (!\ULA|ShiftLeft0~13_combout\ & (!\ULA|ShiftLeft0~10_combout\ & \ULA|Mux7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|ShiftLeft0~13_combout\,
	datac => \ULA|ShiftLeft0~10_combout\,
	datad => \ULA|Mux7~4_combout\,
	combout => \ULA|Mux7~16_combout\);

-- Location: LCCOMB_X49_Y29_N2
\ULA|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~5_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGAALU|m_out[24]~9_combout\ $ (\ORIGBALU|m_out[24]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ORIGAALU|m_out[24]~9_combout\,
	datad => \ORIGBALU|m_out[24]~10_combout\,
	combout => \ULA|Mux7~5_combout\);

-- Location: LCCOMB_X56_Y29_N24
\ULA|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~10_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~8_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~8_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~9_combout\,
	combout => \ULA|ShiftRight1~10_combout\);

-- Location: LCCOMB_X56_Y29_N28
\ULA|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~7_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~5_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~6_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~5_combout\,
	combout => \ULA|ShiftRight1~7_combout\);

-- Location: LCCOMB_X56_Y29_N30
\ULA|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~11_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~7_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~10_combout\,
	datad => \ULA|ShiftRight1~7_combout\,
	combout => \ULA|ShiftRight1~11_combout\);

-- Location: LCCOMB_X56_Y29_N16
\ULA|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~0_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~11_combout\,
	combout => \ULA|Mux23~0_combout\);

-- Location: LCCOMB_X52_Y29_N14
\ULA|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~8_combout\ = (!\ULA|Mux29~17_combout\ & (\ULA|Mux23~0_combout\ & !\ORIGAALU|m_out[3]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux23~0_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|Mux7~8_combout\);

-- Location: LCCOMB_X58_Y25_N20
\ULA|ShiftLeft1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~13_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~14_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~19_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~14_combout\,
	combout => \ULA|ShiftLeft1~13_combout\);

-- Location: LCCOMB_X58_Y25_N26
\ULA|ShiftLeft1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~23_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~25_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~25_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~33_combout\,
	combout => \ULA|ShiftLeft1~23_combout\);

-- Location: LCCOMB_X58_Y25_N16
\ULA|ShiftLeft1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~24_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~13_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~13_combout\,
	datad => \ULA|ShiftLeft1~23_combout\,
	combout => \ULA|ShiftLeft1~24_combout\);

-- Location: LCCOMB_X58_Y25_N6
\ULA|ShiftLeft1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~25_combout\ = (\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~7_combout\ & (\ORIGBALU|m_out[0]~2_combout\))) # (!\ULA|Add2~6_combout\ & (((\ULA|ShiftLeft1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~7_combout\,
	datab => \ORIGBALU|m_out[0]~2_combout\,
	datac => \ULA|ShiftLeft1~24_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftLeft1~25_combout\);

-- Location: LCCOMB_X59_Y25_N2
\ULA|ShiftLeft1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~68_combout\ = (\ULA|ShiftRight0~71_combout\) # (\ULA|ShiftLeft1~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight0~71_combout\,
	datad => \ULA|ShiftLeft1~56_combout\,
	combout => \ULA|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X59_Y25_N16
\ULA|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~6_combout\ = (\ULA|Mux27~7_combout\ & (((\ULA|ShiftLeft1~68_combout\) # (\ULA|Mux27~6_combout\)))) # (!\ULA|Mux27~7_combout\ & (\ULA|ShiftLeft1~70_combout\ & ((!\ULA|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~70_combout\,
	datab => \ULA|ShiftLeft1~68_combout\,
	datac => \ULA|Mux27~7_combout\,
	datad => \ULA|Mux27~6_combout\,
	combout => \ULA|Mux7~6_combout\);

-- Location: LCCOMB_X59_Y25_N26
\ULA|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~7_combout\ = (\ULA|Mux7~6_combout\ & (((\ULA|ShiftLeft1~25_combout\) # (!\ULA|Mux27~6_combout\)))) # (!\ULA|Mux7~6_combout\ & (\ULA|ShiftLeft1~49_combout\ & ((\ULA|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~49_combout\,
	datab => \ULA|ShiftLeft1~25_combout\,
	datac => \ULA|Mux7~6_combout\,
	datad => \ULA|Mux27~6_combout\,
	combout => \ULA|Mux7~7_combout\);

-- Location: LCCOMB_X52_Y29_N28
\ULA|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~10_combout\ = (\ULA|Mux7~9_combout\ & ((\ULA|Mux7~8_combout\) # ((!\ULA|Mux6~4_combout\)))) # (!\ULA|Mux7~9_combout\ & (((\ULA|Mux7~7_combout\ & \ULA|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~9_combout\,
	datab => \ULA|Mux7~8_combout\,
	datac => \ULA|Mux7~7_combout\,
	datad => \ULA|Mux6~4_combout\,
	combout => \ULA|Mux7~10_combout\);

-- Location: LCCOMB_X52_Y29_N10
\ULA|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~11_combout\ = (\ULA|Mux27~12_combout\ & ((\ULA|Mux27~11_combout\ & (\ULA|Mux7~5_combout\)) # (!\ULA|Mux27~11_combout\ & ((\ULA|Mux7~10_combout\))))) # (!\ULA|Mux27~12_combout\ & (!\ULA|Mux27~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~12_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux7~5_combout\,
	datad => \ULA|Mux7~10_combout\,
	combout => \ULA|Mux7~11_combout\);

-- Location: LCCOMB_X52_Y29_N20
\ULA|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~12_combout\ = (\ULA|Mux6~2_combout\ & ((\ULA|Mux7~11_combout\ & ((\ULA|Mux7~16_combout\))) # (!\ULA|Mux7~11_combout\ & (\ULA|ShiftRight0~124_combout\)))) # (!\ULA|Mux6~2_combout\ & (((\ULA|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~124_combout\,
	datab => \ULA|Mux7~16_combout\,
	datac => \ULA|Mux6~2_combout\,
	datad => \ULA|Mux7~11_combout\,
	combout => \ULA|Mux7~12_combout\);

-- Location: LCCOMB_X52_Y29_N30
\ULA|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~13_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (((!\ULA|Mux27~25_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux27~25_combout\ & (\ULA|a32~50_combout\)) # (!\ULA|Mux27~25_combout\ & ((\ULA|Mux7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~50_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|Mux7~12_combout\,
	datad => \ULA|Mux27~25_combout\,
	combout => \ULA|Mux7~13_combout\);

-- Location: LCCOMB_X52_Y29_N8
\ULA|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~14_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux7~13_combout\ & ((\ULA|Mux7~2_combout\))) # (!\ULA|Mux7~13_combout\ & (!\ULA|a32~50_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~5_combout\,
	datab => \ULA|a32~50_combout\,
	datac => \ULA|Mux7~2_combout\,
	datad => \ULA|Mux7~13_combout\,
	combout => \ULA|Mux7~14_combout\);

-- Location: LCCOMB_X52_Y22_N22
\DATA_MEM_REG|sr_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~8_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \DATA_MEM_REG|sr_out~8_combout\);

-- Location: LCFF_X52_Y22_N23
\DATA_MEM_REG|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(24));

-- Location: LCCOMB_X52_Y22_N8
\MemparaReg_MUX|m_out[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[24]~48_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(24)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(24),
	datab => \DATA_MEM_REG|sr_out\(24),
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[24]~48_combout\);

-- Location: LCCOMB_X52_Y29_N26
\MemparaReg_MUX|m_out[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[24]~49_combout\ = (\MemparaReg_MUX|m_out[24]~48_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (!\ULA|Mux27~29_combout\ & \ULA|Mux7~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \ULA|Mux7~14_combout\,
	datad => \MemparaReg_MUX|m_out[24]~48_combout\,
	combout => \MemparaReg_MUX|m_out[24]~49_combout\);

-- Location: LCFF_X52_Y29_N27
\BREG|breg32_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(35));

-- Location: LCCOMB_X56_Y23_N6
\BREG|regB[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[24]~8_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(35)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_1|auto_generated|ram_block1a24\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(35),
	combout => \BREG|regB[24]~8_combout\);

-- Location: LCFF_X56_Y23_N7
\B_REG|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(24));

-- Location: LCCOMB_X52_Y22_N0
\DATA_MEM_REG|sr_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~6_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(22),
	combout => \DATA_MEM_REG|sr_out~6_combout\);

-- Location: LCFF_X52_Y22_N1
\DATA_MEM_REG|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(22));

-- Location: LCCOMB_X53_Y23_N22
\MemparaReg_MUX|m_out[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[22]~44_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(22)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(22),
	datab => \DATA_MEM_REG|sr_out\(22),
	datac => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[22]~44_combout\);

-- Location: LCCOMB_X54_Y23_N12
\MemparaReg_MUX|m_out[22]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[22]~45_combout\ = (\MemparaReg_MUX|m_out[22]~44_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux9~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[22]~44_combout\,
	datad => \ULA|Mux9~14_combout\,
	combout => \MemparaReg_MUX|m_out[22]~45_combout\);

-- Location: LCCOMB_X54_Y25_N18
\BREG|regA[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[19]~19_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(30))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(30),
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a19\,
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|Equal0~1_combout\,
	combout => \BREG|regA[19]~19_combout\);

-- Location: LCFF_X54_Y25_N19
\A_REG|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(19));

-- Location: LCCOMB_X54_Y25_N10
\ORIGAALU|m_out[19]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[19]~14_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(19) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(19),
	datab => \A_REG|sr_out\(19),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[19]~14_combout\);

-- Location: LCCOMB_X59_Y29_N8
\ORIGBALU|m_out[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[18]~16_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\B_REG|sr_out\(18) & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(18),
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[18]~16_combout\);

-- Location: LCCOMB_X54_Y31_N0
\ULA|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~32_combout\ = ((\ORIGBALU|m_out[16]~19_combout\ $ (\ORIGAALU|m_out[16]~17_combout\ $ (\ULA|Add1~31\)))) # (GND)
-- \ULA|Add1~33\ = CARRY((\ORIGBALU|m_out[16]~19_combout\ & (\ORIGAALU|m_out[16]~17_combout\ & !\ULA|Add1~31\)) # (!\ORIGBALU|m_out[16]~19_combout\ & ((\ORIGAALU|m_out[16]~17_combout\) # (!\ULA|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[16]~19_combout\,
	datab => \ORIGAALU|m_out[16]~17_combout\,
	datad => VCC,
	cin => \ULA|Add1~31\,
	combout => \ULA|Add1~32_combout\,
	cout => \ULA|Add1~33\);

-- Location: LCCOMB_X54_Y31_N6
\ULA|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~38_combout\ = (\ORIGBALU|m_out[19]~15_combout\ & ((\ORIGAALU|m_out[19]~14_combout\ & (!\ULA|Add1~37\)) # (!\ORIGAALU|m_out[19]~14_combout\ & ((\ULA|Add1~37\) # (GND))))) # (!\ORIGBALU|m_out[19]~15_combout\ & ((\ORIGAALU|m_out[19]~14_combout\ & 
-- (\ULA|Add1~37\ & VCC)) # (!\ORIGAALU|m_out[19]~14_combout\ & (!\ULA|Add1~37\))))
-- \ULA|Add1~39\ = CARRY((\ORIGBALU|m_out[19]~15_combout\ & ((!\ULA|Add1~37\) # (!\ORIGAALU|m_out[19]~14_combout\))) # (!\ORIGBALU|m_out[19]~15_combout\ & (!\ORIGAALU|m_out[19]~14_combout\ & !\ULA|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[19]~15_combout\,
	datab => \ORIGAALU|m_out[19]~14_combout\,
	datad => VCC,
	cin => \ULA|Add1~37\,
	combout => \ULA|Add1~38_combout\,
	cout => \ULA|Add1~39\);

-- Location: LCCOMB_X58_Y25_N10
\ULA|ShiftLeft1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~14_combout\ = (\ULA|Add2~4_combout\ & (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft1~80_combout\))) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftLeft1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ULA|ShiftLeft1~80_combout\,
	datac => \ULA|ShiftLeft1~13_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|ShiftLeft1~14_combout\);

-- Location: LCCOMB_X57_Y23_N26
\ULA|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~17_combout\ = (!\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~14_combout\) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~14_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux11~17_combout\);

-- Location: LCCOMB_X56_Y29_N0
\ULA|ShiftRight1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~80_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~7_combout\,
	combout => \ULA|ShiftRight1~80_combout\);

-- Location: LCCOMB_X57_Y29_N26
\ULA|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~13_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(21))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(21))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(21),
	datac => \B_REG|sr_out\(20),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~13_combout\);

-- Location: LCCOMB_X57_Y29_N16
\ULA|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~14_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~12_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~13_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~12_combout\,
	combout => \ULA|ShiftRight1~14_combout\);

-- Location: LCCOMB_X57_Y29_N4
\ULA|ShiftRight1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~81_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\ULA|ShiftRight1~14_combout\ & !\ORIGAALU|m_out[2]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~14_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftRight1~81_combout\);

-- Location: LCCOMB_X56_Y29_N26
\ULA|ShiftRight1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~82_combout\ = (\ULA|ShiftRight1~81_combout\) # ((\ORIGAALU|m_out[2]~34_combout\ & (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~10_combout\,
	datad => \ULA|ShiftRight1~81_combout\,
	combout => \ULA|ShiftRight1~82_combout\);

-- Location: LCCOMB_X56_Y30_N4
\ULA|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~6_combout\ = (\ULA|Mux11~18_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~80_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftRight1~80_combout\,
	datac => \ULA|ShiftRight1~82_combout\,
	datad => \ULA|Mux11~18_combout\,
	combout => \ULA|Mux11~6_combout\);

-- Location: LCCOMB_X52_Y23_N26
\ULA|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~7_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (\ULA|Mux11~17_combout\ & ((!\ULA|ShiftRight0~29_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Mux11~17_combout\,
	datac => \ULA|Mux11~6_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux11~7_combout\);

-- Location: LCCOMB_X52_Y23_N20
\ULA|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~8_combout\ = (\ULA|Mux11~7_combout\ & (((\ULA|ShiftLeft1~57_combout\) # (\ULA|Mux20~0_combout\)))) # (!\ULA|Mux11~7_combout\ & (\ULA|ShiftLeft1~35_combout\ & ((!\ULA|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~35_combout\,
	datab => \ULA|Mux11~7_combout\,
	datac => \ULA|ShiftLeft1~57_combout\,
	datad => \ULA|Mux20~0_combout\,
	combout => \ULA|Mux11~8_combout\);

-- Location: LCCOMB_X52_Y23_N12
\ULA|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~10_combout\ = (\ULA|Mux11~9_combout\ & (((\ULA|Mux11~8_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ULA|Mux11~9_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux11~9_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux11~8_combout\,
	datad => \ULA|Add0~41_combout\,
	combout => \ULA|Mux11~10_combout\);

-- Location: LCCOMB_X52_Y23_N14
\ULA|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~11_combout\ = (\ULA|Mux20~6_combout\ & (((!\ULA|Add1~40_combout\)) # (!\ULA|Mux20~5_combout\))) # (!\ULA|Mux20~6_combout\ & (\ULA|Mux20~5_combout\ & ((!\ULA|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~6_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Add1~40_combout\,
	datad => \ULA|Mux11~10_combout\,
	combout => \ULA|Mux11~11_combout\);

-- Location: LCCOMB_X61_Y27_N16
\ULA|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~34_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~12_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~13_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~12_combout\,
	combout => \ULA|ShiftRight0~34_combout\);

-- Location: LCCOMB_X57_Y25_N0
\ULA|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~31_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~8_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~8_combout\,
	datac => \ULA|ShiftRight1~9_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~31_combout\);

-- Location: LCCOMB_X58_Y26_N14
\ULA|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~85_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~31_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight0~34_combout\,
	datad => \ULA|ShiftRight0~31_combout\,
	combout => \ULA|ShiftRight0~85_combout\);

-- Location: LCCOMB_X58_Y26_N28
\ULA|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~86_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~5_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~5_combout\,
	datad => \ULA|ShiftRight1~6_combout\,
	combout => \ULA|ShiftRight0~86_combout\);

-- Location: LCCOMB_X58_Y26_N18
\ULA|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~87_combout\ = (\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~86_combout\) # (\ULA|ShiftRight1~4_combout\)))) # (!\ULA|Add2~6_combout\ & (((\ULA|ShiftRight1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|ShiftRight0~86_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftRight0~87_combout\);

-- Location: LCCOMB_X58_Y26_N0
\ULA|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~88_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight0~87_combout\) # ((!\ULA|Add2~6_combout\ & \ULA|ShiftRight0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight0~85_combout\,
	datad => \ULA|ShiftRight0~87_combout\,
	combout => \ULA|ShiftRight0~88_combout\);

-- Location: LCCOMB_X59_Y27_N20
\ULA|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~12_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|ShiftRight0~88_combout\ & \ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux11~19_combout\) # ((!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux11~19_combout\,
	datab => \ULA|ShiftRight0~88_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux11~12_combout\);

-- Location: LCCOMB_X52_Y23_N28
\ULA|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~13_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux11~12_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux11~12_combout\ & ((\ULA|ShiftLeft0~79_combout\))) # (!\ULA|Mux11~12_combout\ & (\ULA|ShiftLeft0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~52_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftLeft0~79_combout\,
	datad => \ULA|Mux11~12_combout\,
	combout => \ULA|Mux11~13_combout\);

-- Location: LCCOMB_X52_Y23_N22
\ULA|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~14_combout\ = (\ULA|Mux23~15_combout\ & ((\ULA|Mux20~3_combout\ & ((\ULA|Mux11~11_combout\) # (\ULA|Mux11~13_combout\))) # (!\ULA|Mux20~3_combout\ & (!\ULA|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux11~11_combout\,
	datad => \ULA|Mux11~13_combout\,
	combout => \ULA|Mux11~14_combout\);

-- Location: LCCOMB_X52_Y23_N0
\ULA|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~15_combout\ = (\ORIGBALU|m_out[20]~14_combout\ & (((!\ORIGAALU|m_out[20]~13_combout\ & \ULA|Mux11~14_combout\)))) # (!\ORIGBALU|m_out[20]~14_combout\ & ((\ORIGAALU|m_out[20]~13_combout\ & ((\ULA|Mux11~14_combout\))) # 
-- (!\ORIGAALU|m_out[20]~13_combout\ & (\ULA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[20]~14_combout\,
	datab => \ULA|Mux23~2_combout\,
	datac => \ORIGAALU|m_out[20]~13_combout\,
	datad => \ULA|Mux11~14_combout\,
	combout => \ULA|Mux11~15_combout\);

-- Location: LCCOMB_X52_Y23_N10
\ULA|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux11~16_combout\ = (\ULA|Mux11~15_combout\) # ((\ULA|Mux11~14_combout\ & !\ULA|Mux11~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux11~14_combout\,
	datac => \ULA|Mux11~11_combout\,
	datad => \ULA|Mux11~15_combout\,
	combout => \ULA|Mux11~16_combout\);

-- Location: LCCOMB_X52_Y23_N24
\MemparaReg_MUX|m_out[20]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[20]~41_combout\ = (\MemparaReg_MUX|m_out[20]~40_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux11~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemparaReg_MUX|m_out[20]~40_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux11~16_combout\,
	combout => \MemparaReg_MUX|m_out[20]~41_combout\);

-- Location: LCCOMB_X54_Y29_N8
\BREG|regA[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[10]~10_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(21)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a10\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(21),
	combout => \BREG|regA[10]~10_combout\);

-- Location: LCFF_X54_Y29_N9
\A_REG|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(10));

-- Location: LCCOMB_X53_Y32_N26
\ULA|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~0_combout\ = (!\ORIGBALU|m_out[10]~31_combout\ & (!\ORIGAALU|m_out[10]~23_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[10]~31_combout\,
	datac => \ORIGAALU|m_out[10]~23_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux21~0_combout\);

-- Location: LCCOMB_X53_Y32_N20
\ULA|a32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~38_combout\ = \ORIGBALU|m_out[10]~31_combout\ $ (\ORIGAALU|m_out[10]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[10]~31_combout\,
	datac => \ORIGAALU|m_out[10]~23_combout\,
	combout => \ULA|a32~38_combout\);

-- Location: LCCOMB_X58_Y29_N18
\ULA|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~17_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[17]~17_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[17]~17_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[16]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[16]~19_combout\,
	datac => \ORIGAALU|m_out[0]~37_combout\,
	datad => \ORIGBALU|m_out[17]~17_combout\,
	combout => \ULA|ShiftRight1~17_combout\);

-- Location: LCCOMB_X59_Y29_N0
\ULA|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~59_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~17_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~20_combout\,
	datac => \ULA|ShiftRight1~17_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~59_combout\);

-- Location: LCCOMB_X58_Y30_N2
\ULA|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~23_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[11]~29_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[11]~29_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[10]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[10]~31_combout\,
	datab => \ORIGAALU|m_out[0]~0_combout\,
	datac => \ORIGBALU|m_out[11]~29_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~23_combout\);

-- Location: LCCOMB_X58_Y29_N0
\ULA|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~21_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[13]~25_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[13]~25_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[12]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[12]~27_combout\,
	datad => \ORIGBALU|m_out[13]~25_combout\,
	combout => \ULA|ShiftRight1~21_combout\);

-- Location: LCCOMB_X58_Y30_N6
\ULA|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~60_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~21_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~23_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~21_combout\,
	combout => \ULA|ShiftRight0~60_combout\);

-- Location: LCCOMB_X57_Y27_N22
\ULA|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~61_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~59_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~59_combout\,
	datad => \ULA|ShiftRight0~60_combout\,
	combout => \ULA|ShiftRight0~61_combout\);

-- Location: LCCOMB_X57_Y27_N0
\ULA|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~1_combout\ = (!\ULA|Mux29~17_combout\ & \ULA|ShiftLeft0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftLeft0~45_combout\,
	combout => \ULA|Mux21~1_combout\);

-- Location: LCCOMB_X53_Y27_N10
\ULA|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~1_combout\ = (!\ULA|ShiftRight0~26_combout\ & (\ULA|Add2~8_combout\ & !\ULA|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight0~26_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftRight0~27_combout\,
	combout => \ULA|Mux20~1_combout\);

-- Location: LCCOMB_X57_Y27_N26
\ULA|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~2_combout\ = ((!\ULA|ShiftRight0~25_combout\ & (!\ULA|ShiftRight0~28_combout\ & \ULA|Mux20~1_combout\))) # (!\ORIGAALU|m_out[31]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~25_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|ShiftRight0~28_combout\,
	datad => \ULA|Mux20~1_combout\,
	combout => \ULA|Mux20~2_combout\);

-- Location: LCCOMB_X57_Y27_N2
\ULA|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~2_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~111_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux21~1_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~111_combout\,
	datab => \ULA|Mux21~1_combout\,
	datac => \ULA|Mux20~2_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux21~2_combout\);

-- Location: LCCOMB_X57_Y27_N16
\ULA|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~3_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux21~2_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux21~2_combout\ & ((\ULA|ShiftRight0~61_combout\))) # (!\ULA|Mux21~2_combout\ & (\ULA|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~110_combout\,
	datab => \ULA|ShiftRight0~61_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux21~2_combout\,
	combout => \ULA|Mux21~3_combout\);

-- Location: LCCOMB_X54_Y32_N12
\ULA|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~12_combout\ = ((\ORIGBALU|m_out[6]~39_combout\ $ (\ORIGAALU|m_out[6]~27_combout\ $ (\ULA|Add1~11\)))) # (GND)
-- \ULA|Add1~13\ = CARRY((\ORIGBALU|m_out[6]~39_combout\ & (\ORIGAALU|m_out[6]~27_combout\ & !\ULA|Add1~11\)) # (!\ORIGBALU|m_out[6]~39_combout\ & ((\ORIGAALU|m_out[6]~27_combout\) # (!\ULA|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[6]~39_combout\,
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datad => VCC,
	cin => \ULA|Add1~11\,
	combout => \ULA|Add1~12_combout\,
	cout => \ULA|Add1~13\);

-- Location: LCCOMB_X54_Y32_N14
\ULA|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~14_combout\ = (\ORIGAALU|m_out[7]~26_combout\ & ((\ORIGBALU|m_out[7]~37_combout\ & (!\ULA|Add1~13\)) # (!\ORIGBALU|m_out[7]~37_combout\ & (\ULA|Add1~13\ & VCC)))) # (!\ORIGAALU|m_out[7]~26_combout\ & ((\ORIGBALU|m_out[7]~37_combout\ & 
-- ((\ULA|Add1~13\) # (GND))) # (!\ORIGBALU|m_out[7]~37_combout\ & (!\ULA|Add1~13\))))
-- \ULA|Add1~15\ = CARRY((\ORIGAALU|m_out[7]~26_combout\ & (\ORIGBALU|m_out[7]~37_combout\ & !\ULA|Add1~13\)) # (!\ORIGAALU|m_out[7]~26_combout\ & ((\ORIGBALU|m_out[7]~37_combout\) # (!\ULA|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[7]~26_combout\,
	datab => \ORIGBALU|m_out[7]~37_combout\,
	datad => VCC,
	cin => \ULA|Add1~13\,
	combout => \ULA|Add1~14_combout\,
	cout => \ULA|Add1~15\);

-- Location: LCCOMB_X54_Y32_N16
\ULA|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~16_combout\ = ((\ORIGAALU|m_out[8]~25_combout\ $ (\ORIGBALU|m_out[8]~35_combout\ $ (\ULA|Add1~15\)))) # (GND)
-- \ULA|Add1~17\ = CARRY((\ORIGAALU|m_out[8]~25_combout\ & ((!\ULA|Add1~15\) # (!\ORIGBALU|m_out[8]~35_combout\))) # (!\ORIGAALU|m_out[8]~25_combout\ & (!\ORIGBALU|m_out[8]~35_combout\ & !\ULA|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[8]~25_combout\,
	datab => \ORIGBALU|m_out[8]~35_combout\,
	datad => VCC,
	cin => \ULA|Add1~15\,
	combout => \ULA|Add1~16_combout\,
	cout => \ULA|Add1~17\);

-- Location: LCCOMB_X54_Y32_N18
\ULA|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~18_combout\ = (\ORIGAALU|m_out[9]~24_combout\ & ((\ORIGBALU|m_out[9]~33_combout\ & (!\ULA|Add1~17\)) # (!\ORIGBALU|m_out[9]~33_combout\ & (\ULA|Add1~17\ & VCC)))) # (!\ORIGAALU|m_out[9]~24_combout\ & ((\ORIGBALU|m_out[9]~33_combout\ & 
-- ((\ULA|Add1~17\) # (GND))) # (!\ORIGBALU|m_out[9]~33_combout\ & (!\ULA|Add1~17\))))
-- \ULA|Add1~19\ = CARRY((\ORIGAALU|m_out[9]~24_combout\ & (\ORIGBALU|m_out[9]~33_combout\ & !\ULA|Add1~17\)) # (!\ORIGAALU|m_out[9]~24_combout\ & ((\ORIGBALU|m_out[9]~33_combout\) # (!\ULA|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[9]~24_combout\,
	datab => \ORIGBALU|m_out[9]~33_combout\,
	datad => VCC,
	cin => \ULA|Add1~17\,
	combout => \ULA|Add1~18_combout\,
	cout => \ULA|Add1~19\);

-- Location: LCCOMB_X54_Y32_N20
\ULA|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~20_combout\ = ((\ORIGAALU|m_out[10]~23_combout\ $ (\ORIGBALU|m_out[10]~31_combout\ $ (\ULA|Add1~19\)))) # (GND)
-- \ULA|Add1~21\ = CARRY((\ORIGAALU|m_out[10]~23_combout\ & ((!\ULA|Add1~19\) # (!\ORIGBALU|m_out[10]~31_combout\))) # (!\ORIGAALU|m_out[10]~23_combout\ & (!\ORIGBALU|m_out[10]~31_combout\ & !\ULA|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[10]~23_combout\,
	datab => \ORIGBALU|m_out[10]~31_combout\,
	datad => VCC,
	cin => \ULA|Add1~19\,
	combout => \ULA|Add1~20_combout\,
	cout => \ULA|Add1~21\);

-- Location: LCCOMB_X53_Y32_N2
\ULA|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~4_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ALU_CTRL|alu_ctr[0]~70_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGBALU|m_out[10]~31_combout\ & ((\ORIGAALU|m_out[10]~23_combout\) # (\ALU_CTRL|alu_ctr[0]~70_combout\))) # 
-- (!\ORIGBALU|m_out[10]~31_combout\ & (\ORIGAALU|m_out[10]~23_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ORIGBALU|m_out[10]~31_combout\,
	datac => \ORIGAALU|m_out[10]~23_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux21~4_combout\);

-- Location: LCCOMB_X57_Y25_N26
\ULA|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~61_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~13_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~20_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~13_combout\,
	combout => \ULA|ShiftRight1~61_combout\);

-- Location: LCCOMB_X57_Y25_N8
\ULA|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~62_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~60_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftRight1~60_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight1~61_combout\,
	combout => \ULA|ShiftRight1~62_combout\);

-- Location: LCCOMB_X57_Y26_N2
\ULA|ShiftRight1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~106_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~62_combout\,
	combout => \ULA|ShiftRight1~106_combout\);

-- Location: LCCOMB_X56_Y29_N14
\ULA|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~57_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~6_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~8_combout\,
	datac => \ULA|ShiftRight1~6_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftRight1~57_combout\);

-- Location: LCCOMB_X57_Y25_N20
\ULA|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~58_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~57_combout\,
	combout => \ULA|ShiftRight1~58_combout\);

-- Location: LCCOMB_X60_Y25_N8
\ULA|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~69_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~5_combout\,
	combout => \ULA|ShiftRight0~69_combout\);

-- Location: LCCOMB_X57_Y25_N10
\ULA|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~59_combout\ = (\ULA|ShiftRight1~58_combout\) # ((\ORIGBALU|m_out[31]~49_combout\ & (\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~58_combout\,
	datad => \ULA|ShiftRight0~69_combout\,
	combout => \ULA|ShiftRight1~59_combout\);

-- Location: LCCOMB_X57_Y25_N18
\ULA|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|ShiftRight1~59_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & (!\ORIGAALU|m_out[1]~36_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGBALU|m_out[31]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~59_combout\,
	combout => \ULA|Mux5~2_combout\);

-- Location: LCCOMB_X50_Y28_N22
\ULA|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~5_combout\ = (\ULA|Mux29~17_combout\ & ((\ULA|Mux20~4_combout\) # ((\ULA|Mux23~1_combout\ & \ULA|Mux5~2_combout\)))) # (!\ULA|Mux29~17_combout\ & (((!\ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~1_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux21~5_combout\);

-- Location: LCCOMB_X50_Y28_N8
\ULA|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~6_combout\ = (\ULA|Mux21~5_combout\ & ((!\ULA|Add2~8_combout\) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|Mux21~5_combout\,
	combout => \ULA|Mux21~6_combout\);

-- Location: LCCOMB_X50_Y28_N6
\ULA|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~7_combout\ = (\ULA|Mux21~6_combout\ & (((\ULA|ShiftLeft1~81_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux21~6_combout\,
	datac => \ULA|ShiftLeft1~81_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux21~7_combout\);

-- Location: LCCOMB_X50_Y28_N24
\ULA|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~8_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux21~7_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux21~7_combout\ & (\ULA|ShiftRight1~67_combout\)) # (!\ULA|Mux21~7_combout\ & ((\ULA|ShiftRight1~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~67_combout\,
	datab => \ULA|ShiftRight1~106_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|Mux21~7_combout\,
	combout => \ULA|Mux21~8_combout\);

-- Location: LCCOMB_X50_Y26_N12
\ULA|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~9_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux21~4_combout\ & ((\ULA|Mux21~8_combout\))) # (!\ULA|Mux21~4_combout\ & (\ULA|Add0~21_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~21_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux21~4_combout\,
	datad => \ULA|Mux21~8_combout\,
	combout => \ULA|Mux21~9_combout\);

-- Location: LCCOMB_X50_Y26_N30
\ULA|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~10_combout\ = (\ULA|Mux20~6_combout\ & (\ULA|Mux20~5_combout\ & (\ULA|Add1~20_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux21~9_combout\)) # (!\ULA|Mux20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~6_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Add1~20_combout\,
	datad => \ULA|Mux21~9_combout\,
	combout => \ULA|Mux21~10_combout\);

-- Location: LCCOMB_X50_Y26_N0
\ULA|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux21~10_combout\ & ((\ULA|Mux21~3_combout\))) # (!\ULA|Mux21~10_combout\ & (\ULA|a32~38_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~38_combout\,
	datac => \ULA|Mux21~3_combout\,
	datad => \ULA|Mux21~10_combout\,
	combout => \ULA|Mux21~11_combout\);

-- Location: LCCOMB_X50_Y26_N22
\ULA|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux21~12_combout\ = (\ULA|Mux21~0_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux21~0_combout\,
	datad => \ULA|Mux21~11_combout\,
	combout => \ULA|Mux21~12_combout\);

-- Location: LCCOMB_X49_Y26_N28
\PC|sr_out[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[10]~9_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux21~12_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(10),
	datab => \ULA|Mux21~12_combout\,
	datad => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	combout => \PC|sr_out[10]~9_combout\);

-- Location: LCFF_X49_Y26_N29
\PC|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[10]~9_combout\,
	sdata => \INST_REG|sr_out\(8),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(10));

-- Location: LCCOMB_X54_Y29_N22
\ORIGAALU|m_out[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[10]~23_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(10) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(10),
	datac => \PC|sr_out\(10),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[10]~23_combout\);

-- Location: LCCOMB_X54_Y29_N0
\ULA|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~12_combout\ = (\ORIGAALU|m_out[8]~25_combout\) # ((\ORIGAALU|m_out[10]~23_combout\) # ((\ORIGAALU|m_out[9]~24_combout\) # (\ORIGAALU|m_out[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[8]~25_combout\,
	datab => \ORIGAALU|m_out[10]~23_combout\,
	datac => \ORIGAALU|m_out[9]~24_combout\,
	datad => \ORIGAALU|m_out[11]~22_combout\,
	combout => \ULA|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X52_Y27_N30
\ULA|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~13_combout\ = (\ORIGAALU|m_out[5]~28_combout\) # ((\ORIGAALU|m_out[6]~27_combout\) # ((\ORIGAALU|m_out[7]~26_combout\) # (\ULA|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGAALU|m_out[6]~27_combout\,
	datac => \ORIGAALU|m_out[7]~26_combout\,
	datad => \ULA|ShiftLeft0~12_combout\,
	combout => \ULA|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X52_Y27_N22
\ULA|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~17_combout\ = (\ORIGAALU|m_out[4]~30_combout\) # ((\ULA|ShiftLeft0~13_combout\) # ((\ULA|ShiftLeft0~11_combout\) # (\ULA|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[4]~30_combout\,
	datab => \ULA|ShiftLeft0~13_combout\,
	datac => \ULA|ShiftLeft0~11_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|Mux29~17_combout\);

-- Location: LCCOMB_X60_Y25_N20
\ULA|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~70_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft0~62_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft0~62_combout\,
	datad => \ULA|ShiftLeft0~69_combout\,
	combout => \ULA|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X59_Y23_N10
\ULA|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~71_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~57_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~57_combout\,
	datad => \ULA|ShiftLeft0~70_combout\,
	combout => \ULA|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X56_Y25_N18
\ULA|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~16_combout\ = (\ULA|Mux13~4_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft1~80_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~4_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftLeft1~80_combout\,
	datad => \ULA|ShiftLeft0~14_combout\,
	combout => \ULA|Mux13~16_combout\);

-- Location: LCCOMB_X57_Y25_N14
\ULA|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~62_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~13_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~20_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight1~13_combout\,
	combout => \ULA|ShiftRight0~62_combout\);

-- Location: LCCOMB_X56_Y25_N26
\ULA|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~63_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~9_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ULA|ShiftRight1~12_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight1~9_combout\,
	combout => \ULA|ShiftRight0~63_combout\);

-- Location: LCCOMB_X56_Y25_N20
\ULA|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~64_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|ShiftRight0~62_combout\) # (\ULA|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~62_combout\,
	datad => \ULA|ShiftRight0~63_combout\,
	combout => \ULA|ShiftRight0~64_combout\);

-- Location: LCCOMB_X56_Y25_N6
\ULA|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~66_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~6_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~6_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~8_combout\,
	combout => \ULA|ShiftRight0~66_combout\);

-- Location: LCCOMB_X56_Y25_N28
\ULA|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~67_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~65_combout\)) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~65_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~66_combout\,
	combout => \ULA|ShiftRight0~67_combout\);

-- Location: LCCOMB_X56_Y25_N2
\ULA|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~68_combout\ = (\ULA|ShiftRight0~67_combout\ & ((\ULA|Add2~4_combout\ & ((!\ULA|Add2~2_combout\))) # (!\ULA|Add2~4_combout\ & (\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight0~67_combout\,
	combout => \ULA|ShiftRight0~68_combout\);

-- Location: LCCOMB_X56_Y25_N24
\ULA|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~122_combout\ = (\ULA|Add2~6_combout\ & (((\ULA|ShiftRight0~68_combout\)))) # (!\ULA|Add2~6_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftRight0~64_combout\,
	datad => \ULA|ShiftRight0~68_combout\,
	combout => \ULA|ShiftRight0~122_combout\);

-- Location: LCCOMB_X56_Y25_N0
\ULA|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~11_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|ShiftRight0~122_combout\ & \ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux13~16_combout\) # ((!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux13~16_combout\,
	datac => \ULA|ShiftRight0~122_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux13~11_combout\);

-- Location: LCCOMB_X56_Y25_N10
\ULA|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~12_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux13~11_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux13~11_combout\ & ((\ULA|ShiftLeft0~71_combout\))) # (!\ULA|Mux13~11_combout\ & (\ULA|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~44_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftLeft0~71_combout\,
	datad => \ULA|Mux13~11_combout\,
	combout => \ULA|Mux13~12_combout\);

-- Location: LCCOMB_X51_Y25_N16
\ULA|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~8_combout\ = (\ORIGBALU|m_out[18]~16_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[18]~15_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGBALU|m_out[18]~16_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGAALU|m_out[18]~15_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[18]~16_combout\,
	datab => \ORIGAALU|m_out[18]~15_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux13~8_combout\);

-- Location: LCCOMB_X60_Y25_N28
\ULA|ShiftLeft1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~52_combout\ = (\ULA|Add2~4_combout\ & (((\ULA|Add2~2_combout\) # (\ULA|ShiftLeft0~56_combout\)))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft0~69_combout\ & (!\ULA|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|ShiftLeft0~69_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~56_combout\,
	combout => \ULA|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X60_Y25_N10
\ULA|ShiftLeft1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~53_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft1~52_combout\ & (\ULA|ShiftLeft0~50_combout\)) # (!\ULA|ShiftLeft1~52_combout\ & ((\ULA|ShiftLeft0~62_combout\))))) # (!\ULA|Add2~2_combout\ & (((\ULA|ShiftLeft1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~50_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftLeft0~62_combout\,
	datad => \ULA|ShiftLeft1~52_combout\,
	combout => \ULA|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X57_Y28_N14
\ULA|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & ((!\ORIGAALU|m_out[1]~36_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ORIGBALU|m_out[31]~49_combout\)))) # (!\ORIGAALU|m_out[3]~32_combout\ & 
-- (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|Mux13~2_combout\);

-- Location: LCCOMB_X57_Y25_N30
\ULA|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~63_combout\ = (\ULA|ShiftRight1~62_combout\) # (\ULA|ShiftRight1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight1~62_combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ULA|ShiftRight1~63_combout\);

-- Location: LCCOMB_X57_Y25_N16
\ULA|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~3_combout\ = (\ULA|Mux13~2_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~59_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|Mux13~2_combout\,
	datac => \ULA|ShiftRight1~59_combout\,
	datad => \ULA|ShiftRight1~63_combout\,
	combout => \ULA|Mux13~3_combout\);

-- Location: LCCOMB_X53_Y25_N30
\ULA|ShiftLeft1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~10_combout\ = (!\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & \ULA|ShiftLeft1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~9_combout\,
	combout => \ULA|ShiftLeft1~10_combout\);

-- Location: LCCOMB_X51_Y25_N18
\ULA|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~5_combout\ = (\ULA|ShiftRight0~29_combout\) # ((\ULA|Add2~8_combout\ & ((!\ULA|ShiftLeft1~10_combout\))) # (!\ULA|Add2~8_combout\ & (\ULA|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|ShiftLeft1~10_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux13~5_combout\);

-- Location: LCCOMB_X51_Y25_N0
\ULA|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~6_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((!\ULA|Mux13~5_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (!\ULA|Mux29~17_combout\ & (\ULA|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux13~3_combout\,
	datad => \ULA|Mux13~5_combout\,
	combout => \ULA|Mux13~6_combout\);

-- Location: LCCOMB_X51_Y25_N10
\ULA|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~7_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux13~6_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux13~6_combout\ & ((\ULA|ShiftLeft1~53_combout\))) # (!\ULA|Mux13~6_combout\ & (\ULA|ShiftLeft1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~31_combout\,
	datab => \ULA|Mux20~0_combout\,
	datac => \ULA|ShiftLeft1~53_combout\,
	datad => \ULA|Mux13~6_combout\,
	combout => \ULA|Mux13~7_combout\);

-- Location: LCCOMB_X51_Y25_N6
\ULA|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~9_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux13~8_combout\ & ((\ULA|Mux13~7_combout\))) # (!\ULA|Mux13~8_combout\ & (\ULA|Add0~37_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~37_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux13~8_combout\,
	datad => \ULA|Mux13~7_combout\,
	combout => \ULA|Mux13~9_combout\);

-- Location: LCCOMB_X51_Y25_N28
\ULA|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~10_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (!\ULA|Add1~36_combout\)) # (!\ULA|Mux20~6_combout\ & ((!\ULA|Mux13~9_combout\))))) # (!\ULA|Mux20~5_combout\ & (((\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~36_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Mux20~6_combout\,
	datad => \ULA|Mux13~9_combout\,
	combout => \ULA|Mux13~10_combout\);

-- Location: LCCOMB_X51_Y25_N30
\ULA|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~13_combout\ = (\ULA|Mux23~15_combout\ & ((\ULA|Mux20~3_combout\ & ((\ULA|Mux13~12_combout\) # (\ULA|Mux13~10_combout\))) # (!\ULA|Mux20~3_combout\ & ((!\ULA|Mux13~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux13~12_combout\,
	datad => \ULA|Mux13~10_combout\,
	combout => \ULA|Mux13~13_combout\);

-- Location: LCCOMB_X51_Y25_N12
\ULA|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~14_combout\ = (\ORIGBALU|m_out[18]~16_combout\ & (!\ORIGAALU|m_out[18]~15_combout\ & ((\ULA|Mux13~13_combout\)))) # (!\ORIGBALU|m_out[18]~16_combout\ & ((\ORIGAALU|m_out[18]~15_combout\ & ((\ULA|Mux13~13_combout\))) # 
-- (!\ORIGAALU|m_out[18]~15_combout\ & (\ULA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[18]~16_combout\,
	datab => \ORIGAALU|m_out[18]~15_combout\,
	datac => \ULA|Mux23~2_combout\,
	datad => \ULA|Mux13~13_combout\,
	combout => \ULA|Mux13~14_combout\);

-- Location: LCCOMB_X51_Y25_N2
\ULA|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux13~15_combout\ = (\ULA|Mux13~14_combout\) # ((\ULA|Mux13~13_combout\ & !\ULA|Mux13~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux13~13_combout\,
	datac => \ULA|Mux13~10_combout\,
	datad => \ULA|Mux13~14_combout\,
	combout => \ULA|Mux13~15_combout\);

-- Location: LCFF_X51_Y25_N3
\ULA_OUT|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux13~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(18));

-- Location: LCCOMB_X50_Y24_N30
\DATA_MEM_REG|sr_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~2_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \DATA_MEM_REG|sr_out~2_combout\);

-- Location: LCFF_X50_Y24_N31
\DATA_MEM_REG|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(18));

-- Location: LCCOMB_X50_Y24_N0
\MemparaReg_MUX|m_out[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[18]~36_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(18)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \ULA_OUT|sr_out\(18),
	datad => \DATA_MEM_REG|sr_out\(18),
	combout => \MemparaReg_MUX|m_out[18]~36_combout\);

-- Location: LCCOMB_X51_Y25_N24
\MemparaReg_MUX|m_out[18]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[18]~37_combout\ = (\MemparaReg_MUX|m_out[18]~36_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux13~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[18]~36_combout\,
	datad => \ULA|Mux13~15_combout\,
	combout => \MemparaReg_MUX|m_out[18]~37_combout\);

-- Location: LCFF_X51_Y29_N23
\BREG|breg32_rtl_0_bypass[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(28));

-- Location: LCCOMB_X54_Y25_N22
\BREG|regB[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[17]~15_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(28)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32~45_combout\,
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a17\,
	datad => \BREG|breg32_rtl_0_bypass\(28),
	combout => \BREG|regB[17]~15_combout\);

-- Location: LCFF_X59_Y30_N13
\B_REG|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[17]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(17));

-- Location: LCCOMB_X59_Y30_N12
\ORIGBALU|m_out[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[17]~17_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\INST_REG|sr_out\(15))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\B_REG|sr_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(15),
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \B_REG|sr_out\(17),
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ORIGBALU|m_out[17]~17_combout\);

-- Location: LCCOMB_X53_Y32_N0
\ULA|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (!\ORIGAALU|m_out[17]~16_combout\ & (!\ORIGBALU|m_out[17]~17_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[17]~16_combout\,
	datac => \ORIGBALU|m_out[17]~17_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X53_Y32_N12
\ULA|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~4_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ALU_CTRL|alu_ctr[0]~70_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGAALU|m_out[17]~16_combout\ & ((\ORIGBALU|m_out[17]~17_combout\) # (\ALU_CTRL|alu_ctr[0]~70_combout\))) # 
-- (!\ORIGAALU|m_out[17]~16_combout\ & (\ORIGBALU|m_out[17]~17_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ORIGAALU|m_out[17]~16_combout\,
	datac => \ORIGBALU|m_out[17]~17_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux14~4_combout\);

-- Location: LCCOMB_X54_Y28_N0
\ULA|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~5_combout\ = ((!\ULA|Add2~2_combout\ & (!\ULA|Add2~4_combout\ & \ULA|ShiftLeft1~8_combout\))) # (!\ULA|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~8_combout\,
	combout => \ULA|Mux14~5_combout\);

-- Location: LCCOMB_X57_Y31_N18
\ULA|a32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~13_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~42_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[31]~49_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & 
-- (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~42_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|a32~13_combout\);

-- Location: LCCOMB_X57_Y31_N20
\ULA|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~44_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ORIGBALU|m_out[31]~3_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ORIGBALU|m_out[31]~3_combout\,
	datad => \ULA|ShiftRight1~43_combout\,
	combout => \ULA|ShiftRight1~44_combout\);

-- Location: LCCOMB_X56_Y31_N24
\ULA|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~47_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~45_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~46_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~45_combout\,
	combout => \ULA|ShiftRight1~47_combout\);

-- Location: LCCOMB_X57_Y31_N10
\ULA|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~48_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftRight1~44_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight1~44_combout\,
	datad => \ULA|ShiftRight1~47_combout\,
	combout => \ULA|ShiftRight1~48_combout\);

-- Location: LCCOMB_X57_Y29_N14
\ULA|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~52_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\B_REG|sr_out\(20))))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(20)))) # (!\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \B_REG|sr_out\(19),
	datac => \B_REG|sr_out\(20),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~52_combout\);

-- Location: LCCOMB_X59_Y30_N26
\ULA|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~53_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(18))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\B_REG|sr_out\(18))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\B_REG|sr_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(18),
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(17),
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~53_combout\);

-- Location: LCCOMB_X58_Y30_N26
\ULA|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~54_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~52_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~52_combout\,
	datac => \ULA|ShiftRight1~53_combout\,
	combout => \ULA|ShiftRight1~54_combout\);

-- Location: LCCOMB_X57_Y31_N0
\ULA|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~55_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~51_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~54_combout\,
	datad => \ULA|ShiftRight1~51_combout\,
	combout => \ULA|ShiftRight1~55_combout\);

-- Location: LCCOMB_X57_Y31_N2
\ULA|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~56_combout\ = (\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~55_combout\,
	combout => \ULA|ShiftRight1~56_combout\);

-- Location: LCCOMB_X57_Y31_N8
\ULA|a32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~14_combout\ = (\ULA|a32~13_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~48_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|a32~13_combout\,
	datac => \ULA|ShiftRight1~48_combout\,
	datad => \ULA|ShiftRight1~56_combout\,
	combout => \ULA|a32~14_combout\);

-- Location: LCCOMB_X51_Y29_N4
\ULA|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~6_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|Mux14~5_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (!\ULA|Mux29~17_combout\ & ((\ULA|a32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|Mux14~5_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|a32~14_combout\,
	combout => \ULA|Mux14~6_combout\);

-- Location: LCCOMB_X51_Y29_N26
\ULA|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~7_combout\ = (\ULA|Mux14~6_combout\ & (((!\ULA|Add2~6_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ORIGAALU|m_out[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Mux14~6_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux14~7_combout\);

-- Location: LCCOMB_X51_Y29_N0
\ULA|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~8_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux14~7_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux14~7_combout\ & ((\ULA|ShiftLeft1~51_combout\))) # (!\ULA|Mux14~7_combout\ & (\ULA|ShiftLeft1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~28_combout\,
	datab => \ULA|ShiftLeft1~51_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux14~7_combout\,
	combout => \ULA|Mux14~8_combout\);

-- Location: LCCOMB_X51_Y29_N2
\ULA|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~9_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux14~4_combout\ & ((\ULA|Mux14~8_combout\))) # (!\ULA|Mux14~4_combout\ & (\ULA|Add0~35_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~35_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux14~4_combout\,
	datad => \ULA|Mux14~8_combout\,
	combout => \ULA|Mux14~9_combout\);

-- Location: LCCOMB_X51_Y29_N8
\ULA|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~10_combout\ = (\ULA|Mux20~6_combout\ & (\ULA|Add1~34_combout\ & (\ULA|Mux20~5_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux14~9_combout\) # (!\ULA|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~34_combout\,
	datab => \ULA|Mux20~6_combout\,
	datac => \ULA|Mux20~5_combout\,
	datad => \ULA|Mux14~9_combout\,
	combout => \ULA|Mux14~10_combout\);

-- Location: LCCOMB_X58_Y30_N20
\ULA|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~49_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~52_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~53_combout\,
	datab => \ULA|ShiftRight1~52_combout\,
	datac => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~49_combout\);

-- Location: LCCOMB_X57_Y30_N10
\ULA|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~50_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~48_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight0~48_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~49_combout\,
	combout => \ULA|ShiftRight0~50_combout\);

-- Location: LCCOMB_X57_Y30_N20
\ULA|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~51_combout\ = (\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~50_combout\,
	combout => \ULA|ShiftRight0~51_combout\);

-- Location: LCCOMB_X57_Y30_N14
\ULA|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~55_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~54_combout\,
	combout => \ULA|ShiftRight0~55_combout\);

-- Location: LCCOMB_X57_Y30_N2
\ULA|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~53_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|Add2~4_combout\ & ((!\ORIGAALU|m_out[0]~1_combout\))) # (!\ULA|Add2~4_combout\ & (\ORIGBALU|m_out[31]~49_combout\)))) # (!\ULA|Add2~2_combout\ & (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|ShiftRight0~53_combout\);

-- Location: LCCOMB_X57_Y30_N6
\ULA|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~57_combout\ = (\ULA|ShiftRight0~53_combout\ & ((\ULA|ShiftRight0~55_combout\) # ((\ULA|ShiftRight0~56_combout\ & \ULA|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~56_combout\,
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~55_combout\,
	datad => \ULA|ShiftRight0~53_combout\,
	combout => \ULA|ShiftRight0~57_combout\);

-- Location: LCCOMB_X57_Y30_N24
\ULA|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~121_combout\ = (\ULA|Add2~6_combout\ & (((\ULA|ShiftRight0~57_combout\)))) # (!\ULA|Add2~6_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight0~51_combout\,
	datad => \ULA|ShiftRight0~57_combout\,
	combout => \ULA|ShiftRight0~121_combout\);

-- Location: LCCOMB_X56_Y29_N10
\ULA|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux20~20_combout\ & ((\ULA|Mux20~4_combout\ & ((\ULA|ShiftRight0~121_combout\))) # (!\ULA|Mux20~4_combout\ & (\ULA|Mux14~1_combout\)))) # (!\ULA|Mux20~20_combout\ & (((!\ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux14~1_combout\,
	datab => \ULA|ShiftRight0~121_combout\,
	datac => \ULA|Mux20~20_combout\,
	datad => \ULA|Mux20~4_combout\,
	combout => \ULA|Mux14~2_combout\);

-- Location: LCCOMB_X51_Y29_N18
\ULA|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~3_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux14~2_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux14~2_combout\ & ((\ULA|ShiftLeft0~67_combout\))) # (!\ULA|Mux14~2_combout\ & (\ULA|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftLeft0~40_combout\,
	datac => \ULA|ShiftLeft0~67_combout\,
	datad => \ULA|Mux14~2_combout\,
	combout => \ULA|Mux14~3_combout\);

-- Location: LCCOMB_X51_Y29_N6
\ULA|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux14~10_combout\ & ((\ULA|Mux14~3_combout\))) # (!\ULA|Mux14~10_combout\ & (\ULA|a32~46_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~46_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux14~10_combout\,
	datad => \ULA|Mux14~3_combout\,
	combout => \ULA|Mux14~11_combout\);

-- Location: LCCOMB_X51_Y29_N12
\ULA|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux14~12_combout\ = (\ULA|Mux14~0_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux14~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux14~0_combout\,
	datad => \ULA|Mux14~11_combout\,
	combout => \ULA|Mux14~12_combout\);

-- Location: LCFF_X51_Y29_N13
\ULA_OUT|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux14~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(17));

-- Location: LCCOMB_X51_Y22_N28
\MemparaReg_MUX|m_out[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[17]~34_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(17))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATA_MEM_REG|sr_out\(17),
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \ULA_OUT|sr_out\(17),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[17]~34_combout\);

-- Location: LCCOMB_X51_Y29_N22
\MemparaReg_MUX|m_out[17]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[17]~35_combout\ = (\MemparaReg_MUX|m_out[17]~34_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux14~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[17]~34_combout\,
	datad => \ULA|Mux14~12_combout\,
	combout => \MemparaReg_MUX|m_out[17]~35_combout\);

-- Location: LCCOMB_X56_Y24_N4
\BREG|regB[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[14]~18_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(25))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(25),
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a14\,
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[14]~18_combout\);

-- Location: LCFF_X56_Y24_N5
\B_REG|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(14));

-- Location: LCCOMB_X59_Y28_N18
\ORIGBALU|m_out[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[14]~22_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(14))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(14),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(12),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[14]~22_combout\);

-- Location: LCCOMB_X58_Y28_N22
\ORIGBALU|m_out[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[14]~23_combout\ = (\ORIGBALU|m_out[14]~22_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & \B_REG|sr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(14),
	datad => \ORIGBALU|m_out[14]~22_combout\,
	combout => \ORIGBALU|m_out[14]~23_combout\);

-- Location: LCCOMB_X57_Y23_N6
\ULA|a32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~43_combout\ = (\ORIGAALU|m_out[14]~19_combout\) # (\ORIGBALU|m_out[14]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[14]~19_combout\,
	datad => \ORIGBALU|m_out[14]~23_combout\,
	combout => \ULA|a32~43_combout\);

-- Location: LCCOMB_X57_Y23_N4
\ULA|a32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~42_combout\ = \ORIGAALU|m_out[14]~19_combout\ $ (\ORIGBALU|m_out[14]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[14]~19_combout\,
	datad => \ORIGBALU|m_out[14]~23_combout\,
	combout => \ULA|a32~42_combout\);

-- Location: LCCOMB_X57_Y23_N14
\ULA|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~117_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & \ULA|ShiftRight0~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~101_combout\,
	combout => \ULA|ShiftRight0~117_combout\);

-- Location: LCCOMB_X58_Y23_N30
\ULA|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~0_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~27_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~58_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftLeft0~27_combout\,
	combout => \ULA|Mux17~0_combout\);

-- Location: LCCOMB_X57_Y23_N2
\ULA|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~1_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~118_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux17~0_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~118_combout\,
	datab => \ULA|Mux17~0_combout\,
	datac => \ULA|Mux20~2_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux17~1_combout\);

-- Location: LCCOMB_X57_Y23_N20
\ULA|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~2_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux17~1_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux17~1_combout\ & (\ULA|ShiftRight0~97_combout\)) # (!\ULA|Mux17~1_combout\ & ((\ULA|ShiftRight0~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~97_combout\,
	datab => \ULA|ShiftRight0~117_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux17~1_combout\,
	combout => \ULA|Mux17~2_combout\);

-- Location: LCCOMB_X54_Y32_N22
\ULA|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~22_combout\ = (\ORIGBALU|m_out[11]~29_combout\ & ((\ORIGAALU|m_out[11]~22_combout\ & (!\ULA|Add1~21\)) # (!\ORIGAALU|m_out[11]~22_combout\ & ((\ULA|Add1~21\) # (GND))))) # (!\ORIGBALU|m_out[11]~29_combout\ & ((\ORIGAALU|m_out[11]~22_combout\ & 
-- (\ULA|Add1~21\ & VCC)) # (!\ORIGAALU|m_out[11]~22_combout\ & (!\ULA|Add1~21\))))
-- \ULA|Add1~23\ = CARRY((\ORIGBALU|m_out[11]~29_combout\ & ((!\ULA|Add1~21\) # (!\ORIGAALU|m_out[11]~22_combout\))) # (!\ORIGBALU|m_out[11]~29_combout\ & (!\ORIGAALU|m_out[11]~22_combout\ & !\ULA|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[11]~29_combout\,
	datab => \ORIGAALU|m_out[11]~22_combout\,
	datad => VCC,
	cin => \ULA|Add1~21\,
	combout => \ULA|Add1~22_combout\,
	cout => \ULA|Add1~23\);

-- Location: LCCOMB_X54_Y32_N24
\ULA|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~24_combout\ = ((\ORIGAALU|m_out[12]~21_combout\ $ (\ORIGBALU|m_out[12]~27_combout\ $ (\ULA|Add1~23\)))) # (GND)
-- \ULA|Add1~25\ = CARRY((\ORIGAALU|m_out[12]~21_combout\ & ((!\ULA|Add1~23\) # (!\ORIGBALU|m_out[12]~27_combout\))) # (!\ORIGAALU|m_out[12]~21_combout\ & (!\ORIGBALU|m_out[12]~27_combout\ & !\ULA|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[12]~21_combout\,
	datab => \ORIGBALU|m_out[12]~27_combout\,
	datad => VCC,
	cin => \ULA|Add1~23\,
	combout => \ULA|Add1~24_combout\,
	cout => \ULA|Add1~25\);

-- Location: LCCOMB_X54_Y32_N28
\ULA|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add1~28_combout\ = ((\ORIGBALU|m_out[14]~23_combout\ $ (\ORIGAALU|m_out[14]~19_combout\ $ (\ULA|Add1~27\)))) # (GND)
-- \ULA|Add1~29\ = CARRY((\ORIGBALU|m_out[14]~23_combout\ & (\ORIGAALU|m_out[14]~19_combout\ & !\ULA|Add1~27\)) # (!\ORIGBALU|m_out[14]~23_combout\ & ((\ORIGAALU|m_out[14]~19_combout\) # (!\ULA|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[14]~23_combout\,
	datab => \ORIGAALU|m_out[14]~19_combout\,
	datad => VCC,
	cin => \ULA|Add1~27\,
	combout => \ULA|Add1~28_combout\,
	cout => \ULA|Add1~29\);

-- Location: LCCOMB_X56_Y30_N16
\ULA|a32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~44_combout\ = (\ORIGBALU|m_out[14]~23_combout\ & \ORIGAALU|m_out[14]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[14]~23_combout\,
	datad => \ORIGAALU|m_out[14]~19_combout\,
	combout => \ULA|a32~44_combout\);

-- Location: LCCOMB_X56_Y30_N26
\ULA|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~3_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Add0~29_combout\))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & 
-- (\ULA|a32~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|a32~44_combout\,
	datad => \ULA|Add0~29_combout\,
	combout => \ULA|Mux17~3_combout\);

-- Location: LCCOMB_X58_Y29_N14
\ULA|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~20_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[15]~21_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[15]~21_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[14]~23_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[15]~21_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|ShiftRight1~20_combout\);

-- Location: LCCOMB_X58_Y29_N28
\ULA|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~65_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~17_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~20_combout\,
	datad => \ULA|ShiftRight1~17_combout\,
	combout => \ULA|ShiftRight1~65_combout\);

-- Location: LCCOMB_X58_Y25_N30
\ULA|ShiftRight1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~92_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight1~61_combout\,
	combout => \ULA|ShiftRight1~92_combout\);

-- Location: LCCOMB_X57_Y25_N12
\ULA|ShiftRight1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~93_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~92_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~65_combout\,
	datad => \ULA|ShiftRight1~92_combout\,
	combout => \ULA|ShiftRight1~93_combout\);

-- Location: LCCOMB_X57_Y23_N8
\ULA|ShiftRight1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~110_combout\ = (\ULA|ShiftRight1~95_combout\ & \ORIGBALU|m_out[31]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight1~95_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight1~110_combout\);

-- Location: LCCOMB_X57_Y23_N0
\ULA|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~6_combout\ = (\ULA|Mux17~5_combout\ & (((\ULA|ShiftLeft1~43_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux17~5_combout\,
	datab => \ULA|ShiftLeft1~43_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux17~6_combout\);

-- Location: LCCOMB_X57_Y23_N18
\ULA|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~7_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux17~6_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux17~6_combout\ & (\ULA|ShiftRight1~93_combout\)) # (!\ULA|Mux17~6_combout\ & ((\ULA|ShiftRight1~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftRight1~93_combout\,
	datac => \ULA|ShiftRight1~110_combout\,
	datad => \ULA|Mux17~6_combout\,
	combout => \ULA|Mux17~7_combout\);

-- Location: LCCOMB_X57_Y23_N12
\ULA|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~8_combout\ = (\ULA|Mux17~3_combout\ & (((\ULA|Mux17~7_combout\) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))) # (!\ULA|Mux17~3_combout\ & (\ULA|a32~43_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~43_combout\,
	datab => \ULA|Mux17~3_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|Mux17~7_combout\,
	combout => \ULA|Mux17~8_combout\);

-- Location: LCCOMB_X57_Y23_N22
\ULA|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~9_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~28_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux17~8_combout\))))) # (!\ULA|Mux20~5_combout\ & (!\ULA|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~5_combout\,
	datab => \ULA|Mux20~6_combout\,
	datac => \ULA|Add1~28_combout\,
	datad => \ULA|Mux17~8_combout\,
	combout => \ULA|Mux17~9_combout\);

-- Location: LCCOMB_X57_Y23_N24
\ULA|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~10_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux17~9_combout\ & ((\ULA|Mux17~2_combout\))) # (!\ULA|Mux17~9_combout\ & (\ULA|a32~42_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~42_combout\,
	datac => \ULA|Mux17~2_combout\,
	datad => \ULA|Mux17~9_combout\,
	combout => \ULA|Mux17~10_combout\);

-- Location: LCCOMB_X56_Y26_N8
\ULA|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux17~11_combout\ = (\ULA|Mux23~2_combout\ & (((\ULA|Mux23~15_combout\ & \ULA|Mux17~10_combout\)) # (!\ULA|a32~43_combout\))) # (!\ULA|Mux23~2_combout\ & (((\ULA|Mux23~15_combout\ & \ULA|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~2_combout\,
	datab => \ULA|a32~43_combout\,
	datac => \ULA|Mux23~15_combout\,
	datad => \ULA|Mux17~10_combout\,
	combout => \ULA|Mux17~11_combout\);

-- Location: LCCOMB_X53_Y29_N28
\PC|sr_out[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[14]~13_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux17~11_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(14),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux17~11_combout\,
	combout => \PC|sr_out[14]~13_combout\);

-- Location: LCFF_X53_Y29_N29
\PC|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[14]~13_combout\,
	sdata => \INST_REG|sr_out\(12),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(14));

-- Location: LCCOMB_X53_Y29_N12
\ORIGAALU|m_out[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[14]~19_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(14) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(14),
	datab => \PC|sr_out\(14),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[14]~19_combout\);

-- Location: LCCOMB_X57_Y29_N18
\ULA|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~15_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight1~14_combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ULA|ShiftRight1~15_combout\);

-- Location: LCCOMB_X58_Y29_N6
\ULA|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~20_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\B_REG|sr_out\(19))))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\B_REG|sr_out\(19)))) # (!\ORIGAALU|m_out[0]~37_combout\ & (\B_REG|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \B_REG|sr_out\(18),
	datad => \B_REG|sr_out\(19),
	combout => \ULA|ShiftRight0~20_combout\);

-- Location: LCCOMB_X58_Y29_N24
\ULA|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~16_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~20_combout\,
	combout => \ULA|ShiftRight1~16_combout\);

-- Location: LCCOMB_X58_Y29_N16
\ULA|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~18_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~16_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~16_combout\,
	datad => \ULA|ShiftRight1~17_combout\,
	combout => \ULA|ShiftRight1~18_combout\);

-- Location: LCCOMB_X57_Y29_N20
\ULA|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~19_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight1~15_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|ShiftRight1~15_combout\,
	datac => \ULA|ShiftRight1~18_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftRight1~19_combout\);

-- Location: LCCOMB_X56_Y29_N8
\ULA|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|Mux23~0_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~0_combout\,
	datab => \ULA|ShiftRight1~19_combout\,
	datac => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X51_Y27_N22
\ULA|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (\ULA|Mux15~0_combout\ & ((!\ULA|ShiftRight0~29_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~0_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux15~1_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux15~2_combout\);

-- Location: LCCOMB_X51_Y27_N0
\ULA|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~3_combout\ = (\ULA|Mux15~2_combout\ & ((\ULA|ShiftLeft1~49_combout\) # ((\ULA|Mux20~0_combout\)))) # (!\ULA|Mux15~2_combout\ & (((\ULA|ShiftLeft1~24_combout\ & !\ULA|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~49_combout\,
	datab => \ULA|Mux15~2_combout\,
	datac => \ULA|ShiftLeft1~24_combout\,
	datad => \ULA|Mux20~0_combout\,
	combout => \ULA|Mux15~3_combout\);

-- Location: LCCOMB_X51_Y27_N12
\ULA|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~5_combout\ = (\ULA|Mux15~4_combout\ & (((\ULA|Mux15~3_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ULA|Mux15~4_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~4_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Add0~33_combout\,
	datad => \ULA|Mux15~3_combout\,
	combout => \ULA|Mux15~5_combout\);

-- Location: LCCOMB_X51_Y27_N30
\ULA|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~6_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (!\ULA|Add1~32_combout\)) # (!\ULA|Mux20~6_combout\ & ((!\ULA|Mux15~5_combout\))))) # (!\ULA|Mux20~5_combout\ & (\ULA|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~5_combout\,
	datab => \ULA|Mux20~6_combout\,
	datac => \ULA|Add1~32_combout\,
	datad => \ULA|Mux15~5_combout\,
	combout => \ULA|Mux15~6_combout\);

-- Location: LCCOMB_X61_Y27_N30
\ULA|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~7_combout\ = (\ULA|ShiftRight1~116_combout\ & (\ULA|Mux23~1_combout\ & \ULA|ShiftLeft1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~116_combout\,
	datac => \ULA|Mux23~1_combout\,
	datad => \ULA|ShiftLeft1~80_combout\,
	combout => \ULA|Mux15~7_combout\);

-- Location: LCCOMB_X52_Y27_N28
\ULA|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~8_combout\ = (\ULA|Mux20~4_combout\ & (\ULA|ShiftRight0~38_combout\ & ((\ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & (((\ULA|Mux15~7_combout\) # (!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~38_combout\,
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|Mux15~7_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux15~8_combout\);

-- Location: LCCOMB_X52_Y27_N10
\ULA|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~9_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux15~8_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux15~8_combout\ & ((\ULA|ShiftLeft0~64_combout\))) # (!\ULA|Mux15~8_combout\ & (\ULA|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~35_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftLeft0~64_combout\,
	datad => \ULA|Mux15~8_combout\,
	combout => \ULA|Mux15~9_combout\);

-- Location: LCCOMB_X51_Y27_N28
\ULA|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~10_combout\ = (\ULA|Mux23~15_combout\ & ((\ULA|Mux20~3_combout\ & ((\ULA|Mux15~9_combout\) # (\ULA|Mux15~6_combout\))) # (!\ULA|Mux20~3_combout\ & ((!\ULA|Mux15~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux15~9_combout\,
	datad => \ULA|Mux15~6_combout\,
	combout => \ULA|Mux15~10_combout\);

-- Location: LCCOMB_X51_Y27_N14
\ULA|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~11_combout\ = (\ORIGBALU|m_out[16]~19_combout\ & (!\ORIGAALU|m_out[16]~17_combout\ & ((\ULA|Mux15~10_combout\)))) # (!\ORIGBALU|m_out[16]~19_combout\ & ((\ORIGAALU|m_out[16]~17_combout\ & ((\ULA|Mux15~10_combout\))) # 
-- (!\ORIGAALU|m_out[16]~17_combout\ & (\ULA|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[16]~19_combout\,
	datab => \ORIGAALU|m_out[16]~17_combout\,
	datac => \ULA|Mux23~2_combout\,
	datad => \ULA|Mux15~10_combout\,
	combout => \ULA|Mux15~11_combout\);

-- Location: LCCOMB_X51_Y27_N8
\ULA|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux15~12_combout\ = (\ULA|Mux15~11_combout\) # ((!\ULA|Mux15~6_combout\ & \ULA|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux15~6_combout\,
	datac => \ULA|Mux15~11_combout\,
	datad => \ULA|Mux15~10_combout\,
	combout => \ULA|Mux15~12_combout\);

-- Location: LCCOMB_X51_Y27_N18
\MemparaReg_MUX|m_out[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[16]~33_combout\ = (\MemparaReg_MUX|m_out[16]~32_combout\) # ((\ULA|Mux15~12_combout\ & \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemparaReg_MUX|m_out[16]~32_combout\,
	datac => \ULA|Mux15~12_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[16]~33_combout\);

-- Location: LCCOMB_X56_Y24_N30
\BREG|regB[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[15]~17_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(26))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(26),
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a15\,
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[15]~17_combout\);

-- Location: LCFF_X57_Y28_N7
\B_REG|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[15]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(15));

-- Location: LCCOMB_X57_Y28_N6
\ORIGBALU|m_out[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[15]~21_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\ORIGBALU|m_out[15]~20_combout\)) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\B_REG|sr_out\(15) & \MULTI_CYCLE_CONTROL|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[15]~20_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \B_REG|sr_out\(15),
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[15]~21_combout\);

-- Location: LCCOMB_X60_Y26_N26
\ULA|a32~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~45_combout\ = \ORIGBALU|m_out[15]~21_combout\ $ (\ORIGAALU|m_out[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[15]~21_combout\,
	datac => \ORIGAALU|m_out[15]~18_combout\,
	combout => \ULA|a32~45_combout\);

-- Location: LCCOMB_X57_Y26_N22
\ULA|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~119_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~106_combout\,
	combout => \ULA|ShiftRight0~119_combout\);

-- Location: LCCOMB_X51_Y24_N22
\ULA|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~1_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~31_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~31_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~61_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux16~1_combout\);

-- Location: LCCOMB_X56_Y26_N10
\ULA|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~2_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~126_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux16~1_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~126_combout\,
	datab => \ULA|Mux16~1_combout\,
	datac => \ULA|Mux20~2_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux16~2_combout\);

-- Location: LCCOMB_X56_Y26_N16
\ULA|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~3_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux16~2_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux16~2_combout\ & (\ULA|ShiftRight0~104_combout\)) # (!\ULA|Mux16~2_combout\ & ((\ULA|ShiftRight0~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~104_combout\,
	datab => \ULA|ShiftRight0~119_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux16~2_combout\,
	combout => \ULA|Mux16~3_combout\);

-- Location: LCCOMB_X56_Y31_N8
\ULA|ShiftRight1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~101_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~46_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~46_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~49_combout\,
	combout => \ULA|ShiftRight1~101_combout\);

-- Location: LCCOMB_X56_Y31_N2
\ULA|ShiftRight1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~100_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight0~43_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~45_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight0~43_combout\,
	combout => \ULA|ShiftRight1~100_combout\);

-- Location: LCCOMB_X56_Y31_N18
\ULA|ShiftRight1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~102_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|ShiftRight1~101_combout\) # (\ULA|ShiftRight1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight1~101_combout\,
	datad => \ULA|ShiftRight1~100_combout\,
	combout => \ULA|ShiftRight1~102_combout\);

-- Location: LCCOMB_X60_Y26_N14
\ULA|ShiftRight1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~111_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & \ULA|ShiftRight1~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~102_combout\,
	combout => \ULA|ShiftRight1~111_combout\);

-- Location: LCCOMB_X61_Y27_N20
\ULA|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~5_combout\ = (\ULA|ShiftRight1~116_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & (\ULA|Mux23~1_combout\ & \ORIGBALU|m_out[31]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~116_combout\,
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datac => \ULA|Mux23~1_combout\,
	datad => \ORIGBALU|m_out[31]~3_combout\,
	combout => \ULA|Mux16~5_combout\);

-- Location: LCCOMB_X60_Y26_N4
\ULA|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~6_combout\ = (\ULA|Mux29~17_combout\ & ((\ULA|Mux20~4_combout\ & (!\ULA|Add2~8_combout\)) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux16~5_combout\))))) # (!\ULA|Mux29~17_combout\ & (((!\ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|Mux16~5_combout\,
	combout => \ULA|Mux16~6_combout\);

-- Location: LCCOMB_X60_Y26_N18
\ULA|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~7_combout\ = (\ULA|Mux16~6_combout\ & (((\ULA|ShiftLeft1~47_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux16~6_combout\,
	datac => \ULA|ShiftLeft1~47_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux16~7_combout\);

-- Location: LCCOMB_X60_Y26_N12
\ULA|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~8_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux16~7_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux16~7_combout\ & (\ULA|ShiftRight1~98_combout\)) # (!\ULA|Mux16~7_combout\ & ((\ULA|ShiftRight1~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~98_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftRight1~111_combout\,
	datad => \ULA|Mux16~7_combout\,
	combout => \ULA|Mux16~8_combout\);

-- Location: LCCOMB_X60_Y26_N22
\ULA|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~9_combout\ = (\ULA|Mux16~4_combout\ & (((\ULA|Mux16~8_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ULA|Mux16~4_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Add0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux16~4_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Add0~31_combout\,
	datad => \ULA|Mux16~8_combout\,
	combout => \ULA|Mux16~9_combout\);

-- Location: LCCOMB_X56_Y26_N22
\ULA|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~10_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~30_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux16~9_combout\))))) # (!\ULA|Mux20~5_combout\ & (((!\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~30_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Mux20~6_combout\,
	datad => \ULA|Mux16~9_combout\,
	combout => \ULA|Mux16~10_combout\);

-- Location: LCCOMB_X56_Y26_N0
\ULA|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux16~10_combout\ & ((\ULA|Mux16~3_combout\))) # (!\ULA|Mux16~10_combout\ & (\ULA|a32~45_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~45_combout\,
	datac => \ULA|Mux16~3_combout\,
	datad => \ULA|Mux16~10_combout\,
	combout => \ULA|Mux16~11_combout\);

-- Location: LCCOMB_X56_Y26_N14
\ULA|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux16~12_combout\ = (\ULA|Mux16~0_combout\ & ((\ULA|Mux23~2_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux16~11_combout\)))) # (!\ULA|Mux16~0_combout\ & (\ULA|Mux23~15_combout\ & ((\ULA|Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux16~0_combout\,
	datab => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux23~2_combout\,
	datad => \ULA|Mux16~11_combout\,
	combout => \ULA|Mux16~12_combout\);

-- Location: LCFF_X56_Y26_N15
\ULA_OUT|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux16~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(15));

-- Location: LCCOMB_X56_Y22_N6
\MemparaReg_MUX|m_out[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[15]~30_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(15))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(15),
	datad => \ULA_OUT|sr_out\(15),
	combout => \MemparaReg_MUX|m_out[15]~30_combout\);

-- Location: LCCOMB_X56_Y24_N0
\MemparaReg_MUX|m_out[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[15]~31_combout\ = (\MemparaReg_MUX|m_out[15]~30_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux16~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[15]~30_combout\,
	datad => \ULA|Mux16~12_combout\,
	combout => \MemparaReg_MUX|m_out[15]~31_combout\);

-- Location: LCFF_X56_Y24_N25
\BREG|breg32_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(24));

-- Location: LCCOMB_X56_Y24_N6
\BREG|regB[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[13]~19_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(24)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a13\,
	datac => \BREG|breg32_rtl_0_bypass\(24),
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[13]~19_combout\);

-- Location: LCFF_X56_Y24_N7
\B_REG|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(13));

-- Location: LCCOMB_X56_Y22_N18
\INST_REG|sr_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~15_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(14) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(14),
	datad => \rst~combout\,
	combout => \INST_REG|sr_out~15_combout\);

-- Location: LCFF_X56_Y22_N9
\DATA_MEM_REG|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(14));

-- Location: LCFF_X56_Y26_N9
\ULA_OUT|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux17~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(14));

-- Location: LCCOMB_X56_Y22_N8
\MemparaReg_MUX|m_out[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[14]~28_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(14))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(14),
	datad => \ULA_OUT|sr_out\(14),
	combout => \MemparaReg_MUX|m_out[14]~28_combout\);

-- Location: LCCOMB_X56_Y24_N26
\MemparaReg_MUX|m_out[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[14]~29_combout\ = (\MemparaReg_MUX|m_out[14]~28_combout\) # ((\ULA|Mux17~11_combout\ & \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemparaReg_MUX|m_out[14]~28_combout\,
	datac => \ULA|Mux17~11_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[14]~29_combout\);

-- Location: LCFF_X56_Y26_N25
\BREG|breg32_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(23));

-- Location: LCCOMB_X56_Y22_N0
\BREG|regB[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[12]~20_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(23)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a12\,
	datad => \BREG|breg32_rtl_0_bypass\(23),
	combout => \BREG|regB[12]~20_combout\);

-- Location: LCFF_X56_Y22_N1
\B_REG|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(12));

-- Location: LCCOMB_X49_Y26_N30
\INST_REG|sr_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~12_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(11),
	combout => \INST_REG|sr_out~12_combout\);

-- Location: LCFF_X59_Y28_N17
\INST_REG|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~12_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(11));

-- Location: LCCOMB_X59_Y28_N16
\ORIGBALU|m_out[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[13]~24_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(13))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(13),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(11),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[13]~24_combout\);

-- Location: LCCOMB_X58_Y28_N0
\ORIGBALU|m_out[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[13]~25_combout\ = (\ORIGBALU|m_out[13]~24_combout\) # ((\B_REG|sr_out\(13) & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(13),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \ORIGBALU|m_out[13]~24_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[13]~25_combout\);

-- Location: LCCOMB_X56_Y26_N4
\ULA|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~0_combout\ = (!\ORIGAALU|m_out[13]~20_combout\ & !\ORIGBALU|m_out[13]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[13]~20_combout\,
	datac => \ORIGBALU|m_out[13]~25_combout\,
	combout => \ULA|Mux18~0_combout\);

-- Location: LCCOMB_X56_Y23_N2
\ULA|a32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~41_combout\ = \ORIGBALU|m_out[13]~25_combout\ $ (\ORIGAALU|m_out[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[13]~25_combout\,
	datad => \ORIGAALU|m_out[13]~20_combout\,
	combout => \ULA|a32~41_combout\);

-- Location: LCCOMB_X58_Y26_N8
\ULA|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~116_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ULA|ShiftRight0~93_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight0~116_combout\);

-- Location: LCCOMB_X59_Y27_N6
\ULA|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~1_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~24_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~55_combout\,
	datac => \ULA|ShiftLeft0~24_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux18~1_combout\);

-- Location: LCCOMB_X58_Y26_N2
\ULA|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~2_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~125_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux18~1_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~125_combout\,
	datab => \ULA|Mux18~1_combout\,
	datac => \ULA|Mux20~2_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux18~2_combout\);

-- Location: LCCOMB_X58_Y26_N4
\ULA|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~3_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux18~2_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux18~2_combout\ & (\ULA|ShiftRight0~90_combout\)) # (!\ULA|Mux18~2_combout\ & ((\ULA|ShiftRight0~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~90_combout\,
	datab => \ULA|ShiftRight0~116_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux18~2_combout\,
	combout => \ULA|Mux18~3_combout\);

-- Location: LCCOMB_X60_Y26_N16
\ULA|ShiftRight1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~109_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & \ULA|ShiftRight1~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~91_combout\,
	combout => \ULA|ShiftRight1~109_combout\);

-- Location: LCCOMB_X56_Y30_N12
\ULA|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~5_combout\ = (\ULA|Mux29~17_combout\ & ((\ULA|Mux20~4_combout\) # ((\ULA|Mux13~4_combout\ & \ULA|ShiftRight1~88_combout\)))) # (!\ULA|Mux29~17_combout\ & (((!\ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~4_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|ShiftRight1~88_combout\,
	combout => \ULA|Mux18~5_combout\);

-- Location: LCCOMB_X56_Y30_N14
\ULA|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~6_combout\ = (\ULA|Mux18~5_combout\ & ((!\ULA|Mux20~4_combout\) # (!\ULA|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datac => \ULA|Mux20~4_combout\,
	datad => \ULA|Mux18~5_combout\,
	combout => \ULA|Mux18~6_combout\);

-- Location: LCCOMB_X60_Y26_N2
\ULA|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~7_combout\ = (\ULA|Mux18~6_combout\ & (((\ULA|ShiftLeft1~39_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|ShiftLeft1~39_combout\,
	datac => \ULA|Mux18~6_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux18~7_combout\);

-- Location: LCCOMB_X60_Y26_N0
\ULA|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~8_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux18~7_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux18~7_combout\ & (\ULA|ShiftRight1~87_combout\)) # (!\ULA|Mux18~7_combout\ & ((\ULA|ShiftRight1~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~87_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftRight1~109_combout\,
	datad => \ULA|Mux18~7_combout\,
	combout => \ULA|Mux18~8_combout\);

-- Location: LCCOMB_X60_Y26_N30
\ULA|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~9_combout\ = (\ULA|Mux18~4_combout\ & (((\ULA|Mux18~8_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\))) # (!\ULA|Mux18~4_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux18~4_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Add0~27_combout\,
	datad => \ULA|Mux18~8_combout\,
	combout => \ULA|Mux18~9_combout\);

-- Location: LCCOMB_X56_Y26_N30
\ULA|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~10_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~26_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux18~9_combout\))))) # (!\ULA|Mux20~5_combout\ & (((!\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add1~26_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Mux20~6_combout\,
	datad => \ULA|Mux18~9_combout\,
	combout => \ULA|Mux18~10_combout\);

-- Location: LCCOMB_X56_Y26_N12
\ULA|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux18~10_combout\ & ((\ULA|Mux18~3_combout\))) # (!\ULA|Mux18~10_combout\ & (\ULA|a32~41_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~41_combout\,
	datac => \ULA|Mux18~3_combout\,
	datad => \ULA|Mux18~10_combout\,
	combout => \ULA|Mux18~11_combout\);

-- Location: LCCOMB_X56_Y26_N18
\ULA|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux18~12_combout\ = (\ULA|Mux23~2_combout\ & ((\ULA|Mux18~0_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux18~11_combout\)))) # (!\ULA|Mux23~2_combout\ & (((\ULA|Mux23~15_combout\ & \ULA|Mux18~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~2_combout\,
	datab => \ULA|Mux18~0_combout\,
	datac => \ULA|Mux23~15_combout\,
	datad => \ULA|Mux18~11_combout\,
	combout => \ULA|Mux18~12_combout\);

-- Location: LCFF_X56_Y26_N19
\ULA_OUT|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux18~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(13));

-- Location: LCFF_X56_Y22_N31
\DATA_MEM_REG|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(13));

-- Location: LCCOMB_X56_Y22_N30
\MemparaReg_MUX|m_out[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[13]~26_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(13)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(13),
	datac => \DATA_MEM_REG|sr_out\(13),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[13]~26_combout\);

-- Location: LCCOMB_X56_Y24_N24
\MemparaReg_MUX|m_out[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[13]~27_combout\ = (\MemparaReg_MUX|m_out[13]~26_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[13]~26_combout\,
	datad => \ULA|Mux18~12_combout\,
	combout => \MemparaReg_MUX|m_out[13]~27_combout\);

-- Location: LCFF_X49_Y26_N13
\BREG|breg32_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(22));

-- Location: LCCOMB_X54_Y29_N2
\BREG|regB[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[11]~21_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(22)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a11\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(22),
	combout => \BREG|regB[11]~21_combout\);

-- Location: LCFF_X59_Y28_N25
\B_REG|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[11]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(11));

-- Location: LCCOMB_X56_Y22_N14
\INST_REG|sr_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~13_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(12),
	combout => \INST_REG|sr_out~13_combout\);

-- Location: LCFF_X59_Y28_N19
\INST_REG|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~13_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(12));

-- Location: LCCOMB_X59_Y28_N8
\ORIGBALU|m_out[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[12]~26_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(12)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(10),
	datab => \INST_REG|sr_out\(12),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	combout => \ORIGBALU|m_out[12]~26_combout\);

-- Location: LCCOMB_X58_Y28_N14
\ORIGBALU|m_out[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[12]~27_combout\ = (\ORIGBALU|m_out[12]~26_combout\) # ((\B_REG|sr_out\(12) & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(12),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \ORIGBALU|m_out[12]~26_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[12]~27_combout\);

-- Location: LCCOMB_X56_Y26_N20
\ULA|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~0_combout\ = (!\ORIGAALU|m_out[12]~21_combout\ & (\ULA|Mux23~2_combout\ & !\ORIGBALU|m_out[12]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[12]~21_combout\,
	datac => \ULA|Mux23~2_combout\,
	datad => \ORIGBALU|m_out[12]~27_combout\,
	combout => \ULA|Mux19~0_combout\);

-- Location: LCCOMB_X56_Y26_N2
\ULA|a32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~40_combout\ = \ORIGAALU|m_out[12]~21_combout\ $ (\ORIGBALU|m_out[12]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[12]~21_combout\,
	datad => \ORIGBALU|m_out[12]~27_combout\,
	combout => \ULA|a32~40_combout\);

-- Location: LCCOMB_X58_Y26_N30
\ULA|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~114_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight0~85_combout\) # (\ULA|ShiftRight1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight0~85_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight0~114_combout\);

-- Location: LCCOMB_X59_Y27_N0
\ULA|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~20_combout\ = (!\ORIGAALU|m_out[1]~36_combout\ & ((\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft1~80_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~19_combout\,
	datad => \ULA|ShiftLeft1~80_combout\,
	combout => \ULA|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X59_Y27_N30
\ULA|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~21_combout\ = (\ULA|ShiftLeft0~20_combout\) # ((\ULA|Mux29~36_combout\ & \ULA|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux29~36_combout\,
	datac => \ULA|ShiftLeft0~14_combout\,
	datad => \ULA|ShiftLeft0~20_combout\,
	combout => \ULA|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X60_Y29_N30
\ULA|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~52_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~34_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftLeft0~51_combout\,
	datad => \ULA|ShiftLeft0~34_combout\,
	combout => \ULA|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X59_Y27_N28
\ULA|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~1_combout\ = (!\ULA|Mux29~17_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~21_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftLeft0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftLeft0~21_combout\,
	datac => \ULA|ShiftLeft0~52_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux19~1_combout\);

-- Location: LCCOMB_X58_Y26_N10
\ULA|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~2_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~115_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux19~1_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~115_combout\,
	datab => \ULA|Mux19~1_combout\,
	datac => \ULA|Mux20~2_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux19~2_combout\);

-- Location: LCCOMB_X58_Y26_N20
\ULA|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~3_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux19~2_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux19~2_combout\ & (\ULA|ShiftRight0~84_combout\)) # (!\ULA|Mux19~2_combout\ & ((\ULA|ShiftRight0~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~84_combout\,
	datab => \ULA|ShiftRight0~114_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux19~2_combout\,
	combout => \ULA|Mux19~3_combout\);

-- Location: LCCOMB_X52_Y30_N8
\ULA|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~4_combout\ = (\ORIGAALU|m_out[12]~21_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((!\ALU_CTRL|alu_ctr[1]~63_combout\ & \ORIGBALU|m_out[12]~27_combout\)))) # (!\ORIGAALU|m_out[12]~21_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ALU_CTRL|alu_ctr[1]~63_combout\) # (\ORIGBALU|m_out[12]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[12]~21_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ORIGBALU|m_out[12]~27_combout\,
	combout => \ULA|Mux19~4_combout\);

-- Location: LCCOMB_X58_Y29_N2
\ULA|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~22_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~20_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~20_combout\,
	datad => \ULA|ShiftRight1~21_combout\,
	combout => \ULA|ShiftRight1~22_combout\);

-- Location: LCCOMB_X57_Y29_N22
\ULA|ShiftRight1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~78_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~18_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~18_combout\,
	datad => \ULA|ShiftRight1~22_combout\,
	combout => \ULA|ShiftRight1~78_combout\);

-- Location: LCCOMB_X56_Y29_N18
\ULA|ShiftRight1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~108_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & \ULA|ShiftRight1~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~82_combout\,
	combout => \ULA|ShiftRight1~108_combout\);

-- Location: LCCOMB_X58_Y25_N14
\ULA|ShiftLeft1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~34_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftLeft0~42_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftLeft0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~50_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftLeft0~42_combout\,
	combout => \ULA|ShiftLeft1~34_combout\);

-- Location: LCCOMB_X58_Y25_N4
\ULA|ShiftLeft1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~35_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftLeft1~23_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftLeft1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftLeft1~34_combout\,
	datad => \ULA|ShiftLeft1~23_combout\,
	combout => \ULA|ShiftLeft1~35_combout\);

-- Location: LCCOMB_X58_Y25_N22
\ULA|ShiftLeft1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~36_combout\ = (\ULA|Add2~6_combout\ & ((\ULA|ShiftLeft1~14_combout\))) # (!\ULA|Add2~6_combout\ & (\ULA|ShiftLeft1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~35_combout\,
	datad => \ULA|ShiftLeft1~14_combout\,
	combout => \ULA|ShiftLeft1~36_combout\);

-- Location: LCCOMB_X52_Y27_N26
\ULA|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~7_combout\ = (\ULA|Mux19~6_combout\ & (((!\ULA|ShiftRight0~29_combout\ & \ULA|ShiftLeft1~36_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux19~6_combout\,
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	datad => \ULA|ShiftLeft1~36_combout\,
	combout => \ULA|Mux19~7_combout\);

-- Location: LCCOMB_X52_Y27_N12
\ULA|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~8_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux19~7_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux19~7_combout\ & (\ULA|ShiftRight1~78_combout\)) # (!\ULA|Mux19~7_combout\ & ((\ULA|ShiftRight1~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftRight1~78_combout\,
	datac => \ULA|ShiftRight1~108_combout\,
	datad => \ULA|Mux19~7_combout\,
	combout => \ULA|Mux19~8_combout\);

-- Location: LCCOMB_X52_Y30_N6
\ULA|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~9_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux19~4_combout\ & ((\ULA|Mux19~8_combout\))) # (!\ULA|Mux19~4_combout\ & (\ULA|Add0~25_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ULA|Mux19~4_combout\,
	datac => \ULA|Add0~25_combout\,
	datad => \ULA|Mux19~8_combout\,
	combout => \ULA|Mux19~9_combout\);

-- Location: LCCOMB_X52_Y30_N20
\ULA|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~10_combout\ = (\ULA|Mux20~6_combout\ & (\ULA|Add1~24_combout\ & (\ULA|Mux20~5_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux19~9_combout\) # (!\ULA|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~6_combout\,
	datab => \ULA|Add1~24_combout\,
	datac => \ULA|Mux20~5_combout\,
	datad => \ULA|Mux19~9_combout\,
	combout => \ULA|Mux19~10_combout\);

-- Location: LCCOMB_X56_Y26_N28
\ULA|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux19~10_combout\ & ((\ULA|Mux19~3_combout\))) # (!\ULA|Mux19~10_combout\ & (\ULA|a32~40_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~40_combout\,
	datac => \ULA|Mux19~3_combout\,
	datad => \ULA|Mux19~10_combout\,
	combout => \ULA|Mux19~11_combout\);

-- Location: LCCOMB_X56_Y26_N6
\ULA|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux19~12_combout\ = (\ULA|Mux19~0_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux19~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux19~0_combout\,
	datad => \ULA|Mux19~11_combout\,
	combout => \ULA|Mux19~12_combout\);

-- Location: LCFF_X56_Y26_N7
\ULA_OUT|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux19~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(12));

-- Location: LCFF_X56_Y22_N25
\DATA_MEM_REG|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(12));

-- Location: LCCOMB_X56_Y22_N24
\MemparaReg_MUX|m_out[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[12]~24_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(12)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(12),
	datac => \DATA_MEM_REG|sr_out\(12),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[12]~24_combout\);

-- Location: LCCOMB_X56_Y26_N24
\MemparaReg_MUX|m_out[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[12]~25_combout\ = (\MemparaReg_MUX|m_out[12]~24_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemparaReg_MUX|m_out[12]~24_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux19~12_combout\,
	combout => \MemparaReg_MUX|m_out[12]~25_combout\);

-- Location: LCCOMB_X54_Y29_N30
\BREG|regA[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[11]~11_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(22)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a11\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(22),
	combout => \BREG|regA[11]~11_combout\);

-- Location: LCFF_X54_Y29_N31
\A_REG|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(11));

-- Location: LCCOMB_X49_Y26_N2
\PC|sr_out[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[11]~10_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux20~19_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(11),
	datab => \ULA|Mux20~19_combout\,
	datad => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	combout => \PC|sr_out[11]~10_combout\);

-- Location: LCFF_X49_Y26_N3
\PC|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[11]~10_combout\,
	sdata => \INST_REG|sr_out\(9),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(11));

-- Location: LCCOMB_X54_Y29_N24
\ORIGAALU|m_out[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[11]~22_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(11) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(11),
	datac => \PC|sr_out\(11),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[11]~22_combout\);

-- Location: LCCOMB_X49_Y26_N16
\ULA|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~7_combout\ = (!\ORIGBALU|m_out[11]~29_combout\ & (!\ORIGAALU|m_out[11]~22_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[11]~29_combout\,
	datab => \ORIGAALU|m_out[11]~22_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux20~7_combout\);

-- Location: LCCOMB_X49_Y26_N4
\ULA|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~11_combout\ = (\ORIGBALU|m_out[11]~29_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[11]~22_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ORIGBALU|m_out[11]~29_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- ((\ORIGAALU|m_out[11]~22_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[11]~29_combout\,
	datab => \ORIGAALU|m_out[11]~22_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux20~11_combout\);

-- Location: LCCOMB_X60_Y28_N4
\ULA|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~35_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[16]~19_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[16]~19_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[15]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[15]~21_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[16]~19_combout\,
	combout => \ULA|ShiftRight1~35_combout\);

-- Location: LCCOMB_X59_Y30_N16
\ULA|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~72_combout\ = (\ULA|ShiftRight0~71_combout\) # ((\ULA|ShiftRight1~53_combout\ & \ULA|ShiftRight0~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~53_combout\,
	datac => \ULA|ShiftRight0~127_combout\,
	datad => \ULA|ShiftRight0~71_combout\,
	combout => \ULA|ShiftRight0~72_combout\);

-- Location: LCCOMB_X59_Y27_N24
\ULA|ShiftRight1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~75_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight0~72_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~35_combout\,
	datac => \ULA|ShiftRight0~72_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftRight1~75_combout\);

-- Location: LCCOMB_X59_Y28_N30
\ULA|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~38_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[12]~27_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[12]~27_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[11]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[12]~27_combout\,
	datab => \ORIGAALU|m_out[0]~0_combout\,
	datac => \ORIGBALU|m_out[11]~29_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~38_combout\);

-- Location: LCCOMB_X60_Y28_N14
\ULA|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~36_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[14]~23_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[14]~23_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[13]~25_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[14]~23_combout\,
	combout => \ULA|ShiftRight1~36_combout\);

-- Location: LCCOMB_X60_Y28_N12
\ULA|ShiftRight1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~76_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~36_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~38_combout\,
	datad => \ULA|ShiftRight1~36_combout\,
	combout => \ULA|ShiftRight1~76_combout\);

-- Location: LCCOMB_X59_Y27_N10
\ULA|ShiftRight1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~77_combout\ = (\ULA|ShiftRight1~75_combout\) # ((!\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~75_combout\,
	datad => \ULA|ShiftRight1~76_combout\,
	combout => \ULA|ShiftRight1~77_combout\);

-- Location: LCCOMB_X56_Y31_N14
\ULA|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~72_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~46_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~46_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~49_combout\,
	combout => \ULA|ShiftRight1~72_combout\);

-- Location: LCCOMB_X60_Y28_N10
\ULA|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~71_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~50_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftRight1~52_combout\,
	datac => \ULA|ShiftRight1~50_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftRight1~71_combout\);

-- Location: LCCOMB_X56_Y31_N20
\ULA|ShiftRight1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~73_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|ShiftRight1~72_combout\) # (\ULA|ShiftRight1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight1~72_combout\,
	datad => \ULA|ShiftRight1~71_combout\,
	combout => \ULA|ShiftRight1~73_combout\);

-- Location: LCCOMB_X49_Y28_N20
\ULA|ShiftRight1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~107_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & \ULA|ShiftRight1~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~73_combout\,
	combout => \ULA|ShiftRight1~107_combout\);

-- Location: LCCOMB_X50_Y28_N2
\ULA|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~13_combout\ = (!\ULA|Add2~8_combout\ & (\ULA|ShiftLeft1~82_combout\ & \ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|ShiftLeft1~82_combout\,
	datac => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux20~13_combout\);

-- Location: LCCOMB_X57_Y31_N14
\ULA|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~69_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight0~43_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~45_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight0~43_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftRight1~69_combout\);

-- Location: LCCOMB_X57_Y31_N28
\ULA|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~70_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ORIGBALU|m_out[31]~3_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & (((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~3_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight1~69_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftRight1~70_combout\);

-- Location: LCCOMB_X49_Y28_N14
\ULA|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~12_combout\ = ((\ULA|ShiftRight1~68_combout\ & (\ULA|ShiftRight1~70_combout\ & \ULA|Mux23~1_combout\))) # (!\ULA|Mux29~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~68_combout\,
	datab => \ULA|ShiftRight1~70_combout\,
	datac => \ULA|Mux23~1_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux20~12_combout\);

-- Location: LCCOMB_X49_Y28_N28
\ULA|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~14_combout\ = (\ULA|Mux20~4_combout\ & (\ULA|Mux20~13_combout\ & ((!\ULA|ShiftRight0~29_combout\)))) # (!\ULA|Mux20~4_combout\ & (((\ULA|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux20~13_combout\,
	datac => \ULA|Mux20~12_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux20~14_combout\);

-- Location: LCCOMB_X49_Y28_N30
\ULA|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~15_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux20~14_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux20~14_combout\ & (\ULA|ShiftRight1~77_combout\)) # (!\ULA|Mux20~14_combout\ & ((\ULA|ShiftRight1~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftRight1~77_combout\,
	datac => \ULA|ShiftRight1~107_combout\,
	datad => \ULA|Mux20~14_combout\,
	combout => \ULA|Mux20~15_combout\);

-- Location: LCCOMB_X49_Y26_N10
\ULA|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~16_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux20~11_combout\ & ((\ULA|Mux20~15_combout\))) # (!\ULA|Mux20~11_combout\ & (\ULA|Add0~23_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux20~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~23_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux20~11_combout\,
	datad => \ULA|Mux20~15_combout\,
	combout => \ULA|Mux20~16_combout\);

-- Location: LCCOMB_X49_Y26_N24
\ULA|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~17_combout\ = (\ULA|Mux20~6_combout\ & (\ULA|Mux20~5_combout\ & (\ULA|Add1~22_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux20~16_combout\)) # (!\ULA|Mux20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~6_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Add1~22_combout\,
	datad => \ULA|Mux20~16_combout\,
	combout => \ULA|Mux20~17_combout\);

-- Location: LCCOMB_X59_Y30_N30
\ULA|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~73_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight0~72_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~72_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~35_combout\,
	combout => \ULA|ShiftRight0~73_combout\);

-- Location: LCCOMB_X60_Y28_N20
\ULA|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~74_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~36_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~38_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~36_combout\,
	combout => \ULA|ShiftRight0~74_combout\);

-- Location: LCCOMB_X60_Y30_N6
\ULA|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~75_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~73_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~73_combout\,
	datad => \ULA|ShiftRight0~74_combout\,
	combout => \ULA|ShiftRight0~75_combout\);

-- Location: LCCOMB_X57_Y27_N12
\ULA|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~9_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & ((\ULA|ShiftRight0~113_combout\))) # (!\ULA|a32~17_combout\ & (\ULA|Mux20~8_combout\)))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~8_combout\,
	datab => \ULA|Mux20~2_combout\,
	datac => \ULA|ShiftRight0~113_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux20~9_combout\);

-- Location: LCCOMB_X57_Y27_N30
\ULA|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~10_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux20~9_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux20~9_combout\ & ((\ULA|ShiftRight0~75_combout\))) # (!\ULA|Mux20~9_combout\ & (\ULA|ShiftRight0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~112_combout\,
	datab => \ULA|ShiftRight0~75_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux20~9_combout\,
	combout => \ULA|Mux20~10_combout\);

-- Location: LCCOMB_X49_Y26_N18
\ULA|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~18_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux20~17_combout\ & ((\ULA|Mux20~10_combout\))) # (!\ULA|Mux20~17_combout\ & (\ULA|a32~39_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~39_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux20~17_combout\,
	datad => \ULA|Mux20~10_combout\,
	combout => \ULA|Mux20~18_combout\);

-- Location: LCCOMB_X49_Y26_N0
\ULA|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux20~19_combout\ = (\ULA|Mux20~7_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux20~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux20~7_combout\,
	datad => \ULA|Mux20~18_combout\,
	combout => \ULA|Mux20~19_combout\);

-- Location: LCCOMB_X49_Y26_N12
\MemparaReg_MUX|m_out[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[11]~23_combout\ = (\MemparaReg_MUX|m_out[11]~22_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemparaReg_MUX|m_out[11]~22_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux20~19_combout\,
	combout => \MemparaReg_MUX|m_out[11]~23_combout\);

-- Location: LCCOMB_X56_Y24_N8
\BREG|regB[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[10]~22_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(21))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32~45_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(21),
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a10\,
	combout => \BREG|regB[10]~22_combout\);

-- Location: LCFF_X56_Y24_N9
\B_REG|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[10]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(10));

-- Location: LCCOMB_X54_Y22_N2
\INST_REG|sr_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~11_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(10),
	combout => \INST_REG|sr_out~11_combout\);

-- Location: LCFF_X50_Y28_N17
\DATA_MEM_REG|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(10));

-- Location: LCCOMB_X49_Y26_N8
\MemparaReg_MUX|m_out[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[10]~20_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(10)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(10),
	datab => \DATA_MEM_REG|sr_out\(10),
	datac => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[10]~20_combout\);

-- Location: LCCOMB_X49_Y26_N22
\MemparaReg_MUX|m_out[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[10]~21_combout\ = (\MemparaReg_MUX|m_out[10]~20_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[10]~20_combout\,
	datad => \ULA|Mux21~12_combout\,
	combout => \MemparaReg_MUX|m_out[10]~21_combout\);

-- Location: LCCOMB_X54_Y29_N20
\BREG|regB[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[9]~23_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(20))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(20),
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|breg32_rtl_1|auto_generated|ram_block1a9\,
	combout => \BREG|regB[9]~23_combout\);

-- Location: LCFF_X54_Y29_N21
\B_REG|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(9));

-- Location: LCCOMB_X59_Y28_N6
\ORIGBALU|m_out[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[9]~32_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(9)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(7),
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \INST_REG|sr_out\(9),
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ORIGBALU|m_out[9]~32_combout\);

-- Location: LCCOMB_X59_Y28_N4
\ORIGBALU|m_out[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[9]~33_combout\ = (\ORIGBALU|m_out[9]~32_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & \B_REG|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datac => \B_REG|sr_out\(9),
	datad => \ORIGBALU|m_out[9]~32_combout\,
	combout => \ORIGBALU|m_out[9]~33_combout\);

-- Location: LCCOMB_X53_Y32_N24
\ULA|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~0_combout\ = (!\ORIGBALU|m_out[9]~33_combout\ & (!\ORIGAALU|m_out[9]~24_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[9]~33_combout\,
	datac => \ORIGAALU|m_out[9]~24_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux22~0_combout\);

-- Location: LCCOMB_X53_Y32_N8
\ULA|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~4_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ALU_CTRL|alu_ctr[0]~70_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGBALU|m_out[9]~33_combout\ & ((\ORIGAALU|m_out[9]~24_combout\) # (\ALU_CTRL|alu_ctr[0]~70_combout\))) # 
-- (!\ORIGBALU|m_out[9]~33_combout\ & (\ORIGAALU|m_out[9]~24_combout\ & \ALU_CTRL|alu_ctr[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ORIGBALU|m_out[9]~33_combout\,
	datac => \ORIGAALU|m_out[9]~24_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux22~4_combout\);

-- Location: LCCOMB_X60_Y28_N24
\ULA|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~37_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~35_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~35_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~36_combout\,
	combout => \ULA|ShiftRight1~37_combout\);

-- Location: LCCOMB_X60_Y28_N2
\ULA|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~39_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[10]~31_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[10]~31_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[9]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[10]~31_combout\,
	datab => \ORIGBALU|m_out[9]~33_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~39_combout\);

-- Location: LCCOMB_X60_Y28_N28
\ULA|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~40_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~38_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~38_combout\,
	datad => \ULA|ShiftRight1~39_combout\,
	combout => \ULA|ShiftRight1~40_combout\);

-- Location: LCCOMB_X60_Y28_N22
\ULA|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~41_combout\ = (\ULA|ShiftRight1~37_combout\) # ((!\ORIGAALU|m_out[2]~34_combout\ & \ULA|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~37_combout\,
	datad => \ULA|ShiftRight1~40_combout\,
	combout => \ULA|ShiftRight1~41_combout\);

-- Location: LCCOMB_X53_Y30_N8
\ULA|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~6_combout\ = (\ULA|Mux29~17_combout\ & (!\ULA|Add2~8_combout\ & \ULA|ShiftLeft1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftLeft1~29_combout\,
	combout => \ULA|Mux22~6_combout\);

-- Location: LCCOMB_X53_Y30_N26
\ULA|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~7_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|Mux22~6_combout\ & !\ULA|ShiftRight0~29_combout\)))) # (!\ULA|Mux20~4_combout\ & (\ULA|Mux22~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux22~5_combout\,
	datab => \ULA|Mux22~6_combout\,
	datac => \ULA|ShiftRight0~29_combout\,
	datad => \ULA|Mux20~4_combout\,
	combout => \ULA|Mux22~7_combout\);

-- Location: LCCOMB_X53_Y30_N28
\ULA|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~8_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux22~7_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux22~7_combout\ & ((\ULA|ShiftRight1~41_combout\))) # (!\ULA|Mux22~7_combout\ & (\ULA|ShiftRight1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~104_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftRight1~41_combout\,
	datad => \ULA|Mux22~7_combout\,
	combout => \ULA|Mux22~8_combout\);

-- Location: LCCOMB_X53_Y30_N22
\ULA|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~9_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux22~4_combout\ & ((\ULA|Mux22~8_combout\))) # (!\ULA|Mux22~4_combout\ & (\ULA|Add0~19_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ULA|Mux22~4_combout\,
	datac => \ULA|Add0~19_combout\,
	datad => \ULA|Mux22~8_combout\,
	combout => \ULA|Mux22~9_combout\);

-- Location: LCCOMB_X53_Y30_N20
\ULA|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~10_combout\ = (\ULA|Mux20~6_combout\ & (\ULA|Mux20~5_combout\ & (\ULA|Add1~18_combout\))) # (!\ULA|Mux20~6_combout\ & (((\ULA|Mux22~9_combout\)) # (!\ULA|Mux20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~6_combout\,
	datab => \ULA|Mux20~5_combout\,
	datac => \ULA|Add1~18_combout\,
	datad => \ULA|Mux22~9_combout\,
	combout => \ULA|Mux22~10_combout\);

-- Location: LCCOMB_X56_Y30_N8
\ULA|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~108_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~50_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight0~108_combout\);

-- Location: LCCOMB_X56_Y30_N6
\ULA|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~109_combout\ = (!\ULA|Add2~6_combout\ & \ULA|ShiftRight0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~57_combout\,
	combout => \ULA|ShiftRight0~109_combout\);

-- Location: LCCOMB_X57_Y27_N18
\ULA|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~2_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & ((\ULA|ShiftRight0~109_combout\))) # (!\ULA|a32~17_combout\ & (\ULA|Mux22~1_combout\)))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux22~1_combout\,
	datab => \ULA|Mux20~2_combout\,
	datac => \ULA|ShiftRight0~109_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux22~2_combout\);

-- Location: LCCOMB_X53_Y30_N12
\ULA|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~3_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux22~2_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux22~2_combout\ & (\ULA|ShiftRight0~47_combout\)) # (!\ULA|Mux22~2_combout\ & ((\ULA|ShiftRight0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~47_combout\,
	datab => \ULA|ShiftRight0~108_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux22~2_combout\,
	combout => \ULA|Mux22~3_combout\);

-- Location: LCCOMB_X53_Y30_N6
\ULA|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~11_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux22~10_combout\ & ((\ULA|Mux22~3_combout\))) # (!\ULA|Mux22~10_combout\ & (\ULA|a32~37_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~37_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux22~10_combout\,
	datad => \ULA|Mux22~3_combout\,
	combout => \ULA|Mux22~11_combout\);

-- Location: LCCOMB_X53_Y30_N16
\ULA|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux22~12_combout\ = (\ULA|Mux22~0_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux22~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~15_combout\,
	datac => \ULA|Mux22~0_combout\,
	datad => \ULA|Mux22~11_combout\,
	combout => \ULA|Mux22~12_combout\);

-- Location: LCFF_X53_Y30_N17
\ULA_OUT|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux22~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(9));

-- Location: LCFF_X54_Y22_N11
\DATA_MEM_REG|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(9));

-- Location: LCCOMB_X54_Y22_N10
\MemparaReg_MUX|m_out[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[9]~18_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(9)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ULA_OUT|sr_out\(9),
	datac => \DATA_MEM_REG|sr_out\(9),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[9]~18_combout\);

-- Location: LCCOMB_X54_Y29_N18
\MemparaReg_MUX|m_out[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[9]~19_combout\ = (\MemparaReg_MUX|m_out[9]~18_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux22~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[9]~18_combout\,
	datad => \ULA|Mux22~12_combout\,
	combout => \MemparaReg_MUX|m_out[9]~19_combout\);

-- Location: LCCOMB_X54_Y29_N4
\BREG|regA[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[8]~8_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(19)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a8\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(19),
	combout => \BREG|regA[8]~8_combout\);

-- Location: LCFF_X54_Y29_N5
\A_REG|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(8));

-- Location: LCCOMB_X50_Y26_N24
\PC|sr_out[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[8]~7_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux23~16_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~16_combout\,
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA_OUT|sr_out\(8),
	combout => \PC|sr_out[8]~7_combout\);

-- Location: LCFF_X50_Y26_N25
\PC|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[8]~7_combout\,
	sdata => \INST_REG|sr_out\(6),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(8));

-- Location: LCCOMB_X54_Y29_N12
\ORIGAALU|m_out[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[8]~25_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\A_REG|sr_out\(8) & ((!\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\PC|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(8),
	datac => \PC|sr_out\(8),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[8]~25_combout\);

-- Location: LCCOMB_X53_Y32_N16
\ULA|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~3_combout\ = (\ULA|Mux23~2_combout\ & (!\ORIGAALU|m_out[8]~25_combout\ & !\ORIGBALU|m_out[8]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~2_combout\,
	datab => \ORIGAALU|m_out[8]~25_combout\,
	datad => \ORIGBALU|m_out[8]~35_combout\,
	combout => \ULA|Mux23~3_combout\);

-- Location: LCCOMB_X58_Y32_N0
\ULA|a32~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~36_combout\ = \ORIGAALU|m_out[8]~25_combout\ $ (\ORIGBALU|m_out[8]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[8]~25_combout\,
	datad => \ORIGBALU|m_out[8]~35_combout\,
	combout => \ULA|a32~36_combout\);

-- Location: LCCOMB_X58_Y30_N8
\ULA|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~24_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[9]~33_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[9]~33_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- ((\ORIGBALU|m_out[8]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGAALU|m_out[0]~0_combout\,
	datac => \ORIGBALU|m_out[9]~33_combout\,
	datad => \ORIGBALU|m_out[8]~35_combout\,
	combout => \ULA|ShiftRight1~24_combout\);

-- Location: LCCOMB_X58_Y30_N24
\ULA|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~40_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~23_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~24_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~23_combout\,
	combout => \ULA|ShiftRight0~40_combout\);

-- Location: LCCOMB_X58_Y29_N22
\ULA|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~39_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~20_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~21_combout\,
	datac => \ULA|ShiftRight1~20_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~39_combout\);

-- Location: LCCOMB_X57_Y27_N4
\ULA|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~41_combout\ = (\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~39_combout\))) # (!\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight0~40_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~39_combout\,
	combout => \ULA|ShiftRight0~41_combout\);

-- Location: LCCOMB_X57_Y27_N24
\ULA|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~4_combout\ = (!\ULA|Mux29~17_combout\ & \ULA|ShiftLeft0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datad => \ULA|ShiftLeft0~36_combout\,
	combout => \ULA|Mux23~4_combout\);

-- Location: LCCOMB_X57_Y27_N28
\ULA|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~5_combout\ = (\ULA|Mux20~2_combout\ & ((\ULA|a32~17_combout\ & (\ULA|ShiftRight0~124_combout\)) # (!\ULA|a32~17_combout\ & ((\ULA|Mux23~4_combout\))))) # (!\ULA|Mux20~2_combout\ & (((!\ULA|a32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~124_combout\,
	datab => \ULA|Mux20~2_combout\,
	datac => \ULA|Mux23~4_combout\,
	datad => \ULA|a32~17_combout\,
	combout => \ULA|Mux23~5_combout\);

-- Location: LCCOMB_X57_Y27_N6
\ULA|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~6_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux23~5_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux23~5_combout\ & ((\ULA|ShiftRight0~41_combout\))) # (!\ULA|Mux23~5_combout\ & (\ULA|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~37_combout\,
	datab => \ULA|ShiftRight0~41_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux23~5_combout\,
	combout => \ULA|Mux23~6_combout\);

-- Location: LCCOMB_X53_Y32_N30
\ULA|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~7_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ORIGBALU|m_out[8]~35_combout\) # ((\ORIGAALU|m_out[8]~25_combout\) # (\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ORIGBALU|m_out[8]~35_combout\ & 
-- (\ORIGAALU|m_out[8]~25_combout\ & !\ALU_CTRL|alu_ctr[1]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ORIGBALU|m_out[8]~35_combout\,
	datac => \ORIGAALU|m_out[8]~25_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux23~7_combout\);

-- Location: LCCOMB_X58_Y30_N10
\ULA|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~25_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~23_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~24_combout\,
	datad => \ULA|ShiftRight1~23_combout\,
	combout => \ULA|ShiftRight1~25_combout\);

-- Location: LCCOMB_X58_Y29_N8
\ULA|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~26_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~22_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~22_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~25_combout\,
	combout => \ULA|ShiftRight1~26_combout\);

-- Location: LCCOMB_X56_Y29_N12
\ULA|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~8_combout\ = (\ULA|Mux23~1_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datab => \ULA|Mux23~1_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight1~11_combout\,
	combout => \ULA|Mux23~8_combout\);

-- Location: LCCOMB_X49_Y27_N4
\ULA|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~9_combout\ = (\ULA|Mux20~4_combout\ & (!\ULA|Add2~8_combout\ & (\ULA|Mux29~17_combout\))) # (!\ULA|Mux20~4_combout\ & (((\ULA|Mux23~8_combout\) # (!\ULA|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|Mux29~17_combout\,
	datad => \ULA|Mux23~8_combout\,
	combout => \ULA|Mux23~9_combout\);

-- Location: LCCOMB_X49_Y27_N10
\ULA|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~10_combout\ = (\ULA|Mux23~9_combout\ & (((\ULA|ShiftLeft1~25_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~25_combout\,
	datab => \ULA|Mux20~4_combout\,
	datac => \ULA|Mux23~9_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux23~10_combout\);

-- Location: LCCOMB_X50_Y26_N26
\ULA|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~11_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux23~10_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux23~10_combout\ & (\ULA|ShiftRight1~26_combout\)) # (!\ULA|Mux23~10_combout\ & ((\ULA|ShiftRight1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ULA|ShiftRight1~26_combout\,
	datac => \ULA|ShiftRight1~19_combout\,
	datad => \ULA|Mux23~10_combout\,
	combout => \ULA|Mux23~11_combout\);

-- Location: LCCOMB_X50_Y26_N20
\ULA|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~12_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux23~7_combout\ & ((\ULA|Mux23~11_combout\))) # (!\ULA|Mux23~7_combout\ & (\ULA|Add0~17_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ULA|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~17_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux23~7_combout\,
	datad => \ULA|Mux23~11_combout\,
	combout => \ULA|Mux23~12_combout\);

-- Location: LCCOMB_X50_Y26_N18
\ULA|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~13_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~16_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux23~12_combout\))))) # (!\ULA|Mux20~5_combout\ & (((!\ULA|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~5_combout\,
	datab => \ULA|Add1~16_combout\,
	datac => \ULA|Mux23~12_combout\,
	datad => \ULA|Mux20~6_combout\,
	combout => \ULA|Mux23~13_combout\);

-- Location: LCCOMB_X50_Y26_N28
\ULA|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~14_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux23~13_combout\ & ((\ULA|Mux23~6_combout\))) # (!\ULA|Mux23~13_combout\ & (\ULA|a32~36_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~3_combout\,
	datab => \ULA|a32~36_combout\,
	datac => \ULA|Mux23~6_combout\,
	datad => \ULA|Mux23~13_combout\,
	combout => \ULA|Mux23~14_combout\);

-- Location: LCCOMB_X50_Y26_N14
\ULA|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~16_combout\ = (\ULA|Mux23~3_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux23~3_combout\,
	datac => \ULA|Mux23~15_combout\,
	datad => \ULA|Mux23~14_combout\,
	combout => \ULA|Mux23~16_combout\);

-- Location: LCFF_X50_Y26_N15
\ULA_OUT|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux23~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(8));

-- Location: LCFF_X51_Y22_N9
\DATA_MEM_REG|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(8));

-- Location: LCCOMB_X51_Y22_N8
\MemparaReg_MUX|m_out[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[8]~16_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(8)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(8),
	datac => \DATA_MEM_REG|sr_out\(8),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[8]~16_combout\);

-- Location: LCCOMB_X51_Y22_N22
\MemparaReg_MUX|m_out[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[8]~17_combout\ = (\MemparaReg_MUX|m_out[8]~16_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[8]~16_combout\,
	datad => \ULA|Mux23~16_combout\,
	combout => \MemparaReg_MUX|m_out[8]~17_combout\);

-- Location: LCCOMB_X56_Y24_N16
\BREG|regB[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[23]~9_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(34)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a23\,
	datac => \BREG|breg32_rtl_0_bypass\(34),
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[23]~9_combout\);

-- Location: LCFF_X57_Y29_N31
\B_REG|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[23]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(23));

-- Location: LCCOMB_X51_Y22_N0
\INST_REG|sr_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~25_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(24))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(24),
	datab => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(24),
	combout => \INST_REG|sr_out~25_combout\);

-- Location: LCCOMB_X54_Y25_N30
\BREG|regA[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[3]~3_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(14))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(14),
	datab => \BREG|breg32~41_combout\,
	datac => \BREG|breg32_rtl_0|auto_generated|ram_block1a3\,
	datad => \BREG|Equal0~1_combout\,
	combout => \BREG|regA[3]~3_combout\);

-- Location: LCFF_X54_Y25_N31
\A_REG|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(3));

-- Location: LCCOMB_X53_Y28_N20
\ORIGAALU|m_out[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[3]~31_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & ((\ALU_CTRL|logical_sel~0_combout\ & ((\INST_REG|sr_out\(9)))) # (!\ALU_CTRL|logical_sel~0_combout\ & (\A_REG|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(3),
	datac => \INST_REG|sr_out\(9),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[3]~31_combout\);

-- Location: LCCOMB_X52_Y28_N0
\ORIGAALU|m_out[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[3]~32_combout\ = (\ORIGAALU|m_out[3]~31_combout\) # ((\PC|sr_out\(3) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(3),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGAALU|m_out[3]~31_combout\,
	combout => \ORIGAALU|m_out[3]~32_combout\);

-- Location: LCCOMB_X52_Y24_N24
\ULA|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~7_combout\ = (\ULA|Add2~8_combout\) # ((!\ULA|Add2~6_combout\ & \ULA|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|Add2~4_combout\,
	combout => \ULA|Mux27~7_combout\);

-- Location: LCCOMB_X59_Y24_N14
\ULA|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~32_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[8]~35_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[8]~35_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[7]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[8]~35_combout\,
	datac => \ORIGBALU|m_out[7]~37_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~32_combout\);

-- Location: LCCOMB_X59_Y24_N0
\ULA|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~44_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~32_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~33_combout\,
	datac => \ULA|ShiftRight1~32_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~44_combout\);

-- Location: LCCOMB_X58_Y30_N28
\ULA|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~89_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datac => \ULA|ShiftRight0~49_combout\,
	datad => \ULA|ShiftRight1~4_combout\,
	combout => \ULA|ShiftRight0~89_combout\);

-- Location: LCCOMB_X59_Y28_N20
\ULA|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~45_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~35_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~35_combout\,
	datac => \ULA|ShiftRight1~36_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~45_combout\);

-- Location: LCCOMB_X58_Y26_N12
\ULA|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~90_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~89_combout\ & (\ORIGBALU|m_out[31]~49_combout\))) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|ShiftRight0~89_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~45_combout\,
	combout => \ULA|ShiftRight0~90_combout\);

-- Location: LCCOMB_X49_Y30_N0
\ULA|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~7_combout\ = (\ULA|Mux27~6_combout\ & (((\ULA|Mux27~7_combout\) # (\ULA|ShiftRight0~90_combout\)))) # (!\ULA|Mux27~6_combout\ & (\ULA|ShiftRight0~44_combout\ & (!\ULA|Mux27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~6_combout\,
	datab => \ULA|ShiftRight0~44_combout\,
	datac => \ULA|Mux27~7_combout\,
	datad => \ULA|ShiftRight0~90_combout\,
	combout => \ULA|Mux26~7_combout\);

-- Location: LCCOMB_X49_Y30_N10
\ULA|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~8_combout\ = (\ULA|Mux27~7_combout\ & ((\ULA|Mux26~7_combout\ & ((\ULA|ShiftRight0~94_combout\))) # (!\ULA|Mux26~7_combout\ & (\ULA|ShiftRight0~46_combout\)))) # (!\ULA|Mux27~7_combout\ & (((\ULA|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~46_combout\,
	datab => \ULA|Mux27~7_combout\,
	datac => \ULA|ShiftRight0~94_combout\,
	datad => \ULA|Mux26~7_combout\,
	combout => \ULA|Mux26~8_combout\);

-- Location: LCCOMB_X52_Y25_N6
\ULA|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~13_combout\ = (!\ULA|Mux27~12_combout\ & ((!\ULA|ShiftRight0~29_combout\) # (!\ULA|Mux27~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~12_combout\,
	datac => \ULA|Mux27~11_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux27~13_combout\);

-- Location: LCCOMB_X48_Y28_N18
\ULA|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~10_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGAALU|m_out[5]~28_combout\ $ (\ORIGBALU|m_out[5]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux26~10_combout\);

-- Location: LCCOMB_X52_Y30_N2
\ULA|Mux26~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~23_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & (!\ULA|Add2~8_combout\ & ((\ORIGAALU|m_out[31]~2_combout\) # (!\ALU_CTRL|alu_ctr[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|Add2~8_combout\,
	combout => \ULA|Mux26~23_combout\);

-- Location: LCCOMB_X51_Y27_N20
\ULA|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~16_combout\ = (\ULA|ShiftLeft0~13_combout\) # ((\ULA|ShiftLeft0~11_combout\) # (\ULA|ShiftLeft0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~13_combout\,
	datac => \ULA|ShiftLeft0~11_combout\,
	datad => \ULA|ShiftLeft0~10_combout\,
	combout => \ULA|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X52_Y30_N10
\ULA|ShiftLeft1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~18_combout\ = (!\ULA|Add2~6_combout\ & \ULA|ShiftLeft1~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftLeft1~17_combout\,
	combout => \ULA|ShiftLeft1~18_combout\);

-- Location: LCCOMB_X52_Y30_N28
\ULA|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~11_combout\ = (\ULA|Mux27~19_combout\ & (\ULA|Mux26~23_combout\ & ((\ULA|ShiftLeft1~18_combout\)))) # (!\ULA|Mux27~19_combout\ & (((!\ULA|ShiftLeft0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|Mux26~23_combout\,
	datac => \ULA|ShiftLeft0~16_combout\,
	datad => \ULA|ShiftLeft1~18_combout\,
	combout => \ULA|Mux26~11_combout\);

-- Location: LCCOMB_X48_Y28_N28
\ULA|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~15_combout\ = (\ULA|Mux27~19_combout\ & (((\ULA|Add0~11_combout\)))) # (!\ULA|Mux27~19_combout\ & (\ORIGAALU|m_out[5]~28_combout\ & (\ORIGBALU|m_out[5]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datac => \ULA|Add0~11_combout\,
	datad => \ULA|Mux27~19_combout\,
	combout => \ULA|Mux26~15_combout\);

-- Location: LCCOMB_X59_Y24_N18
\ULA|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~34_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~32_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~33_combout\,
	datac => \ULA|ShiftRight1~32_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|ShiftRight1~34_combout\);

-- Location: LCCOMB_X60_Y26_N10
\ULA|ShiftRight1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~84_combout\ = (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight1~4_combout\ & \ORIGAALU|m_out[2]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ORIGAALU|m_out[2]~34_combout\,
	combout => \ULA|ShiftRight1~84_combout\);

-- Location: LCCOMB_X60_Y28_N26
\ULA|ShiftRight1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~85_combout\ = (!\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~35_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight1~35_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftRight1~36_combout\,
	combout => \ULA|ShiftRight1~85_combout\);

-- Location: LCCOMB_X48_Y26_N26
\ULA|ShiftRight1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~87_combout\ = (\ULA|ShiftRight1~84_combout\) # ((\ULA|ShiftRight1~85_combout\) # ((\ULA|ShiftRight1~86_combout\ & \ULA|ShiftRight1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~86_combout\,
	datab => \ULA|ShiftRight1~84_combout\,
	datac => \ULA|ShiftRight1~85_combout\,
	datad => \ULA|ShiftRight1~54_combout\,
	combout => \ULA|ShiftRight1~87_combout\);

-- Location: LCCOMB_X48_Y26_N4
\ULA|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~12_combout\ = (\ULA|Mux31~20_combout\ & (!\ULA|Mux27~15_combout\ & (\ULA|ShiftRight1~34_combout\))) # (!\ULA|Mux31~20_combout\ & ((\ULA|Mux27~15_combout\) # ((\ULA|ShiftRight1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~20_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|ShiftRight1~34_combout\,
	datad => \ULA|ShiftRight1~87_combout\,
	combout => \ULA|Mux26~12_combout\);

-- Location: LCCOMB_X52_Y28_N28
\ULA|ShiftRight1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~79_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((!\ORIGAALU|m_out[2]~34_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ORIGAALU|m_out[3]~32_combout\,
	combout => \ULA|ShiftRight1~79_combout\);

-- Location: LCCOMB_X48_Y26_N6
\ULA|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~13_combout\ = (\ULA|ShiftRight1~79_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~88_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftRight1~79_combout\,
	datac => \ULA|ShiftRight1~88_combout\,
	datad => \ULA|ShiftRight1~91_combout\,
	combout => \ULA|Mux26~13_combout\);

-- Location: LCCOMB_X48_Y26_N24
\ULA|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~14_combout\ = (\ULA|Mux27~15_combout\ & ((\ULA|Mux26~12_combout\ & ((\ULA|Mux26~13_combout\))) # (!\ULA|Mux26~12_combout\ & (\ULA|ShiftRight1~40_combout\)))) # (!\ULA|Mux27~15_combout\ & (((\ULA|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~40_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|Mux26~12_combout\,
	datad => \ULA|Mux26~13_combout\,
	combout => \ULA|Mux26~14_combout\);

-- Location: LCCOMB_X48_Y26_N14
\ULA|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~16_combout\ = (\ULA|Mux27~18_combout\ & (((\ULA|Mux26~14_combout\) # (\ULA|Mux27~19_combout\)))) # (!\ULA|Mux27~18_combout\ & (\ULA|Mux26~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~18_combout\,
	datab => \ULA|Mux26~15_combout\,
	datac => \ULA|Mux26~14_combout\,
	datad => \ULA|Mux27~19_combout\,
	combout => \ULA|Mux26~16_combout\);

-- Location: LCCOMB_X48_Y26_N0
\ULA|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~17_combout\ = (\ULA|Mux26~16_combout\ & ((\ULA|Mux26~24_combout\) # ((\ULA|Mux26~11_combout\ & !\ULA|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux26~24_combout\,
	datab => \ULA|Mux26~11_combout\,
	datac => \ULA|Mux26~16_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux26~17_combout\);

-- Location: LCCOMB_X48_Y26_N10
\ULA|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~18_combout\ = (\ULA|Mux27~12_combout\ & ((\ULA|Mux27~11_combout\ & (\ULA|Mux26~10_combout\)) # (!\ULA|Mux27~11_combout\ & ((\ULA|Mux26~17_combout\))))) # (!\ULA|Mux27~12_combout\ & (!\ULA|Mux27~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~12_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux26~10_combout\,
	datad => \ULA|Mux26~17_combout\,
	combout => \ULA|Mux26~18_combout\);

-- Location: LCCOMB_X48_Y26_N28
\ULA|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~19_combout\ = (\ULA|Mux27~13_combout\ & ((\ULA|Mux26~18_combout\ & (\ULA|Mux26~9_combout\)) # (!\ULA|Mux26~18_combout\ & ((\ULA|Mux26~8_combout\))))) # (!\ULA|Mux27~13_combout\ & (((\ULA|Mux26~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux26~9_combout\,
	datab => \ULA|Mux26~8_combout\,
	datac => \ULA|Mux27~13_combout\,
	datad => \ULA|Mux26~18_combout\,
	combout => \ULA|Mux26~19_combout\);

-- Location: LCCOMB_X48_Y26_N18
\ULA|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~20_combout\ = (\ULA|Mux27~25_combout\ & (\ULA|a32~31_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\))) # (!\ULA|Mux27~25_combout\ & (((\ALU_CTRL|alu_ctr[2]~64_combout\) # (\ULA|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~31_combout\,
	datab => \ULA|Mux27~25_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Mux26~19_combout\,
	combout => \ULA|Mux26~20_combout\);

-- Location: LCCOMB_X48_Y26_N16
\ULA|Mux26~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~21_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux26~20_combout\ & ((\ULA|Mux26~6_combout\))) # (!\ULA|Mux26~20_combout\ & (!\ULA|a32~31_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~31_combout\,
	datab => \ULA|Mux26~6_combout\,
	datac => \ULA|Mux27~5_combout\,
	datad => \ULA|Mux26~20_combout\,
	combout => \ULA|Mux26~21_combout\);

-- Location: LCCOMB_X49_Y26_N26
\MemparaReg_MUX|m_out[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[5]~11_combout\ = (\MemparaReg_MUX|m_out[5]~10_combout\) # ((!\ULA|Mux27~29_combout\ & (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux26~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~29_combout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[5]~10_combout\,
	datad => \ULA|Mux26~21_combout\,
	combout => \MemparaReg_MUX|m_out[5]~11_combout\);

-- Location: LCCOMB_X56_Y23_N30
\BREG|regB[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[22]~10_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(33))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a22\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(33),
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a22\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[22]~10_combout\);

-- Location: LCFF_X57_Y29_N9
\B_REG|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[22]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(22));

-- Location: LCCOMB_X54_Y22_N0
\DATA_MEM_REG|sr_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~5_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(21),
	combout => \DATA_MEM_REG|sr_out~5_combout\);

-- Location: LCFF_X54_Y22_N1
\DATA_MEM_REG|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \DATA_MEM_REG|sr_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(21));

-- Location: LCFF_X53_Y22_N29
\ULA_OUT|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux10~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(21));

-- Location: LCCOMB_X54_Y22_N18
\MemparaReg_MUX|m_out[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[21]~42_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(21))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \DATA_MEM_REG|sr_out\(21),
	datac => \ULA_OUT|sr_out\(21),
	datad => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	combout => \MemparaReg_MUX|m_out[21]~42_combout\);

-- Location: LCCOMB_X54_Y22_N24
\MemparaReg_MUX|m_out[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[21]~43_combout\ = (\MemparaReg_MUX|m_out[21]~42_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemparaReg_MUX|m_out[21]~42_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datad => \ULA|Mux10~14_combout\,
	combout => \MemparaReg_MUX|m_out[21]~43_combout\);

-- Location: LCFF_X54_Y22_N25
\BREG|breg32_rtl_0_bypass[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(32));

-- Location: LCCOMB_X56_Y23_N24
\BREG|regB[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[21]~11_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(32)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_1|auto_generated|ram_block1a21\,
	datab => \BREG|breg32_rtl_0_bypass\(32),
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[21]~11_combout\);

-- Location: LCFF_X59_Y25_N21
\B_REG|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[21]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(21));

-- Location: LCCOMB_X54_Y22_N8
\INST_REG|sr_out~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~24_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(23))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datac => \INST_REG|sr_out\(23),
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(23),
	combout => \INST_REG|sr_out~24_combout\);

-- Location: LCFF_X54_Y22_N9
\INST_REG|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(23));

-- Location: LCCOMB_X57_Y22_N2
\BREG|breg32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~39_combout\ = (\INST_REG|sr_out\(24) & (\BREG|breg32_rtl_0_bypass\(7) & (\BREG|breg32_rtl_0_bypass\(5) $ (!\INST_REG|sr_out\(23))))) # (!\INST_REG|sr_out\(24) & (!\BREG|breg32_rtl_0_bypass\(7) & (\BREG|breg32_rtl_0_bypass\(5) $ 
-- (!\INST_REG|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(24),
	datab => \BREG|breg32_rtl_0_bypass\(7),
	datac => \BREG|breg32_rtl_0_bypass\(5),
	datad => \INST_REG|sr_out\(23),
	combout => \BREG|breg32~39_combout\);

-- Location: LCCOMB_X57_Y22_N6
\BREG|breg32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|breg32~41_combout\ = (\BREG|breg32~40_combout\ & (\BREG|breg32~38_combout\ & \BREG|breg32~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~40_combout\,
	datac => \BREG|breg32~38_combout\,
	datad => \BREG|breg32~39_combout\,
	combout => \BREG|breg32~41_combout\);

-- Location: LCCOMB_X54_Y23_N22
\BREG|regA[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[4]~4_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(15)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a4\,
	datab => \BREG|breg32_rtl_0_bypass\(15),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[4]~4_combout\);

-- Location: LCFF_X50_Y28_N29
\A_REG|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regA[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(4));

-- Location: LCFF_X50_Y28_N27
\INST_REG|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~11_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(10));

-- Location: LCCOMB_X50_Y28_N26
\ORIGAALU|m_out[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[4]~29_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & ((\ALU_CTRL|logical_sel~0_combout\ & ((\INST_REG|sr_out\(10)))) # (!\ALU_CTRL|logical_sel~0_combout\ & (\A_REG|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \A_REG|sr_out\(4),
	datac => \INST_REG|sr_out\(10),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[4]~29_combout\);

-- Location: LCCOMB_X51_Y28_N16
\ORIGAALU|m_out[4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[4]~30_combout\ = (\ORIGAALU|m_out[4]~29_combout\) # ((\PC|sr_out\(4) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|sr_out\(4),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGAALU|m_out[4]~29_combout\,
	combout => \ORIGAALU|m_out[4]~30_combout\);

-- Location: LCCOMB_X53_Y32_N28
\ULA|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~4_combout\ = (\ULA|Add1~8_combout\ & \ALU_CTRL|alu_ctr[1]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add1~8_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux27~4_combout\);

-- Location: LCCOMB_X51_Y28_N18
\ULA|a32~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~29_combout\ = (\ORIGBALU|m_out[4]~43_combout\) # ((\ORIGAALU|m_out[4]~29_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & \PC|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[4]~43_combout\,
	datab => \ORIGAALU|m_out[4]~29_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \PC|sr_out\(4),
	combout => \ULA|a32~29_combout\);

-- Location: LCCOMB_X59_Y27_N4
\ULA|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~10_combout\ = (!\ULA|Mux29~17_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & \ULA|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~17_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|ShiftLeft0~21_combout\,
	combout => \ULA|Mux27~10_combout\);

-- Location: LCCOMB_X57_Y28_N18
\ULA|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~29_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[5]~41_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[5]~41_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[4]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datac => \ORIGBALU|m_out[4]~43_combout\,
	datad => \ORIGAALU|m_out[0]~37_combout\,
	combout => \ULA|ShiftRight1~29_combout\);

-- Location: LCCOMB_X58_Y28_N8
\ULA|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~28_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[7]~37_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[7]~37_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[6]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[7]~37_combout\,
	datad => \ORIGBALU|m_out[6]~39_combout\,
	combout => \ULA|ShiftRight1~28_combout\);

-- Location: LCCOMB_X57_Y28_N16
\ULA|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~42_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~28_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~29_combout\,
	datac => \ULA|ShiftRight1~28_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~42_combout\);

-- Location: LCCOMB_X58_Y26_N24
\ULA|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~8_combout\ = (\ULA|Mux27~7_combout\ & (((\ULA|ShiftRight0~40_combout\) # (\ULA|Mux27~6_combout\)))) # (!\ULA|Mux27~7_combout\ & (\ULA|ShiftRight0~42_combout\ & ((!\ULA|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~7_combout\,
	datab => \ULA|ShiftRight0~42_combout\,
	datac => \ULA|ShiftRight0~40_combout\,
	datad => \ULA|Mux27~6_combout\,
	combout => \ULA|Mux27~8_combout\);

-- Location: LCCOMB_X58_Y26_N26
\ULA|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~9_combout\ = (\ULA|Mux27~6_combout\ & ((\ULA|Mux27~8_combout\ & ((\ULA|ShiftRight0~88_combout\))) # (!\ULA|Mux27~8_combout\ & (\ULA|ShiftRight0~84_combout\)))) # (!\ULA|Mux27~6_combout\ & (((\ULA|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~84_combout\,
	datab => \ULA|Mux27~6_combout\,
	datac => \ULA|Mux27~8_combout\,
	datad => \ULA|ShiftRight0~88_combout\,
	combout => \ULA|Mux27~9_combout\);

-- Location: LCCOMB_X51_Y28_N0
\ULA|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~14_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGAALU|m_out[4]~30_combout\ $ (\ORIGBALU|m_out[4]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[4]~30_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ORIGBALU|m_out[4]~43_combout\,
	combout => \ULA|Mux27~14_combout\);

-- Location: LCCOMB_X51_Y28_N14
\ULA|a32~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~30_combout\ = (\ORIGBALU|m_out[4]~43_combout\ & ((\ORIGAALU|m_out[4]~29_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & \PC|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datab => \ORIGAALU|m_out[4]~29_combout\,
	datac => \ORIGBALU|m_out[4]~43_combout\,
	datad => \PC|sr_out\(4),
	combout => \ULA|a32~30_combout\);

-- Location: LCCOMB_X51_Y28_N4
\ULA|Mux27~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~21_combout\ = (\ULA|Mux27~19_combout\ & (\ULA|Add0~9_combout\ & ((!\ULA|Mux27~18_combout\)))) # (!\ULA|Mux27~19_combout\ & (((\ULA|a32~30_combout\) # (\ULA|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~19_combout\,
	datab => \ULA|Add0~9_combout\,
	datac => \ULA|a32~30_combout\,
	datad => \ULA|Mux27~18_combout\,
	combout => \ULA|Mux27~21_combout\);

-- Location: LCCOMB_X52_Y28_N18
\ULA|ShiftRight1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~83_combout\ = (\ULA|ShiftRight1~79_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~80_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|ShiftRight1~79_combout\,
	datac => \ULA|ShiftRight1~80_combout\,
	datad => \ULA|ShiftRight1~82_combout\,
	combout => \ULA|ShiftRight1~83_combout\);

-- Location: LCCOMB_X52_Y28_N4
\ULA|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~17_combout\ = (\ULA|Mux27~16_combout\ & ((\ULA|Mux31~20_combout\) # ((\ULA|ShiftRight1~83_combout\)))) # (!\ULA|Mux27~16_combout\ & (!\ULA|Mux31~20_combout\ & (\ULA|ShiftRight1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~16_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|ShiftRight1~78_combout\,
	datad => \ULA|ShiftRight1~83_combout\,
	combout => \ULA|Mux27~17_combout\);

-- Location: LCCOMB_X52_Y25_N20
\ULA|Mux27~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~30_combout\ = (!\ULA|ShiftLeft0~13_combout\ & (!\ULA|ShiftLeft0~10_combout\ & (!\ULA|ShiftLeft0~11_combout\ & \ULA|Mux27~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~13_combout\,
	datab => \ULA|ShiftLeft0~10_combout\,
	datac => \ULA|ShiftLeft0~11_combout\,
	datad => \ULA|Mux27~17_combout\,
	combout => \ULA|Mux27~30_combout\);

-- Location: LCCOMB_X52_Y24_N18
\ULA|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~20_combout\ = (\ULA|Mux27~18_combout\ & (((!\ULA|Add2~8_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~18_combout\,
	datab => \ULA|Mux27~19_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux27~20_combout\);

-- Location: LCCOMB_X52_Y25_N0
\ULA|Mux27~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~22_combout\ = (\ULA|Mux27~21_combout\ & (((\ULA|Mux27~30_combout\) # (!\ULA|Mux27~20_combout\)))) # (!\ULA|Mux27~21_combout\ & (\ULA|ShiftLeft1~15_combout\ & ((\ULA|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~15_combout\,
	datab => \ULA|Mux27~21_combout\,
	datac => \ULA|Mux27~30_combout\,
	datad => \ULA|Mux27~20_combout\,
	combout => \ULA|Mux27~22_combout\);

-- Location: LCCOMB_X52_Y25_N22
\ULA|Mux27~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~23_combout\ = (\ULA|Mux27~12_combout\ & ((\ULA|Mux27~11_combout\ & (\ULA|Mux27~14_combout\)) # (!\ULA|Mux27~11_combout\ & ((\ULA|Mux27~22_combout\))))) # (!\ULA|Mux27~12_combout\ & (!\ULA|Mux27~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~12_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux27~14_combout\,
	datad => \ULA|Mux27~22_combout\,
	combout => \ULA|Mux27~23_combout\);

-- Location: LCCOMB_X52_Y25_N24
\ULA|Mux27~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~24_combout\ = (\ULA|Mux27~13_combout\ & ((\ULA|Mux27~23_combout\ & (\ULA|Mux27~10_combout\)) # (!\ULA|Mux27~23_combout\ & ((\ULA|Mux27~9_combout\))))) # (!\ULA|Mux27~13_combout\ & (((\ULA|Mux27~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~13_combout\,
	datab => \ULA|Mux27~10_combout\,
	datac => \ULA|Mux27~9_combout\,
	datad => \ULA|Mux27~23_combout\,
	combout => \ULA|Mux27~24_combout\);

-- Location: LCCOMB_X52_Y25_N26
\ULA|Mux27~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~26_combout\ = (\ULA|Mux27~25_combout\ & (\ULA|a32~29_combout\ & ((!\ALU_CTRL|alu_ctr[2]~64_combout\)))) # (!\ULA|Mux27~25_combout\ & (((\ULA|Mux27~24_combout\) # (\ALU_CTRL|alu_ctr[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~25_combout\,
	datab => \ULA|a32~29_combout\,
	datac => \ULA|Mux27~24_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~64_combout\,
	combout => \ULA|Mux27~26_combout\);

-- Location: LCCOMB_X52_Y25_N8
\ULA|Mux27~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~27_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux27~26_combout\ & ((\ULA|Mux27~4_combout\))) # (!\ULA|Mux27~26_combout\ & (!\ULA|a32~29_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux27~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~29_combout\,
	datab => \ULA|Mux27~4_combout\,
	datac => \ULA|Mux27~5_combout\,
	datad => \ULA|Mux27~26_combout\,
	combout => \ULA|Mux27~27_combout\);

-- Location: LCCOMB_X54_Y24_N20
\MemparaReg_MUX|m_out[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[4]~9_combout\ = (\MemparaReg_MUX|m_out[4]~8_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (!\ULA|Mux27~29_combout\ & \ULA|Mux27~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[4]~8_combout\,
	datac => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux27~27_combout\,
	combout => \MemparaReg_MUX|m_out[4]~9_combout\);

-- Location: LCCOMB_X56_Y23_N22
\BREG|regB[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[20]~12_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(31))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(31),
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a20\,
	datac => \BREG|breg32~45_combout\,
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[20]~12_combout\);

-- Location: LCFF_X57_Y29_N15
\B_REG|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[20]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(20));

-- Location: LCCOMB_X52_Y22_N18
\INST_REG|sr_out~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~21_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(20))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datab => \rst~combout\,
	datac => \INST_REG|sr_out\(20),
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(20),
	combout => \INST_REG|sr_out~21_combout\);

-- Location: LCFF_X51_Y24_N1
\BREG|breg32_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(18));

-- Location: LCCOMB_X58_Y24_N0
\BREG|regB[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[7]~25_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(18)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a7\,
	datac => \BREG|breg32_rtl_0_bypass\(18),
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[7]~25_combout\);

-- Location: LCFF_X58_Y24_N1
\B_REG|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(7));

-- Location: LCCOMB_X56_Y22_N20
\INST_REG|sr_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~16_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(15) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(15),
	datad => \rst~combout\,
	combout => \INST_REG|sr_out~16_combout\);

-- Location: LCFF_X57_Y31_N13
\INST_REG|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~16_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(15));

-- Location: LCCOMB_X56_Y22_N4
\RegDst_MUX|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_MUX|m_out[4]~4_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & ((\INST_REG|sr_out\(15)))) # (!\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & (\INST_REG|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(20),
	datac => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datad => \INST_REG|sr_out\(15),
	combout => \RegDst_MUX|m_out[4]~4_combout\);

-- Location: LCFF_X51_Y22_N21
\BREG|breg32_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(17));

-- Location: LCCOMB_X58_Y24_N6
\BREG|regB[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[6]~26_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(17)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a6\,
	datac => \BREG|breg32_rtl_0_bypass\(17),
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[6]~26_combout\);

-- Location: LCFF_X58_Y24_N7
\B_REG|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(6));

-- Location: LCCOMB_X52_Y22_N2
\INST_REG|sr_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~3_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(2),
	combout => \INST_REG|sr_out~3_combout\);

-- Location: LCFF_X53_Y31_N19
\INST_REG|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~3_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(2));

-- Location: LCCOMB_X53_Y31_N28
\ALU_CTRL|alu_ctr[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~14_combout\ = (\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\) # ((\INST_REG|sr_out\(3)) # ((\INST_REG|sr_out\(4)) # (\INST_REG|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datab => \INST_REG|sr_out\(3),
	datac => \INST_REG|sr_out\(4),
	datad => \INST_REG|sr_out\(2),
	combout => \ALU_CTRL|alu_ctr[3]~14_combout\);

-- Location: LCCOMB_X53_Y31_N2
\ALU_CTRL|alu_ctr[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~11_combout\ = (\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ & (((\INST_REG|sr_out\(0)) # (\ALU_CTRL|alu_ctr[3]~14_combout\)) # (!\INST_REG|sr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datac => \INST_REG|sr_out\(0),
	datad => \ALU_CTRL|alu_ctr[3]~14_combout\,
	combout => \ALU_CTRL|alu_ctr[3]~11_combout\);

-- Location: LCCOMB_X52_Y31_N12
\ALU_CTRL|alu_ctr[3]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~75_combout\ = (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\) # ((\ALU_CTRL|alu_ctr[3]~11_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ALU_CTRL|alu_ctr[3]~11_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	combout => \ALU_CTRL|alu_ctr[3]~75_combout\);

-- Location: LCCOMB_X52_Y31_N18
\ALU_CTRL|alu_ctr[0]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[0]~68_combout\ = (!\ALU_CTRL|Equal8~9_combout\ & (\ALU_CTRL|alu_ctr[3]~75_combout\ & ((\INST_REG|sr_out\(0)) # (!\ALU_CTRL|alu_ctr~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|Equal8~9_combout\,
	datab => \INST_REG|sr_out\(0),
	datac => \ALU_CTRL|alu_ctr~67_combout\,
	datad => \ALU_CTRL|alu_ctr[3]~75_combout\,
	combout => \ALU_CTRL|alu_ctr[0]~68_combout\);

-- Location: LCCOMB_X52_Y31_N16
\ALU_CTRL|alu_ctr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~65_combout\ = (!\INST_REG|sr_out\(0) & (\ALU_CTRL|alu_ctr~52_combout\ & \INST_REG|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(0),
	datac => \ALU_CTRL|alu_ctr~52_combout\,
	datad => \INST_REG|sr_out\(1),
	combout => \ALU_CTRL|alu_ctr~65_combout\);

-- Location: LCCOMB_X52_Y31_N2
\ALU_CTRL|alu_ctr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~53_combout\ = (\ALU_CTRL|alu_ctr~74_combout\ & (!\INST_REG|sr_out\(1) & !\INST_REG|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr~74_combout\,
	datac => \INST_REG|sr_out\(1),
	datad => \INST_REG|sr_out\(5),
	combout => \ALU_CTRL|alu_ctr~53_combout\);

-- Location: LCCOMB_X52_Y31_N6
\ALU_CTRL|alu_ctr[0]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[0]~66_combout\ = (!\ALU_CTRL|alu_ctr~53_combout\ & (((!\ALU_CTRL|alu_ctr~52_combout\) # (!\INST_REG|sr_out\(0))) # (!\INST_REG|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(1),
	datab => \INST_REG|sr_out\(0),
	datac => \ALU_CTRL|alu_ctr~52_combout\,
	datad => \ALU_CTRL|alu_ctr~53_combout\,
	combout => \ALU_CTRL|alu_ctr[0]~66_combout\);

-- Location: LCCOMB_X52_Y31_N22
\ALU_CTRL|alu_ctr[0]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[0]~70_combout\ = ((\ALU_CTRL|alu_ctr~65_combout\) # ((\ALU_CTRL|alu_ctr[0]~68_combout\ & \ALU_CTRL|alu_ctr[0]~66_combout\))) # (!\ALU_CTRL|alu_ctr[3]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~69_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~68_combout\,
	datac => \ALU_CTRL|alu_ctr~65_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~66_combout\,
	combout => \ALU_CTRL|alu_ctr[0]~70_combout\);

-- Location: LCCOMB_X51_Y31_N20
\ULA|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux23~2_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ALU_CTRL|alu_ctr[3]~72_combout\ & !\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux23~2_combout\);

-- Location: LCCOMB_X51_Y23_N30
\ULA|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~4_combout\ = (!\ORIGAALU|m_out[19]~14_combout\ & (!\ORIGBALU|m_out[19]~15_combout\ & \ULA|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[19]~14_combout\,
	datab => \ORIGBALU|m_out[19]~15_combout\,
	datad => \ULA|Mux23~2_combout\,
	combout => \ULA|Mux12~4_combout\);

-- Location: LCCOMB_X59_Y30_N0
\ULA|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft0~75_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftLeft0~60_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftLeft0~60_combout\,
	datac => \ORIGAALU|m_out[2]~34_combout\,
	datad => \ULA|ShiftLeft0~74_combout\,
	combout => \ULA|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X50_Y27_N22
\ULA|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~15_combout\ = (\ULA|Mux13~4_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftLeft1~8_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftLeft0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~4_combout\,
	datab => \ULA|ShiftLeft1~8_combout\,
	datac => \ULA|ShiftLeft0~17_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|Mux12~15_combout\);

-- Location: LCCOMB_X50_Y27_N4
\ULA|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~123_combout\ = (\ULA|Add2~6_combout\ & (((\ULA|ShiftRight0~83_combout\)))) # (!\ULA|Add2~6_combout\ & (\ULA|ShiftRight0~79_combout\ & (\ORIGBALU|m_out[31]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~79_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~83_combout\,
	combout => \ULA|ShiftRight0~123_combout\);

-- Location: LCCOMB_X50_Y27_N2
\ULA|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~5_combout\ = (\ULA|Mux20~4_combout\ & (((\ULA|ShiftRight0~123_combout\ & \ULA|Mux20~20_combout\)))) # (!\ULA|Mux20~4_combout\ & ((\ULA|Mux12~15_combout\) # ((!\ULA|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~4_combout\,
	datab => \ULA|Mux12~15_combout\,
	datac => \ULA|ShiftRight0~123_combout\,
	datad => \ULA|Mux20~20_combout\,
	combout => \ULA|Mux12~5_combout\);

-- Location: LCCOMB_X51_Y23_N14
\ULA|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~6_combout\ = (\ULA|Mux29~17_combout\ & (((\ULA|Mux12~5_combout\)))) # (!\ULA|Mux29~17_combout\ & ((\ULA|Mux12~5_combout\ & ((\ULA|ShiftLeft0~75_combout\))) # (!\ULA|Mux12~5_combout\ & (\ULA|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~48_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|ShiftLeft0~75_combout\,
	datad => \ULA|Mux12~5_combout\,
	combout => \ULA|Mux12~6_combout\);

-- Location: LCCOMB_X51_Y23_N8
\ULA|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~7_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ORIGAALU|m_out[19]~14_combout\) # (\ORIGBALU|m_out[19]~15_combout\))) # 
-- (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ORIGAALU|m_out[19]~14_combout\ & \ORIGBALU|m_out[19]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ORIGAALU|m_out[19]~14_combout\,
	datad => \ORIGBALU|m_out[19]~15_combout\,
	combout => \ULA|Mux12~7_combout\);

-- Location: LCCOMB_X49_Y28_N10
\ULA|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~68_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (!\ORIGAALU|m_out[0]~1_combout\ & (!\ORIGAALU|m_out[1]~36_combout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (((\ORIGBALU|m_out[31]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGAALU|m_out[0]~1_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ORIGBALU|m_out[31]~49_combout\,
	combout => \ULA|ShiftRight1~68_combout\);

-- Location: LCCOMB_X49_Y28_N24
\ULA|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~68_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & (\ORIGBALU|m_out[31]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datad => \ULA|ShiftRight1~68_combout\,
	combout => \ULA|Mux12~2_combout\);

-- Location: LCCOMB_X50_Y28_N12
\ULA|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~3_combout\ = (\ULA|Mux12~2_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftRight1~70_combout\)) # (!\ORIGAALU|m_out[3]~32_combout\ & ((\ULA|ShiftRight1~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ULA|Mux12~2_combout\,
	datac => \ULA|ShiftRight1~70_combout\,
	datad => \ULA|ShiftRight1~73_combout\,
	combout => \ULA|Mux12~3_combout\);

-- Location: LCCOMB_X50_Y28_N28
\ULA|ShiftLeft1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftLeft1~12_combout\ = (!\ULA|Add2~6_combout\ & (!\ULA|Add2~4_combout\ & \ULA|ShiftLeft1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftLeft1~11_combout\,
	combout => \ULA|ShiftLeft1~12_combout\);

-- Location: LCCOMB_X51_Y23_N18
\ULA|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~8_combout\ = (\ULA|ShiftRight0~29_combout\) # ((\ULA|Add2~8_combout\ & (!\ULA|ShiftLeft1~12_combout\)) # (!\ULA|Add2~8_combout\ & ((\ULA|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~8_combout\,
	datab => \ULA|ShiftLeft1~12_combout\,
	datac => \ULA|Add2~6_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux12~8_combout\);

-- Location: LCCOMB_X51_Y23_N28
\ULA|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~9_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (((!\ULA|Mux12~8_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (!\ULA|Mux29~17_combout\ & (\ULA|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Mux29~17_combout\,
	datac => \ULA|Mux12~3_combout\,
	datad => \ULA|Mux12~8_combout\,
	combout => \ULA|Mux12~9_combout\);

-- Location: LCCOMB_X51_Y23_N10
\ULA|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~10_combout\ = (\ULA|Mux20~0_combout\ & (((\ULA|Mux12~9_combout\)))) # (!\ULA|Mux20~0_combout\ & ((\ULA|Mux12~9_combout\ & (\ULA|ShiftLeft1~55_combout\)) # (!\ULA|Mux12~9_combout\ & ((\ULA|ShiftLeft1~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~55_combout\,
	datab => \ULA|ShiftLeft1~33_combout\,
	datac => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux12~9_combout\,
	combout => \ULA|Mux12~10_combout\);

-- Location: LCCOMB_X51_Y23_N12
\ULA|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~11_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux12~7_combout\ & ((\ULA|Mux12~10_combout\))) # (!\ULA|Mux12~7_combout\ & (\ULA|Add0~39_combout\)))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datab => \ULA|Mux12~7_combout\,
	datac => \ULA|Add0~39_combout\,
	datad => \ULA|Mux12~10_combout\,
	combout => \ULA|Mux12~11_combout\);

-- Location: LCCOMB_X51_Y23_N26
\ULA|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~12_combout\ = (\ULA|Mux20~5_combout\ & ((\ULA|Mux20~6_combout\ & (\ULA|Add1~38_combout\)) # (!\ULA|Mux20~6_combout\ & ((\ULA|Mux12~11_combout\))))) # (!\ULA|Mux20~5_combout\ & (!\ULA|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux20~5_combout\,
	datab => \ULA|Mux20~6_combout\,
	datac => \ULA|Add1~38_combout\,
	datad => \ULA|Mux12~11_combout\,
	combout => \ULA|Mux12~12_combout\);

-- Location: LCCOMB_X51_Y23_N0
\ULA|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~13_combout\ = (\ULA|Mux20~3_combout\ & ((\ULA|Mux12~12_combout\ & ((\ULA|Mux12~6_combout\))) # (!\ULA|Mux12~12_combout\ & (\ULA|a32~47_combout\)))) # (!\ULA|Mux20~3_combout\ & (((\ULA|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~47_combout\,
	datab => \ULA|Mux20~3_combout\,
	datac => \ULA|Mux12~6_combout\,
	datad => \ULA|Mux12~12_combout\,
	combout => \ULA|Mux12~13_combout\);

-- Location: LCCOMB_X51_Y23_N22
\ULA|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux12~14_combout\ = (\ULA|Mux12~4_combout\) # ((\ULA|Mux23~15_combout\ & \ULA|Mux12~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux12~4_combout\,
	datac => \ULA|Mux23~15_combout\,
	datad => \ULA|Mux12~13_combout\,
	combout => \ULA|Mux12~14_combout\);

-- Location: LCCOMB_X54_Y23_N14
\MemparaReg_MUX|m_out[19]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[19]~39_combout\ = (\MemparaReg_MUX|m_out[19]~38_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[19]~38_combout\,
	datad => \ULA|Mux12~14_combout\,
	combout => \MemparaReg_MUX|m_out[19]~39_combout\);

-- Location: LCFF_X54_Y23_N15
\BREG|breg32_rtl_0_bypass[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(30));

-- Location: LCCOMB_X57_Y24_N30
\BREG|regB[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[19]~13_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(30)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_1|auto_generated|ram_block1a19\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(30),
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[19]~13_combout\);

-- Location: LCFF_X58_Y29_N29
\B_REG|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[19]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(19));

-- Location: LCCOMB_X50_Y24_N28
\INST_REG|sr_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~20_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(19))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datab => \rst~combout\,
	datac => \INST_REG|sr_out\(19),
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(19),
	combout => \INST_REG|sr_out~20_combout\);

-- Location: LCFF_X50_Y24_N29
\INST_REG|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(19));

-- Location: LCCOMB_X57_Y22_N14
\RegDst_MUX|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_MUX|m_out[3]~3_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & ((\INST_REG|sr_out\(14)))) # (!\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & (\INST_REG|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datac => \INST_REG|sr_out\(19),
	datad => \INST_REG|sr_out\(14),
	combout => \RegDst_MUX|m_out[3]~3_combout\);

-- Location: LCFF_X49_Y26_N27
\BREG|breg32_rtl_0_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(16));

-- Location: LCCOMB_X56_Y24_N10
\BREG|regB[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[5]~27_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(16)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a5\,
	datac => \BREG|breg32_rtl_0_bypass\(16),
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[5]~27_combout\);

-- Location: LCFF_X56_Y24_N11
\B_REG|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(5));

-- Location: LCCOMB_X56_Y22_N16
\INST_REG|sr_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~14_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(13),
	combout => \INST_REG|sr_out~14_combout\);

-- Location: LCFF_X58_Y28_N29
\INST_REG|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~14_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(13));

-- Location: LCCOMB_X57_Y22_N4
\RegDst_MUX|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_MUX|m_out[2]~2_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & ((\INST_REG|sr_out\(13)))) # (!\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & (\INST_REG|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datab => \INST_REG|sr_out\(18),
	datac => \INST_REG|sr_out\(13),
	combout => \RegDst_MUX|m_out[2]~2_combout\);

-- Location: LCCOMB_X57_Y24_N24
\BREG|regB[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[4]~28_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(15)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a4\,
	datac => \BREG|Equal1~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(15),
	combout => \BREG|regB[4]~28_combout\);

-- Location: LCFF_X57_Y24_N25
\B_REG|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(4));

-- Location: LCCOMB_X52_Y22_N28
\INST_REG|sr_out~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~18_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(17))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(17),
	datab => \rst~combout\,
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(17),
	datad => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	combout => \INST_REG|sr_out~18_combout\);

-- Location: LCCOMB_X52_Y22_N16
\INST_REG|sr_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out[17]~feeder_combout\ = \INST_REG|sr_out~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_REG|sr_out~18_combout\,
	combout => \INST_REG|sr_out[17]~feeder_combout\);

-- Location: LCFF_X52_Y22_N17
\INST_REG|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(17));

-- Location: LCCOMB_X57_Y22_N0
\RegDst_MUX|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_MUX|m_out[1]~1_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & ((\INST_REG|sr_out\(12)))) # (!\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & (\INST_REG|sr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datac => \INST_REG|sr_out\(17),
	datad => \INST_REG|sr_out\(12),
	combout => \RegDst_MUX|m_out[1]~1_combout\);

-- Location: LCCOMB_X56_Y24_N12
\BREG|regB[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[3]~29_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(14))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(14),
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a3\,
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[3]~29_combout\);

-- Location: LCFF_X56_Y24_N13
\B_REG|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(3));

-- Location: LCCOMB_X51_Y22_N24
\INST_REG|sr_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~6_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(5),
	combout => \INST_REG|sr_out~6_combout\);

-- Location: LCFF_X53_Y28_N1
\INST_REG|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~6_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(5));

-- Location: LCCOMB_X53_Y31_N4
\ALU_CTRL|alu_ctr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~57_combout\ = (\INST_REG|sr_out\(1) & (\INST_REG|sr_out\(0) & !\INST_REG|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(1),
	datac => \INST_REG|sr_out\(0),
	datad => \INST_REG|sr_out\(5),
	combout => \ALU_CTRL|alu_ctr~57_combout\);

-- Location: LCCOMB_X53_Y31_N26
\ALU_CTRL|alu_ctr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~50_combout\ = (\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ & (!\INST_REG|sr_out\(4) & !\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datac => \INST_REG|sr_out\(4),
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	combout => \ALU_CTRL|alu_ctr~50_combout\);

-- Location: LCCOMB_X53_Y31_N0
\ALU_CTRL|alu_ctr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~51_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & (\ALU_CTRL|alu_ctr~50_combout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ALU_CTRL|alu_ctr~50_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	combout => \ALU_CTRL|alu_ctr~51_combout\);

-- Location: LCCOMB_X53_Y31_N10
\ALU_CTRL|alu_ctr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~58_combout\ = (!\INST_REG|sr_out\(2) & (!\INST_REG|sr_out\(3) & (\ALU_CTRL|alu_ctr~57_combout\ & \ALU_CTRL|alu_ctr~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(2),
	datab => \INST_REG|sr_out\(3),
	datac => \ALU_CTRL|alu_ctr~57_combout\,
	datad => \ALU_CTRL|alu_ctr~51_combout\,
	combout => \ALU_CTRL|alu_ctr~58_combout\);

-- Location: LCCOMB_X53_Y31_N24
\ALU_CTRL|alu_ctr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~55_combout\ = (\INST_REG|sr_out\(1) & (!\INST_REG|sr_out\(2) & (!\INST_REG|sr_out\(0) & \INST_REG|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(1),
	datab => \INST_REG|sr_out\(2),
	datac => \INST_REG|sr_out\(0),
	datad => \INST_REG|sr_out\(3),
	combout => \ALU_CTRL|alu_ctr~55_combout\);

-- Location: LCCOMB_X53_Y31_N30
\ALU_CTRL|alu_ctr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~56_combout\ = (\INST_REG|sr_out\(5) & (\ALU_CTRL|alu_ctr~55_combout\ & \ALU_CTRL|alu_ctr~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datac => \ALU_CTRL|alu_ctr~55_combout\,
	datad => \ALU_CTRL|alu_ctr~51_combout\,
	combout => \ALU_CTRL|alu_ctr~56_combout\);

-- Location: LCCOMB_X52_Y31_N26
\ALU_CTRL|alu_ctr[1]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[1]~59_combout\ = (\ALU_CTRL|alu_ctr~49_combout\) # ((\ALU_CTRL|alu_ctr[1]~54_combout\ & (!\ALU_CTRL|alu_ctr~58_combout\ & \ALU_CTRL|alu_ctr~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[1]~54_combout\,
	datab => \ALU_CTRL|alu_ctr~58_combout\,
	datac => \ALU_CTRL|alu_ctr~49_combout\,
	datad => \ALU_CTRL|alu_ctr~56_combout\,
	combout => \ALU_CTRL|alu_ctr[1]~59_combout\);

-- Location: LCCOMB_X53_Y31_N8
\ALU_CTRL|alu_ctr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~73_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \ALU_CTRL|alu_ctr~73_combout\);

-- Location: LCCOMB_X52_Y31_N14
\ALU_CTRL|alu_ctr[1]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[1]~63_combout\ = ((\ALU_CTRL|alu_ctr[1]~59_combout\) # ((!\ALU_CTRL|alu_ctr~73_combout\ & \ALU_CTRL|alu_ctr[2]~62_combout\))) # (!\ALU_CTRL|alu_ctr[3]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~75_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~59_combout\,
	datac => \ALU_CTRL|alu_ctr~73_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~62_combout\,
	combout => \ALU_CTRL|alu_ctr[1]~63_combout\);

-- Location: LCCOMB_X58_Y24_N24
\pc_temp~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~12_combout\ = (\A_REG|sr_out\(30) & ((\ALU_CTRL|alu_ctr[3]~72_combout\ & ((!\B_REG|sr_out\(30)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (\B_REG|sr_out\(30)))))) # 
-- (!\A_REG|sr_out\(30) & (\B_REG|sr_out\(30) & ((\ALU_CTRL|alu_ctr[3]~72_combout\) # (\ALU_CTRL|alu_ctr[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(30),
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \B_REG|sr_out\(30),
	combout => \pc_temp~12_combout\);

-- Location: LCCOMB_X54_Y25_N2
\BREG|regA[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[30]~30_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(41))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(41),
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a30\,
	combout => \BREG|regA[30]~30_combout\);

-- Location: LCFF_X54_Y25_N3
\A_REG|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(30));

-- Location: LCCOMB_X58_Y32_N2
\ULA|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~66_cout\ = CARRY((\ORIGAALU|m_out[0]~1_combout\ & \ORIGBALU|m_out[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~1_combout\,
	datab => \ORIGBALU|m_out[0]~2_combout\,
	datad => VCC,
	cout => \ULA|Add0~66_cout\);

-- Location: LCCOMB_X58_Y32_N4
\ULA|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~68_cout\ = CARRY((\ORIGBALU|m_out[1]~48_combout\ & (!\ORIGAALU|m_out[1]~36_combout\ & !\ULA|Add0~66_cout\)) # (!\ORIGBALU|m_out[1]~48_combout\ & ((!\ULA|Add0~66_cout\) # (!\ORIGAALU|m_out[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[1]~48_combout\,
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datad => VCC,
	cin => \ULA|Add0~66_cout\,
	cout => \ULA|Add0~68_cout\);

-- Location: LCCOMB_X58_Y32_N6
\ULA|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~70_cout\ = CARRY((\ORIGAALU|m_out[2]~34_combout\ & ((\ORIGBALU|m_out[2]~47_combout\) # (!\ULA|Add0~68_cout\))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ORIGBALU|m_out[2]~47_combout\ & !\ULA|Add0~68_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datad => VCC,
	cin => \ULA|Add0~68_cout\,
	cout => \ULA|Add0~70_cout\);

-- Location: LCCOMB_X58_Y32_N8
\ULA|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~72_cout\ = CARRY((\ORIGBALU|m_out[3]~45_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & !\ULA|Add0~70_cout\)) # (!\ORIGBALU|m_out[3]~45_combout\ & ((!\ULA|Add0~70_cout\) # (!\ORIGAALU|m_out[3]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[3]~45_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datad => VCC,
	cin => \ULA|Add0~70_cout\,
	cout => \ULA|Add0~72_cout\);

-- Location: LCCOMB_X58_Y32_N10
\ULA|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~74_cout\ = CARRY((\ORIGBALU|m_out[4]~43_combout\ & ((\ORIGAALU|m_out[4]~30_combout\) # (!\ULA|Add0~72_cout\))) # (!\ORIGBALU|m_out[4]~43_combout\ & (\ORIGAALU|m_out[4]~30_combout\ & !\ULA|Add0~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[4]~43_combout\,
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datad => VCC,
	cin => \ULA|Add0~72_cout\,
	cout => \ULA|Add0~74_cout\);

-- Location: LCCOMB_X58_Y32_N12
\ULA|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~76_cout\ = CARRY((\ORIGAALU|m_out[5]~28_combout\ & (!\ORIGBALU|m_out[5]~41_combout\ & !\ULA|Add0~74_cout\)) # (!\ORIGAALU|m_out[5]~28_combout\ & ((!\ULA|Add0~74_cout\) # (!\ORIGBALU|m_out[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[5]~28_combout\,
	datab => \ORIGBALU|m_out[5]~41_combout\,
	datad => VCC,
	cin => \ULA|Add0~74_cout\,
	cout => \ULA|Add0~76_cout\);

-- Location: LCCOMB_X58_Y32_N14
\ULA|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~78_cout\ = CARRY((\ORIGAALU|m_out[6]~27_combout\ & ((\ORIGBALU|m_out[6]~39_combout\) # (!\ULA|Add0~76_cout\))) # (!\ORIGAALU|m_out[6]~27_combout\ & (\ORIGBALU|m_out[6]~39_combout\ & !\ULA|Add0~76_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[6]~27_combout\,
	datab => \ORIGBALU|m_out[6]~39_combout\,
	datad => VCC,
	cin => \ULA|Add0~76_cout\,
	cout => \ULA|Add0~78_cout\);

-- Location: LCCOMB_X58_Y32_N16
\ULA|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~80_cout\ = CARRY((\ORIGBALU|m_out[7]~37_combout\ & (!\ORIGAALU|m_out[7]~26_combout\ & !\ULA|Add0~78_cout\)) # (!\ORIGBALU|m_out[7]~37_combout\ & ((!\ULA|Add0~78_cout\) # (!\ORIGAALU|m_out[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[7]~37_combout\,
	datab => \ORIGAALU|m_out[7]~26_combout\,
	datad => VCC,
	cin => \ULA|Add0~78_cout\,
	cout => \ULA|Add0~80_cout\);

-- Location: LCCOMB_X58_Y32_N18
\ULA|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~82_cout\ = CARRY((\ORIGAALU|m_out[8]~25_combout\ & ((\ORIGBALU|m_out[8]~35_combout\) # (!\ULA|Add0~80_cout\))) # (!\ORIGAALU|m_out[8]~25_combout\ & (\ORIGBALU|m_out[8]~35_combout\ & !\ULA|Add0~80_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[8]~25_combout\,
	datab => \ORIGBALU|m_out[8]~35_combout\,
	datad => VCC,
	cin => \ULA|Add0~80_cout\,
	cout => \ULA|Add0~82_cout\);

-- Location: LCCOMB_X58_Y32_N20
\ULA|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~84_cout\ = CARRY((\ORIGBALU|m_out[9]~33_combout\ & (!\ORIGAALU|m_out[9]~24_combout\ & !\ULA|Add0~82_cout\)) # (!\ORIGBALU|m_out[9]~33_combout\ & ((!\ULA|Add0~82_cout\) # (!\ORIGAALU|m_out[9]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[9]~33_combout\,
	datab => \ORIGAALU|m_out[9]~24_combout\,
	datad => VCC,
	cin => \ULA|Add0~82_cout\,
	cout => \ULA|Add0~84_cout\);

-- Location: LCCOMB_X58_Y32_N22
\ULA|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~86_cout\ = CARRY((\ORIGAALU|m_out[10]~23_combout\ & ((\ORIGBALU|m_out[10]~31_combout\) # (!\ULA|Add0~84_cout\))) # (!\ORIGAALU|m_out[10]~23_combout\ & (\ORIGBALU|m_out[10]~31_combout\ & !\ULA|Add0~84_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[10]~23_combout\,
	datab => \ORIGBALU|m_out[10]~31_combout\,
	datad => VCC,
	cin => \ULA|Add0~84_cout\,
	cout => \ULA|Add0~86_cout\);

-- Location: LCCOMB_X58_Y32_N24
\ULA|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~88_cout\ = CARRY((\ORIGAALU|m_out[11]~22_combout\ & (!\ORIGBALU|m_out[11]~29_combout\ & !\ULA|Add0~86_cout\)) # (!\ORIGAALU|m_out[11]~22_combout\ & ((!\ULA|Add0~86_cout\) # (!\ORIGBALU|m_out[11]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[11]~22_combout\,
	datab => \ORIGBALU|m_out[11]~29_combout\,
	datad => VCC,
	cin => \ULA|Add0~86_cout\,
	cout => \ULA|Add0~88_cout\);

-- Location: LCCOMB_X58_Y32_N26
\ULA|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~90_cout\ = CARRY((\ORIGBALU|m_out[12]~27_combout\ & ((\ORIGAALU|m_out[12]~21_combout\) # (!\ULA|Add0~88_cout\))) # (!\ORIGBALU|m_out[12]~27_combout\ & (\ORIGAALU|m_out[12]~21_combout\ & !\ULA|Add0~88_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[12]~27_combout\,
	datab => \ORIGAALU|m_out[12]~21_combout\,
	datad => VCC,
	cin => \ULA|Add0~88_cout\,
	cout => \ULA|Add0~90_cout\);

-- Location: LCCOMB_X58_Y32_N28
\ULA|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~92_cout\ = CARRY((\ORIGBALU|m_out[13]~25_combout\ & (!\ORIGAALU|m_out[13]~20_combout\ & !\ULA|Add0~90_cout\)) # (!\ORIGBALU|m_out[13]~25_combout\ & ((!\ULA|Add0~90_cout\) # (!\ORIGAALU|m_out[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[13]~25_combout\,
	datab => \ORIGAALU|m_out[13]~20_combout\,
	datad => VCC,
	cin => \ULA|Add0~90_cout\,
	cout => \ULA|Add0~92_cout\);

-- Location: LCCOMB_X58_Y32_N30
\ULA|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~94_cout\ = CARRY((\ORIGAALU|m_out[14]~19_combout\ & ((\ORIGBALU|m_out[14]~23_combout\) # (!\ULA|Add0~92_cout\))) # (!\ORIGAALU|m_out[14]~19_combout\ & (\ORIGBALU|m_out[14]~23_combout\ & !\ULA|Add0~92_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[14]~19_combout\,
	datab => \ORIGBALU|m_out[14]~23_combout\,
	datad => VCC,
	cin => \ULA|Add0~92_cout\,
	cout => \ULA|Add0~94_cout\);

-- Location: LCCOMB_X58_Y31_N0
\ULA|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~96_cout\ = CARRY((\ORIGAALU|m_out[15]~18_combout\ & (!\ORIGBALU|m_out[15]~21_combout\ & !\ULA|Add0~94_cout\)) # (!\ORIGAALU|m_out[15]~18_combout\ & ((!\ULA|Add0~94_cout\) # (!\ORIGBALU|m_out[15]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[15]~18_combout\,
	datab => \ORIGBALU|m_out[15]~21_combout\,
	datad => VCC,
	cin => \ULA|Add0~94_cout\,
	cout => \ULA|Add0~96_cout\);

-- Location: LCCOMB_X58_Y31_N2
\ULA|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~98_cout\ = CARRY((\A_REG|sr_out\(16) & ((\ORIGBALU|m_out[16]~19_combout\) # (!\ULA|Add0~96_cout\))) # (!\A_REG|sr_out\(16) & (\ORIGBALU|m_out[16]~19_combout\ & !\ULA|Add0~96_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \A_REG|sr_out\(16),
	datab => \ORIGBALU|m_out[16]~19_combout\,
	datad => VCC,
	cin => \ULA|Add0~96_cout\,
	cout => \ULA|Add0~98_cout\);

-- Location: LCCOMB_X58_Y31_N4
\ULA|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~100_cout\ = CARRY((\B_REG|sr_out\(17) & (!\ORIGAALU|m_out[17]~16_combout\ & !\ULA|Add0~98_cout\)) # (!\B_REG|sr_out\(17) & ((!\ULA|Add0~98_cout\) # (!\ORIGAALU|m_out[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(17),
	datab => \ORIGAALU|m_out[17]~16_combout\,
	datad => VCC,
	cin => \ULA|Add0~98_cout\,
	cout => \ULA|Add0~100_cout\);

-- Location: LCCOMB_X58_Y31_N6
\ULA|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~102_cout\ = CARRY((\ORIGAALU|m_out[18]~15_combout\ & ((\B_REG|sr_out\(18)) # (!\ULA|Add0~100_cout\))) # (!\ORIGAALU|m_out[18]~15_combout\ & (\B_REG|sr_out\(18) & !\ULA|Add0~100_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[18]~15_combout\,
	datab => \B_REG|sr_out\(18),
	datad => VCC,
	cin => \ULA|Add0~100_cout\,
	cout => \ULA|Add0~102_cout\);

-- Location: LCCOMB_X58_Y31_N8
\ULA|Add0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~104_cout\ = CARRY((\ORIGAALU|m_out[19]~14_combout\ & (!\B_REG|sr_out\(19) & !\ULA|Add0~102_cout\)) # (!\ORIGAALU|m_out[19]~14_combout\ & ((!\ULA|Add0~102_cout\) # (!\B_REG|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[19]~14_combout\,
	datab => \B_REG|sr_out\(19),
	datad => VCC,
	cin => \ULA|Add0~102_cout\,
	cout => \ULA|Add0~104_cout\);

-- Location: LCCOMB_X58_Y31_N10
\ULA|Add0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~106_cout\ = CARRY((\B_REG|sr_out\(20) & ((\ORIGAALU|m_out[20]~13_combout\) # (!\ULA|Add0~104_cout\))) # (!\B_REG|sr_out\(20) & (\ORIGAALU|m_out[20]~13_combout\ & !\ULA|Add0~104_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(20),
	datab => \ORIGAALU|m_out[20]~13_combout\,
	datad => VCC,
	cin => \ULA|Add0~104_cout\,
	cout => \ULA|Add0~106_cout\);

-- Location: LCCOMB_X58_Y31_N12
\ULA|Add0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~108_cout\ = CARRY((\B_REG|sr_out\(21) & (!\ORIGAALU|m_out[21]~12_combout\ & !\ULA|Add0~106_cout\)) # (!\B_REG|sr_out\(21) & ((!\ULA|Add0~106_cout\) # (!\ORIGAALU|m_out[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(21),
	datab => \ORIGAALU|m_out[21]~12_combout\,
	datad => VCC,
	cin => \ULA|Add0~106_cout\,
	cout => \ULA|Add0~108_cout\);

-- Location: LCCOMB_X58_Y31_N14
\ULA|Add0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~110_cout\ = CARRY((\B_REG|sr_out\(22) & ((\ORIGAALU|m_out[22]~11_combout\) # (!\ULA|Add0~108_cout\))) # (!\B_REG|sr_out\(22) & (\ORIGAALU|m_out[22]~11_combout\ & !\ULA|Add0~108_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(22),
	datab => \ORIGAALU|m_out[22]~11_combout\,
	datad => VCC,
	cin => \ULA|Add0~108_cout\,
	cout => \ULA|Add0~110_cout\);

-- Location: LCCOMB_X58_Y31_N16
\ULA|Add0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~112_cout\ = CARRY((\B_REG|sr_out\(23) & (!\ORIGAALU|m_out[23]~10_combout\ & !\ULA|Add0~110_cout\)) # (!\B_REG|sr_out\(23) & ((!\ULA|Add0~110_cout\) # (!\ORIGAALU|m_out[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(23),
	datab => \ORIGAALU|m_out[23]~10_combout\,
	datad => VCC,
	cin => \ULA|Add0~110_cout\,
	cout => \ULA|Add0~112_cout\);

-- Location: LCCOMB_X58_Y31_N18
\ULA|Add0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~114_cout\ = CARRY((\B_REG|sr_out\(24) & ((\ORIGAALU|m_out[24]~9_combout\) # (!\ULA|Add0~112_cout\))) # (!\B_REG|sr_out\(24) & (\ORIGAALU|m_out[24]~9_combout\ & !\ULA|Add0~112_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(24),
	datab => \ORIGAALU|m_out[24]~9_combout\,
	datad => VCC,
	cin => \ULA|Add0~112_cout\,
	cout => \ULA|Add0~114_cout\);

-- Location: LCCOMB_X58_Y31_N20
\ULA|Add0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~116_cout\ = CARRY((\B_REG|sr_out\(25) & (!\ORIGAALU|m_out[25]~8_combout\ & !\ULA|Add0~114_cout\)) # (!\B_REG|sr_out\(25) & ((!\ULA|Add0~114_cout\) # (!\ORIGAALU|m_out[25]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(25),
	datab => \ORIGAALU|m_out[25]~8_combout\,
	datad => VCC,
	cin => \ULA|Add0~114_cout\,
	cout => \ULA|Add0~116_cout\);

-- Location: LCCOMB_X58_Y31_N22
\ULA|Add0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~118_cout\ = CARRY((\B_REG|sr_out\(26) & ((\ORIGAALU|m_out[26]~7_combout\) # (!\ULA|Add0~116_cout\))) # (!\B_REG|sr_out\(26) & (\ORIGAALU|m_out[26]~7_combout\ & !\ULA|Add0~116_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(26),
	datab => \ORIGAALU|m_out[26]~7_combout\,
	datad => VCC,
	cin => \ULA|Add0~116_cout\,
	cout => \ULA|Add0~118_cout\);

-- Location: LCCOMB_X58_Y31_N24
\ULA|Add0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~120_cout\ = CARRY((\ORIGAALU|m_out[27]~6_combout\ & (!\B_REG|sr_out\(27) & !\ULA|Add0~118_cout\)) # (!\ORIGAALU|m_out[27]~6_combout\ & ((!\ULA|Add0~118_cout\) # (!\B_REG|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[27]~6_combout\,
	datab => \B_REG|sr_out\(27),
	datad => VCC,
	cin => \ULA|Add0~118_cout\,
	cout => \ULA|Add0~120_cout\);

-- Location: LCCOMB_X58_Y31_N26
\ULA|Add0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~122_cout\ = CARRY((\B_REG|sr_out\(28) & ((\ORIGAALU|m_out[28]~5_combout\) # (!\ULA|Add0~120_cout\))) # (!\B_REG|sr_out\(28) & (\ORIGAALU|m_out[28]~5_combout\ & !\ULA|Add0~120_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \B_REG|sr_out\(28),
	datab => \ORIGAALU|m_out[28]~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~120_cout\,
	cout => \ULA|Add0~122_cout\);

-- Location: LCCOMB_X58_Y31_N28
\ULA|Add0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~124_cout\ = CARRY((\ORIGAALU|m_out[29]~4_combout\ & (!\B_REG|sr_out\(29) & !\ULA|Add0~122_cout\)) # (!\ORIGAALU|m_out[29]~4_combout\ & ((!\ULA|Add0~122_cout\) # (!\B_REG|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[29]~4_combout\,
	datab => \B_REG|sr_out\(29),
	datad => VCC,
	cin => \ULA|Add0~122_cout\,
	cout => \ULA|Add0~124_cout\);

-- Location: LCCOMB_X58_Y31_N30
\ULA|Add0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~125_combout\ = \B_REG|sr_out\(30) $ (\ULA|Add0~124_cout\ $ (!\A_REG|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \B_REG|sr_out\(30),
	datad => \A_REG|sr_out\(30),
	cin => \ULA|Add0~124_cout\,
	combout => \ULA|Add0~125_combout\);

-- Location: LCCOMB_X51_Y26_N12
\ULA|Add0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Add0~127_combout\ = (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux1~6_combout\) # ((!\ALU_CTRL|alu_ctr[0]~70_combout\ & \ULA|Add0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ULA|Add0~125_combout\,
	datad => \ULA|Mux1~6_combout\,
	combout => \ULA|Add0~127_combout\);

-- Location: LCCOMB_X51_Y26_N22
\pc_temp~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~11_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux1~9_combout\) # ((!\ALU_CTRL|alu_ctr[1]~63_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (((\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Add0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux1~9_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Add0~127_combout\,
	combout => \pc_temp~11_combout\);

-- Location: LCCOMB_X51_Y26_N8
\pc_temp~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~14_combout\ = (\pc_temp~13_combout\ & ((\pc_temp~11_combout\ & ((!\pc_temp~12_combout\))) # (!\pc_temp~11_combout\ & (\ULA|a32~62_combout\)))) # (!\pc_temp~13_combout\ & (((\pc_temp~12_combout\ & !\pc_temp~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_temp~13_combout\,
	datab => \ULA|a32~62_combout\,
	datac => \pc_temp~12_combout\,
	datad => \pc_temp~11_combout\,
	combout => \pc_temp~14_combout\);

-- Location: LCCOMB_X51_Y26_N6
\pc_temp~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~15_combout\ = (\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\ & ((!\pc_temp~11_combout\))) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (!\pc_temp~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \pc_temp~14_combout\,
	datad => \pc_temp~11_combout\,
	combout => \pc_temp~15_combout\);

-- Location: LCCOMB_X52_Y26_N26
\ULA|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux5~16_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux5~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux5~15_combout\,
	combout => \ULA|Mux5~16_combout\);

-- Location: LCCOMB_X52_Y26_N30
\pc_temp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~0_combout\ = (!\PC|sr_out[29]~27_combout\ & (!\PC|sr_out[0]~0_combout\ & (!\PC|sr_out[28]~26_combout\ & !\ULA|Mux30~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out[29]~27_combout\,
	datab => \PC|sr_out[0]~0_combout\,
	datac => \PC|sr_out[28]~26_combout\,
	datad => \ULA|Mux30~5_combout\,
	combout => \pc_temp~0_combout\);

-- Location: LCCOMB_X52_Y26_N4
\pc_temp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~1_combout\ = (!\PC|sr_out[31]~28_combout\ & (!\ULA|Mux5~16_combout\ & (!\ULA|Mux4~15_combout\ & \pc_temp~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out[31]~28_combout\,
	datab => \ULA|Mux5~16_combout\,
	datac => \ULA|Mux4~15_combout\,
	datad => \pc_temp~0_combout\,
	combout => \pc_temp~1_combout\);

-- Location: LCCOMB_X52_Y29_N2
\pc_temp~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~3_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[2]~64_combout\) # ((!\ULA|Mux7~14_combout\ & !\ULA|Mux6~17_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (((!\ULA|Mux7~14_combout\ & !\ULA|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|Mux7~14_combout\,
	datad => \ULA|Mux6~17_combout\,
	combout => \pc_temp~3_combout\);

-- Location: LCCOMB_X52_Y26_N22
\pc_temp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~2_combout\ = (\ULA|Mux27~29_combout\) # ((!\ULA|Mux26~21_combout\ & (!\ULA|Mux25~14_combout\ & !\ULA|Mux27~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux26~21_combout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \ULA|Mux25~14_combout\,
	datad => \ULA|Mux27~27_combout\,
	combout => \pc_temp~2_combout\);

-- Location: LCCOMB_X52_Y26_N28
\pc_temp~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~4_combout\ = (\pc_temp~3_combout\ & (\pc_temp~2_combout\ & ((\ULA|Mux27~29_combout\) # (!\ULA|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux24~14_combout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \pc_temp~3_combout\,
	datad => \pc_temp~2_combout\,
	combout => \pc_temp~4_combout\);

-- Location: LCCOMB_X52_Y26_N14
\pc_temp~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~5_combout\ = (!\ULA|Mux29~35_combout\ & (!\ULA|Mux28~13_combout\ & (\pc_temp~1_combout\ & \pc_temp~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~35_combout\,
	datab => \ULA|Mux28~13_combout\,
	datac => \pc_temp~1_combout\,
	datad => \pc_temp~4_combout\,
	combout => \pc_temp~5_combout\);

-- Location: LCCOMB_X56_Y26_N26
\pc_temp~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~7_combout\ = (!\ULA|Mux19~12_combout\ & (!\ULA|Mux17~11_combout\ & (!\ULA|Mux16~12_combout\ & !\ULA|Mux18~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux19~12_combout\,
	datab => \ULA|Mux17~11_combout\,
	datac => \ULA|Mux16~12_combout\,
	datad => \ULA|Mux18~12_combout\,
	combout => \pc_temp~7_combout\);

-- Location: LCCOMB_X52_Y26_N16
\pc_temp~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~8_combout\ = (!\ULA|Mux15~12_combout\ & (!\ULA|Mux14~12_combout\ & (!\ULA|Mux12~14_combout\ & !\ULA|Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~12_combout\,
	datab => \ULA|Mux14~12_combout\,
	datac => \ULA|Mux12~14_combout\,
	datad => \ULA|Mux13~15_combout\,
	combout => \pc_temp~8_combout\);

-- Location: LCCOMB_X52_Y26_N18
\pc_temp~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~9_combout\ = (!\ULA|Mux10~14_combout\ & (!\ULA|Mux8~13_combout\ & (!\ULA|Mux11~16_combout\ & !\ULA|Mux9~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~14_combout\,
	datab => \ULA|Mux8~13_combout\,
	datac => \ULA|Mux11~16_combout\,
	datad => \ULA|Mux9~14_combout\,
	combout => \pc_temp~9_combout\);

-- Location: LCCOMB_X52_Y26_N12
\pc_temp~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_temp~10_combout\ = (\pc_temp~6_combout\ & (\pc_temp~7_combout\ & (\pc_temp~8_combout\ & \pc_temp~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_temp~6_combout\,
	datab => \pc_temp~7_combout\,
	datac => \pc_temp~8_combout\,
	datad => \pc_temp~9_combout\,
	combout => \pc_temp~10_combout\);

-- Location: LCCOMB_X52_Y26_N6
\PC|sr_out[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[0]~31_combout\ = ((\pc_temp~15_combout\ & (\pc_temp~5_combout\ & \pc_temp~10_combout\))) # (!\PC|sr_out[0]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out[0]~30_combout\,
	datab => \pc_temp~15_combout\,
	datac => \pc_temp~5_combout\,
	datad => \pc_temp~10_combout\,
	combout => \PC|sr_out[0]~31_combout\);

-- Location: LCFF_X57_Y26_N5
\PC|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out~32_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(1));

-- Location: LCCOMB_X54_Y28_N4
\ORIGAALU|m_out[1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[1]~36_combout\ = (\ORIGAALU|m_out[1]~35_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & \PC|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \PC|sr_out\(1),
	datad => \ORIGAALU|m_out[1]~35_combout\,
	combout => \ORIGAALU|m_out[1]~36_combout\);

-- Location: LCCOMB_X57_Y26_N8
\ULA|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~0_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\) # (((\ORIGBALU|m_out[1]~48_combout\) # (\ORIGAALU|m_out[1]~36_combout\)) # (!\ALU_CTRL|alu_ctr[3]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ORIGBALU|m_out[1]~48_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|Mux30~0_combout\);

-- Location: LCCOMB_X57_Y26_N16
\ULA|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~4_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Add1~2_combout\ & !\ALU_CTRL|alu_ctr[3]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ULA|Add1~2_combout\,
	datad => \ALU_CTRL|alu_ctr[3]~72_combout\,
	combout => \ULA|Mux30~4_combout\);

-- Location: LCCOMB_X59_Y27_N22
\ULA|a32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~12_combout\ = (!\ORIGAALU|m_out[4]~30_combout\ & ((\ULA|a32~11_combout\) # ((\ORIGAALU|m_out[3]~32_combout\ & \ULA|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~11_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ORIGAALU|m_out[4]~30_combout\,
	datad => \ULA|ShiftRight1~41_combout\,
	combout => \ULA|a32~12_combout\);

-- Location: LCCOMB_X58_Y27_N0
\ULA|a32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~15_combout\ = (!\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~12_combout\) # ((\ORIGAALU|m_out[4]~30_combout\ & \ULA|a32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[4]~30_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|a32~14_combout\,
	datad => \ULA|a32~12_combout\,
	combout => \ULA|a32~15_combout\);

-- Location: LCCOMB_X58_Y27_N30
\ULA|a32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~16_combout\ = (\ULA|a32~15_combout\) # ((\ORIGAALU|m_out[31]~2_combout\ & \ULA|ShiftLeft1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|ShiftLeft1~8_combout\,
	datad => \ULA|a32~15_combout\,
	combout => \ULA|a32~16_combout\);

-- Location: LCCOMB_X58_Y27_N12
\ULA|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~6_combout\ = (!\ULA|a32~18_combout\ & (!\ULA|a32~0_combout\ & (!\ULA|a32~17_combout\ & \ULA|a32~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~18_combout\,
	datab => \ULA|a32~0_combout\,
	datac => \ULA|a32~17_combout\,
	datad => \ULA|a32~16_combout\,
	combout => \ULA|Mux30~6_combout\);

-- Location: LCCOMB_X58_Y27_N14
\ULA|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~7_combout\ = (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ULA|Mux30~6_combout\))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~3_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|Mux30~6_combout\,
	combout => \ULA|Mux30~7_combout\);

-- Location: LCCOMB_X57_Y26_N10
\ULA|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~1_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[3]~72_combout\) # ((\ORIGBALU|m_out[1]~48_combout\) # (\ORIGAALU|m_out[1]~36_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ALU_CTRL|alu_ctr[3]~72_combout\ & 
-- (\ORIGBALU|m_out[1]~48_combout\ & \ORIGAALU|m_out[1]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ORIGBALU|m_out[1]~48_combout\,
	datad => \ORIGAALU|m_out[1]~36_combout\,
	combout => \ULA|Mux30~1_combout\);

-- Location: LCCOMB_X60_Y28_N18
\ULA|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~46_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~38_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~38_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~39_combout\,
	combout => \ULA|ShiftRight0~46_combout\);

-- Location: LCCOMB_X59_Y28_N14
\ULA|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~47_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~45_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~45_combout\,
	datad => \ULA|ShiftRight0~46_combout\,
	combout => \ULA|ShiftRight0~47_combout\);

-- Location: LCCOMB_X59_Y24_N6
\ULA|a32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~9_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[2]~47_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & (\ORIGBALU|m_out[2]~47_combout\)) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- ((\ORIGBALU|m_out[1]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[2]~47_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[1]~48_combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|a32~9_combout\);

-- Location: LCCOMB_X58_Y24_N2
\ULA|a32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~19_combout\ = (!\ULA|Add2~4_combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~31_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|a32~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~31_combout\,
	datab => \ULA|Add2~2_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|a32~9_combout\,
	combout => \ULA|a32~19_combout\);

-- Location: LCCOMB_X58_Y24_N12
\ULA|a32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~20_combout\ = (!\ULA|Add2~6_combout\ & ((\ULA|a32~19_combout\) # ((\ULA|Add2~4_combout\ & \ULA|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|Add2~6_combout\,
	datac => \ULA|ShiftRight0~44_combout\,
	datad => \ULA|a32~19_combout\,
	combout => \ULA|a32~20_combout\);

-- Location: LCCOMB_X58_Y27_N6
\ULA|a32~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~21_combout\ = (!\ULA|Add2~8_combout\ & ((\ULA|a32~20_combout\) # ((\ULA|Add2~6_combout\ & \ULA|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|ShiftRight0~47_combout\,
	datad => \ULA|a32~20_combout\,
	combout => \ULA|a32~21_combout\);

-- Location: LCCOMB_X58_Y27_N8
\ULA|a32~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~22_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~21_combout\) # ((\ULA|Add2~8_combout\ & \ULA|ShiftRight0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|ShiftRight0~121_combout\,
	datad => \ULA|a32~21_combout\,
	combout => \ULA|a32~22_combout\);

-- Location: LCCOMB_X58_Y27_N28
\ULA|a32~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~25_combout\ = (!\ULA|a32~24_combout\ & ((\ULA|a32~22_combout\) # ((!\ORIGAALU|m_out[31]~2_combout\ & \ULA|ShiftLeft1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|a32~22_combout\,
	datac => \ULA|ShiftLeft1~8_combout\,
	datad => \ULA|a32~24_combout\,
	combout => \ULA|a32~25_combout\);

-- Location: LCCOMB_X58_Y27_N10
\ULA|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~2_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux30~1_combout\ & (\ULA|a32~26_combout\)) # (!\ULA|Mux30~1_combout\ & ((\ULA|a32~25_combout\))))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ULA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~26_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ULA|Mux30~1_combout\,
	datad => \ULA|a32~25_combout\,
	combout => \ULA|Mux30~2_combout\);

-- Location: LCCOMB_X58_Y27_N24
\ULA|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~3_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\)) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ULA|Mux30~7_combout\)) # (!\ALU_CTRL|alu_ctr[1]~63_combout\ & 
-- ((\ULA|Mux30~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux30~7_combout\,
	datad => \ULA|Mux30~2_combout\,
	combout => \ULA|Mux30~3_combout\);

-- Location: LCCOMB_X57_Y26_N30
\ULA|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux30~5_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux30~3_combout\ & ((\ULA|Mux30~4_combout\))) # (!\ULA|Mux30~3_combout\ & (!\ULA|Mux30~0_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (((\ULA|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux30~0_combout\,
	datac => \ULA|Mux30~4_combout\,
	datad => \ULA|Mux30~3_combout\,
	combout => \ULA|Mux30~5_combout\);

-- Location: LCFF_X57_Y26_N31
\ULA_OUT|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux30~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(1));

-- Location: LCFF_X56_Y23_N1
\DATA_MEM_REG|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(1));

-- Location: LCCOMB_X56_Y23_N0
\MemparaReg_MUX|m_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[1]~2_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\DATA_MEM_REG|sr_out\(1)))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\ULA_OUT|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datab => \ULA_OUT|sr_out\(1),
	datac => \DATA_MEM_REG|sr_out\(1),
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MemparaReg_MUX|m_out[1]~2_combout\);

-- Location: LCCOMB_X56_Y24_N2
\MemparaReg_MUX|m_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[1]~3_combout\ = (\MemparaReg_MUX|m_out[1]~2_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \ULA|Mux30~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MemparaReg_MUX|m_out[1]~2_combout\,
	datad => \ULA|Mux30~5_combout\,
	combout => \MemparaReg_MUX|m_out[1]~3_combout\);

-- Location: LCFF_X56_Y24_N3
\BREG|breg32_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(12));

-- Location: LCCOMB_X56_Y24_N22
\BREG|regB[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[1]~31_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(12))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal1~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(12),
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a1\,
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[1]~31_combout\);

-- Location: LCFF_X56_Y24_N23
\B_REG|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(1));

-- Location: LCCOMB_X54_Y22_N16
\INST_REG|sr_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~4_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(3),
	combout => \INST_REG|sr_out~4_combout\);

-- Location: LCFF_X53_Y31_N21
\INST_REG|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~4_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(3));

-- Location: LCCOMB_X53_Y31_N14
\ALU_CTRL|alu_ctr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~52_combout\ = (\INST_REG|sr_out\(5) & (!\INST_REG|sr_out\(3) & (\INST_REG|sr_out\(2) & \ALU_CTRL|alu_ctr~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datab => \INST_REG|sr_out\(3),
	datac => \INST_REG|sr_out\(2),
	datad => \ALU_CTRL|alu_ctr~51_combout\,
	combout => \ALU_CTRL|alu_ctr~52_combout\);

-- Location: LCCOMB_X52_Y31_N4
\ALU_CTRL|alu_ctr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~67_combout\ = (!\INST_REG|sr_out\(1) & \ALU_CTRL|alu_ctr~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(1),
	datac => \ALU_CTRL|alu_ctr~52_combout\,
	combout => \ALU_CTRL|alu_ctr~67_combout\);

-- Location: LCCOMB_X53_Y31_N18
\MULTI_CYCLE_CONTROL|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr5~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr5~0_combout\);

-- Location: LCCOMB_X53_Y31_N6
\ALU_CTRL|Equal8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|Equal8~10_combout\ = (!\MULTI_CYCLE_CONTROL|op_alu\(0) & (!\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ & (!\MULTI_CYCLE_CONTROL|WideOr5~0_combout\ & !\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|op_alu\(0),
	datab => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr5~0_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	combout => \ALU_CTRL|Equal8~10_combout\);

-- Location: LCCOMB_X52_Y31_N20
\ALU_CTRL|alu_ctr[3]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~69_combout\ = (\ALU_CTRL|alu_ctr[2]~60_combout\ & (!\ALU_CTRL|Equal8~10_combout\ & ((!\ALU_CTRL|alu_ctr~67_combout\) # (!\INST_REG|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(0),
	datab => \ALU_CTRL|alu_ctr[2]~60_combout\,
	datac => \ALU_CTRL|alu_ctr~67_combout\,
	datad => \ALU_CTRL|Equal8~10_combout\,
	combout => \ALU_CTRL|alu_ctr[3]~69_combout\);

-- Location: LCCOMB_X52_Y30_N30
\ALU_CTRL|alu_ctr[3]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~71_combout\ = (\ALU_CTRL|alu_ctr[3]~69_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr5~0_combout\) # ((\MULTI_CYCLE_CONTROL|op_alu\(0)) # (!\MULTI_CYCLE_CONTROL|op_alu\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr5~0_combout\,
	datab => \MULTI_CYCLE_CONTROL|op_alu\(1),
	datac => \MULTI_CYCLE_CONTROL|op_alu\(0),
	datad => \ALU_CTRL|alu_ctr[3]~69_combout\,
	combout => \ALU_CTRL|alu_ctr[3]~71_combout\);

-- Location: LCCOMB_X52_Y30_N24
\ALU_CTRL|alu_ctr[3]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[3]~72_combout\ = (\ALU_CTRL|alu_ctr~65_combout\) # (((\ALU_CTRL|alu_ctr[3]~71_combout\ & \ALU_CTRL|alu_ctr[0]~68_combout\)) # (!\ALU_CTRL|alu_ctr[0]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr~65_combout\,
	datab => \ALU_CTRL|alu_ctr[3]~71_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~68_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~66_combout\,
	combout => \ALU_CTRL|alu_ctr[3]~72_combout\);

-- Location: LCCOMB_X51_Y31_N8
\ULA|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~5_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & ((!\ALU_CTRL|alu_ctr[1]~63_combout\) # (!\ALU_CTRL|alu_ctr[3]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux27~5_combout\);

-- Location: LCCOMB_X49_Y27_N26
\ULA|a32~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~34_combout\ = (\ORIGBALU|m_out[7]~37_combout\) # (\ORIGAALU|m_out[7]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[7]~37_combout\,
	datad => \ORIGAALU|m_out[7]~26_combout\,
	combout => \ULA|a32~34_combout\);

-- Location: LCCOMB_X58_Y30_N30
\ULA|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~77_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~50_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~52_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~50_combout\,
	combout => \ULA|ShiftRight0~77_combout\);

-- Location: LCCOMB_X58_Y30_N14
\ULA|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~103_combout\ = (\ULA|ShiftRight1~4_combout\) # ((!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & \ULA|ShiftRight0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ULA|ShiftRight0~77_combout\,
	combout => \ULA|ShiftRight0~103_combout\);

-- Location: LCCOMB_X58_Y30_N4
\ULA|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~104_combout\ = (\ULA|Add2~4_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight0~103_combout\))) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ORIGBALU|m_out[31]~49_combout\,
	datac => \ULA|ShiftRight0~103_combout\,
	datad => \ULA|ShiftRight0~73_combout\,
	combout => \ULA|ShiftRight0~104_combout\);

-- Location: LCCOMB_X51_Y24_N24
\ULA|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~3_combout\ = (\ULA|Mux27~7_combout\ & (((\ULA|Mux27~6_combout\)))) # (!\ULA|Mux27~7_combout\ & ((\ULA|Mux27~6_combout\ & ((\ULA|ShiftRight0~104_combout\))) # (!\ULA|Mux27~6_combout\ & (\ULA|ShiftRight0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~70_combout\,
	datab => \ULA|Mux27~7_combout\,
	datac => \ULA|ShiftRight0~104_combout\,
	datad => \ULA|Mux27~6_combout\,
	combout => \ULA|Mux24~3_combout\);

-- Location: LCCOMB_X51_Y24_N26
\ULA|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~4_combout\ = (\ULA|Mux24~3_combout\ & (((\ULA|ShiftRight0~107_combout\) # (!\ULA|Mux27~7_combout\)))) # (!\ULA|Mux24~3_combout\ & (\ULA|ShiftRight0~74_combout\ & ((\ULA|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~74_combout\,
	datab => \ULA|ShiftRight0~107_combout\,
	datac => \ULA|Mux24~3_combout\,
	datad => \ULA|Mux27~7_combout\,
	combout => \ULA|Mux24~4_combout\);

-- Location: LCCOMB_X49_Y27_N24
\ULA|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~6_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (\ORIGBALU|m_out[7]~37_combout\ $ (\ORIGAALU|m_out[7]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGBALU|m_out[7]~37_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ORIGAALU|m_out[7]~26_combout\,
	combout => \ULA|Mux24~6_combout\);

-- Location: LCCOMB_X60_Y28_N16
\ULA|ShiftRight1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~96_combout\ = (\ULA|ShiftRight0~127_combout\ & ((\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~50_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datab => \ULA|ShiftRight0~127_combout\,
	datac => \ULA|ShiftRight1~50_combout\,
	datad => \ULA|ShiftRight1~52_combout\,
	combout => \ULA|ShiftRight1~96_combout\);

-- Location: LCCOMB_X60_Y28_N6
\ULA|ShiftRight1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~97_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~96_combout\) # ((\ULA|ShiftRight1~35_combout\ & \ULA|ShiftRight1~116_combout\)))) # (!\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~35_combout\ & 
-- ((\ULA|ShiftRight1~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ULA|ShiftRight1~35_combout\,
	datac => \ULA|ShiftRight1~96_combout\,
	datad => \ULA|ShiftRight1~116_combout\,
	combout => \ULA|ShiftRight1~97_combout\);

-- Location: LCCOMB_X60_Y26_N8
\ULA|ShiftRight1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~98_combout\ = (\ULA|ShiftRight1~84_combout\) # ((\ULA|ShiftRight1~97_combout\) # ((\ULA|ShiftRight0~72_combout\ & \ULA|Mux29~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~84_combout\,
	datab => \ULA|ShiftRight0~72_combout\,
	datac => \ULA|Mux29~36_combout\,
	datad => \ULA|ShiftRight1~97_combout\,
	combout => \ULA|ShiftRight1~98_combout\);

-- Location: LCCOMB_X60_Y24_N24
\ULA|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~7_combout\ = (\ULA|Mux31~20_combout\ & (\ULA|ShiftRight1~74_combout\ & (!\ULA|Mux27~15_combout\))) # (!\ULA|Mux31~20_combout\ & (((\ULA|Mux27~15_combout\) # (\ULA|ShiftRight1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~74_combout\,
	datab => \ULA|Mux31~20_combout\,
	datac => \ULA|Mux27~15_combout\,
	datad => \ULA|ShiftRight1~98_combout\,
	combout => \ULA|Mux24~7_combout\);

-- Location: LCCOMB_X52_Y24_N12
\ULA|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~8_combout\ = (\ULA|Mux27~15_combout\ & ((\ULA|Mux24~7_combout\ & (\ULA|ShiftRight1~103_combout\)) # (!\ULA|Mux24~7_combout\ & ((\ULA|ShiftRight1~76_combout\))))) # (!\ULA|Mux27~15_combout\ & (((\ULA|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~103_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|ShiftRight1~76_combout\,
	datad => \ULA|Mux24~7_combout\,
	combout => \ULA|Mux24~8_combout\);

-- Location: LCCOMB_X52_Y24_N8
\ULA|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~16_combout\ = (!\ULA|ShiftLeft0~11_combout\ & (!\ULA|ShiftLeft0~13_combout\ & (!\ULA|ShiftLeft0~10_combout\ & \ULA|Mux24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~11_combout\,
	datab => \ULA|ShiftLeft0~13_combout\,
	datac => \ULA|ShiftLeft0~10_combout\,
	datad => \ULA|Mux24~8_combout\,
	combout => \ULA|Mux24~16_combout\);

-- Location: LCCOMB_X52_Y24_N6
\ULA|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~10_combout\ = (\ULA|Mux24~9_combout\ & (((\ULA|Mux24~16_combout\) # (!\ULA|Mux27~20_combout\)))) # (!\ULA|Mux24~9_combout\ & (\ULA|ShiftLeft1~22_combout\ & ((\ULA|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux24~9_combout\,
	datab => \ULA|ShiftLeft1~22_combout\,
	datac => \ULA|Mux24~16_combout\,
	datad => \ULA|Mux27~20_combout\,
	combout => \ULA|Mux24~10_combout\);

-- Location: LCCOMB_X51_Y24_N12
\ULA|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~11_combout\ = (\ULA|Mux27~11_combout\ & (\ULA|Mux24~6_combout\ & (\ULA|Mux27~12_combout\))) # (!\ULA|Mux27~11_combout\ & (((\ULA|Mux24~10_combout\) # (!\ULA|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~11_combout\,
	datab => \ULA|Mux24~6_combout\,
	datac => \ULA|Mux27~12_combout\,
	datad => \ULA|Mux24~10_combout\,
	combout => \ULA|Mux24~11_combout\);

-- Location: LCCOMB_X51_Y24_N6
\ULA|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~12_combout\ = (\ULA|Mux27~13_combout\ & ((\ULA|Mux24~11_combout\ & (\ULA|Mux24~5_combout\)) # (!\ULA|Mux24~11_combout\ & ((\ULA|Mux24~4_combout\))))) # (!\ULA|Mux27~13_combout\ & (((\ULA|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux24~5_combout\,
	datab => \ULA|Mux24~4_combout\,
	datac => \ULA|Mux27~13_combout\,
	datad => \ULA|Mux24~11_combout\,
	combout => \ULA|Mux24~12_combout\);

-- Location: LCCOMB_X51_Y24_N8
\ULA|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~13_combout\ = (\ULA|Mux27~25_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|a32~34_combout\))) # (!\ULA|Mux27~25_combout\ & ((\ALU_CTRL|alu_ctr[2]~64_combout\) # ((\ULA|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~25_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|a32~34_combout\,
	datad => \ULA|Mux24~12_combout\,
	combout => \ULA|Mux24~13_combout\);

-- Location: LCCOMB_X53_Y32_N6
\ULA|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~2_combout\ = (\ULA|Add1~14_combout\ & \ALU_CTRL|alu_ctr[1]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add1~14_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux24~2_combout\);

-- Location: LCCOMB_X51_Y24_N2
\ULA|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~14_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux24~13_combout\ & ((\ULA|Mux24~2_combout\))) # (!\ULA|Mux24~13_combout\ & (!\ULA|a32~34_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~34_combout\,
	datab => \ULA|Mux27~5_combout\,
	datac => \ULA|Mux24~13_combout\,
	datad => \ULA|Mux24~2_combout\,
	combout => \ULA|Mux24~14_combout\);

-- Location: LCCOMB_X52_Y26_N24
\ULA|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux24~15_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux24~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datac => \ULA|Mux24~14_combout\,
	combout => \ULA|Mux24~15_combout\);

-- Location: LCFF_X52_Y26_N25
\ULA_OUT|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux24~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(7));

-- Location: LCCOMB_X53_Y26_N10
\PC_MUX|m_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[7]~7_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (((\ULA_OUT|sr_out\(7))))) # (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\ULA_OUT|sr_out\(7))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\PC|sr_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datac => \ULA_OUT|sr_out\(7),
	datad => \PC|sr_out\(7),
	combout => \PC_MUX|m_out[7]~7_combout\);

-- Location: LCCOMB_X56_Y23_N8
\DATA_MEM_REG|sr_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~14_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(30),
	combout => \DATA_MEM_REG|sr_out~14_combout\);

-- Location: LCFF_X61_Y28_N31
\INST_REG|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~14_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(30));

-- Location: LCCOMB_X61_Y28_N30
\MULTI_CYCLE_CONTROL|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~4_combout\ = (\INST_REG|sr_out\(30)) # ((\INST_REG|sr_out\(31) & ((!\MULTI_CYCLE_CONTROL|Selector0~1_combout\))) # (!\INST_REG|sr_out\(31) & (\MULTI_CYCLE_CONTROL|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(31),
	datab => \MULTI_CYCLE_CONTROL|Mux0~0_combout\,
	datac => \INST_REG|sr_out\(30),
	datad => \MULTI_CYCLE_CONTROL|Selector0~1_combout\,
	combout => \MULTI_CYCLE_CONTROL|Selector0~4_combout\);

-- Location: LCCOMB_X61_Y28_N14
\MULTI_CYCLE_CONTROL|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Mux9~0_combout\ = (\INST_REG|sr_out\(31) & (\INST_REG|sr_out\(27) & (\INST_REG|sr_out\(26)))) # (!\INST_REG|sr_out\(31) & (!\INST_REG|sr_out\(27) & (!\INST_REG|sr_out\(26) & \INST_REG|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(31),
	datab => \INST_REG|sr_out\(27),
	datac => \INST_REG|sr_out\(26),
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|Mux9~0_combout\);

-- Location: LCCOMB_X53_Y28_N16
\MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0_combout\ = (!\INST_REG|sr_out\(28) & (!\INST_REG|sr_out\(30) & (\MULTI_CYCLE_CONTROL|Mux9~0_combout\ & \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(28),
	datab => \INST_REG|sr_out\(30),
	datac => \MULTI_CYCLE_CONTROL|Mux9~0_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0_combout\);

-- Location: LCFF_X53_Y28_N17
\MULTI_CYCLE_CONTROL|pstate.c_mem_add_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\);

-- Location: LCCOMB_X61_Y28_N18
\MULTI_CYCLE_CONTROL|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~2_combout\ = (\MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\ & (((\INST_REG|sr_out\(30)) # (\INST_REG|sr_out\(28))) # (!\MULTI_CYCLE_CONTROL|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Mux9~0_combout\,
	datab => \INST_REG|sr_out\(30),
	datac => \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\,
	datad => \INST_REG|sr_out\(28),
	combout => \MULTI_CYCLE_CONTROL|Selector0~2_combout\);

-- Location: LCCOMB_X61_Y28_N12
\MULTI_CYCLE_CONTROL|Selector0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~5_combout\ = (!\MULTI_CYCLE_CONTROL|Selector0~3_combout\ & (!\MULTI_CYCLE_CONTROL|Selector0~2_combout\ & ((!\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\) # (!\MULTI_CYCLE_CONTROL|Selector0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~3_combout\,
	datab => \MULTI_CYCLE_CONTROL|Selector0~4_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|Selector0~2_combout\,
	combout => \MULTI_CYCLE_CONTROL|Selector0~5_combout\);

-- Location: LCFF_X58_Y28_N3
\MULTI_CYCLE_CONTROL|pstate.fetch_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|Selector0~5_combout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\);

-- Location: LCCOMB_X54_Y22_N14
\INST_REG|sr_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~26_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(25))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(25),
	datab => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(25),
	combout => \INST_REG|sr_out~26_combout\);

-- Location: LCFF_X54_Y22_N7
\INST_REG|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(25));

-- Location: LCCOMB_X57_Y22_N12
\BREG|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|Equal0~0_combout\ = (!\INST_REG|sr_out\(24) & (!\INST_REG|sr_out\(21) & (!\INST_REG|sr_out\(22) & !\INST_REG|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(24),
	datab => \INST_REG|sr_out\(21),
	datac => \INST_REG|sr_out\(22),
	datad => \INST_REG|sr_out\(23),
	combout => \BREG|Equal0~0_combout\);

-- Location: LCCOMB_X57_Y22_N22
\BREG|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|Equal0~1_combout\ = (!\INST_REG|sr_out\(25) & \BREG|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_REG|sr_out\(25),
	datad => \BREG|Equal0~0_combout\,
	combout => \BREG|Equal0~1_combout\);

-- Location: LCCOMB_X53_Y26_N8
\BREG|regA[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[6]~6_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(17))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(17),
	datad => \BREG|breg32_rtl_0|auto_generated|ram_block1a6\,
	combout => \BREG|regA[6]~6_combout\);

-- Location: LCFF_X53_Y26_N9
\A_REG|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(6));

-- Location: LCCOMB_X53_Y26_N24
\ORIGAALU|m_out[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGAALU|m_out[6]~27_combout\ = (\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (((\A_REG|sr_out\(6) & !\ALU_CTRL|logical_sel~0_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr3~combout\ & (\PC|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(6),
	datab => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datac => \A_REG|sr_out\(6),
	datad => \ALU_CTRL|logical_sel~0_combout\,
	combout => \ORIGAALU|m_out[6]~27_combout\);

-- Location: LCCOMB_X52_Y25_N18
\ULA|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~2_combout\ = (\ULA|Add1~12_combout\ & \ALU_CTRL|alu_ctr[1]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Add1~12_combout\,
	datad => \ALU_CTRL|alu_ctr[1]~63_combout\,
	combout => \ULA|Mux25~2_combout\);

-- Location: LCCOMB_X49_Y29_N24
\ULA|a32~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~32_combout\ = (\ORIGBALU|m_out[6]~39_combout\) # (\ORIGAALU|m_out[6]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGBALU|m_out[6]~39_combout\,
	datad => \ORIGAALU|m_out[6]~27_combout\,
	combout => \ULA|a32~32_combout\);

-- Location: LCCOMB_X59_Y23_N18
\ULA|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~5_combout\ = (!\ORIGAALU|m_out[3]~32_combout\ & (\ULA|ShiftLeft0~27_combout\ & !\ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|ShiftLeft0~27_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux25~5_combout\);

-- Location: LCCOMB_X59_Y25_N22
\ULA|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~95_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~13_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~13_combout\,
	datab => \ULA|ShiftRight0~20_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftRight0~95_combout\);

-- Location: LCCOMB_X60_Y25_N18
\ULA|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~96_combout\ = (\ULA|Add2~4_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & ((\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~4_combout\,
	datab => \ULA|ShiftRight1~4_combout\,
	datac => \ORIGBALU|m_out[31]~49_combout\,
	datad => \ULA|ShiftRight0~95_combout\,
	combout => \ULA|ShiftRight0~96_combout\);

-- Location: LCCOMB_X60_Y25_N4
\ULA|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~97_combout\ = (\ULA|ShiftRight0~96_combout\) # ((\ULA|ShiftRight0~59_combout\ & !\ULA|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~59_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~96_combout\,
	combout => \ULA|ShiftRight0~97_combout\);

-- Location: LCCOMB_X59_Y25_N14
\ULA|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~58_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~24_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~2_combout\,
	datac => \ULA|ShiftRight1~24_combout\,
	datad => \ULA|ShiftRight1~28_combout\,
	combout => \ULA|ShiftRight0~58_combout\);

-- Location: LCCOMB_X59_Y25_N0
\ULA|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~3_combout\ = (\ULA|Mux27~7_combout\ & ((\ULA|ShiftRight0~60_combout\) # ((\ULA|Mux27~6_combout\)))) # (!\ULA|Mux27~7_combout\ & (((\ULA|ShiftRight0~58_combout\ & !\ULA|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight0~60_combout\,
	datab => \ULA|ShiftRight0~58_combout\,
	datac => \ULA|Mux27~7_combout\,
	datad => \ULA|Mux27~6_combout\,
	combout => \ULA|Mux25~3_combout\);

-- Location: LCCOMB_X60_Y25_N14
\ULA|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~4_combout\ = (\ULA|Mux27~6_combout\ & ((\ULA|Mux25~3_combout\ & ((\ULA|ShiftRight0~102_combout\))) # (!\ULA|Mux25~3_combout\ & (\ULA|ShiftRight0~97_combout\)))) # (!\ULA|Mux27~6_combout\ & (((\ULA|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~6_combout\,
	datab => \ULA|ShiftRight0~97_combout\,
	datac => \ULA|Mux25~3_combout\,
	datad => \ULA|ShiftRight0~102_combout\,
	combout => \ULA|Mux25~4_combout\);

-- Location: LCCOMB_X51_Y28_N22
\ULA|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~9_combout\ = (\ULA|Mux27~18_combout\ & (((!\ULA|Mux27~19_combout\)))) # (!\ULA|Mux27~18_combout\ & ((\ULA|Mux27~19_combout\ & ((\ULA|Add0~13_combout\))) # (!\ULA|Mux27~19_combout\ & (\ULA|a32~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~33_combout\,
	datab => \ULA|Mux27~18_combout\,
	datac => \ULA|Add0~13_combout\,
	datad => \ULA|Mux27~19_combout\,
	combout => \ULA|Mux25~9_combout\);

-- Location: LCCOMB_X58_Y29_N20
\ULA|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~66_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~21_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~21_combout\,
	datac => \ORIGAALU|m_out[1]~36_combout\,
	datad => \ULA|ShiftRight1~23_combout\,
	combout => \ULA|ShiftRight1~66_combout\);

-- Location: LCCOMB_X58_Y25_N8
\ULA|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~7_combout\ = (\ULA|Mux27~15_combout\ & (((\ULA|ShiftRight1~66_combout\) # (!\ULA|Mux31~20_combout\)))) # (!\ULA|Mux27~15_combout\ & (\ULA|ShiftRight1~64_combout\ & (\ULA|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~64_combout\,
	datab => \ULA|Mux27~15_combout\,
	datac => \ULA|Mux31~20_combout\,
	datad => \ULA|ShiftRight1~66_combout\,
	combout => \ULA|Mux25~7_combout\);

-- Location: LCCOMB_X57_Y25_N24
\ULA|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~8_combout\ = (\ULA|Mux31~20_combout\ & (((\ULA|Mux25~7_combout\)))) # (!\ULA|Mux31~20_combout\ & ((\ULA|Mux25~7_combout\ & (\ULA|Mux9~3_combout\)) # (!\ULA|Mux25~7_combout\ & ((\ULA|ShiftRight1~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~20_combout\,
	datab => \ULA|Mux9~3_combout\,
	datac => \ULA|Mux25~7_combout\,
	datad => \ULA|ShiftRight1~93_combout\,
	combout => \ULA|Mux25~8_combout\);

-- Location: LCCOMB_X52_Y25_N14
\ULA|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~16_combout\ = (!\ULA|ShiftLeft0~13_combout\ & (!\ULA|ShiftLeft0~10_combout\ & (!\ULA|ShiftLeft0~11_combout\ & \ULA|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~13_combout\,
	datab => \ULA|ShiftLeft0~10_combout\,
	datac => \ULA|ShiftLeft0~11_combout\,
	datad => \ULA|Mux25~8_combout\,
	combout => \ULA|Mux25~16_combout\);

-- Location: LCCOMB_X52_Y25_N12
\ULA|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~10_combout\ = (\ULA|Mux25~9_combout\ & (((\ULA|Mux25~16_combout\) # (!\ULA|Mux27~20_combout\)))) # (!\ULA|Mux25~9_combout\ & (\ULA|ShiftLeft1~20_combout\ & ((\ULA|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~20_combout\,
	datab => \ULA|Mux25~9_combout\,
	datac => \ULA|Mux25~16_combout\,
	datad => \ULA|Mux27~20_combout\,
	combout => \ULA|Mux25~10_combout\);

-- Location: LCCOMB_X52_Y25_N2
\ULA|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~11_combout\ = (\ULA|Mux27~11_combout\ & (\ULA|Mux25~6_combout\ & (\ULA|Mux27~12_combout\))) # (!\ULA|Mux27~11_combout\ & (((\ULA|Mux25~10_combout\) # (!\ULA|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux25~6_combout\,
	datab => \ULA|Mux27~11_combout\,
	datac => \ULA|Mux27~12_combout\,
	datad => \ULA|Mux25~10_combout\,
	combout => \ULA|Mux25~11_combout\);

-- Location: LCCOMB_X52_Y25_N28
\ULA|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~12_combout\ = (\ULA|Mux27~13_combout\ & ((\ULA|Mux25~11_combout\ & (\ULA|Mux25~5_combout\)) # (!\ULA|Mux25~11_combout\ & ((\ULA|Mux25~4_combout\))))) # (!\ULA|Mux27~13_combout\ & (((\ULA|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~13_combout\,
	datab => \ULA|Mux25~5_combout\,
	datac => \ULA|Mux25~4_combout\,
	datad => \ULA|Mux25~11_combout\,
	combout => \ULA|Mux25~12_combout\);

-- Location: LCCOMB_X52_Y25_N10
\ULA|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~13_combout\ = (\ALU_CTRL|alu_ctr[2]~64_combout\ & (((!\ULA|Mux27~25_combout\)))) # (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux27~25_combout\ & (\ULA|a32~32_combout\)) # (!\ULA|Mux27~25_combout\ & ((\ULA|Mux25~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|a32~32_combout\,
	datac => \ULA|Mux27~25_combout\,
	datad => \ULA|Mux25~12_combout\,
	combout => \ULA|Mux25~13_combout\);

-- Location: LCCOMB_X52_Y25_N4
\ULA|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~14_combout\ = (\ULA|Mux27~5_combout\ & ((\ULA|Mux25~13_combout\ & ((\ULA|Mux25~2_combout\))) # (!\ULA|Mux25~13_combout\ & (!\ULA|a32~32_combout\)))) # (!\ULA|Mux27~5_combout\ & (((\ULA|Mux25~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~32_combout\,
	datab => \ULA|Mux25~2_combout\,
	datac => \ULA|Mux27~5_combout\,
	datad => \ULA|Mux25~13_combout\,
	combout => \ULA|Mux25~14_combout\);

-- Location: LCCOMB_X52_Y25_N16
\ULA|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux25~15_combout\ = (\ULA|Mux25~14_combout\ & !\ULA|Mux27~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Mux25~14_combout\,
	datad => \ULA|Mux27~29_combout\,
	combout => \ULA|Mux25~15_combout\);

-- Location: LCCOMB_X53_Y26_N16
\PC|sr_out[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[6]~5_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux25~15_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(6),
	datab => \ULA|Mux25~15_combout\,
	datad => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	combout => \PC|sr_out[6]~5_combout\);

-- Location: LCFF_X53_Y26_N17
\PC|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[6]~5_combout\,
	sdata => \INST_REG|sr_out\(4),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(6));

-- Location: LCCOMB_X53_Y26_N20
\PC_MUX|m_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[6]~6_combout\ = (\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\ULA_OUT|sr_out\(6))) # (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (\ULA_OUT|sr_out\(6))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\PC|sr_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(6),
	datab => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datac => \PC|sr_out\(6),
	datad => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	combout => \PC_MUX|m_out[6]~6_combout\);

-- Location: LCCOMB_X54_Y24_N6
\DATA_MEM_REG|sr_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~10_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(26),
	combout => \DATA_MEM_REG|sr_out~10_combout\);

-- Location: LCFF_X61_Y28_N15
\INST_REG|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~10_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(26));

-- Location: LCCOMB_X53_Y28_N6
\MULTI_CYCLE_CONTROL|nstate.bgez_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.bgez_st~0_combout\ = (!\INST_REG|sr_out\(28) & (\INST_REG|sr_out\(26) & (\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ & !\INST_REG|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(28),
	datab => \INST_REG|sr_out\(26),
	datac => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.bgez_st~0_combout\);

-- Location: LCFF_X53_Y28_N7
\MULTI_CYCLE_CONTROL|pstate.bgez_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.bgez_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\);

-- Location: LCFF_X50_Y24_N11
\MULTI_CYCLE_CONTROL|pstate.change_pc_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\);

-- Location: LCCOMB_X50_Y24_N10
\MULTI_CYCLE_CONTROL|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|Selector0~0_combout\);

-- Location: LCCOMB_X52_Y26_N10
\ULA|Mux26~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux26~22_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux26~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux26~21_combout\,
	combout => \ULA|Mux26~22_combout\);

-- Location: LCCOMB_X52_Y28_N14
\PC|sr_out[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[5]~4_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux26~22_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux26~22_combout\,
	combout => \PC|sr_out[5]~4_combout\);

-- Location: LCFF_X52_Y28_N15
\PC|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[5]~4_combout\,
	sdata => \INST_REG|sr_out\(3),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(5));

-- Location: LCCOMB_X52_Y28_N30
\PC_MUX|m_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[5]~5_combout\ = (\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\ULA_OUT|sr_out\(5))) # (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (\ULA_OUT|sr_out\(5))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\PC|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(5),
	datab => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datac => \PC|sr_out\(5),
	datad => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	combout => \PC_MUX|m_out[5]~5_combout\);

-- Location: LCCOMB_X56_Y23_N10
\INST_REG|sr_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~2_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(1) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_MEM|altsyncram_component|auto_generated|q_a\(1),
	datac => \rst~combout\,
	combout => \INST_REG|sr_out~2_combout\);

-- Location: LCFF_X53_Y31_N13
\INST_REG|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~2_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(1));

-- Location: LCCOMB_X52_Y31_N0
\ALU_CTRL|alu_ctr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~49_combout\ = (!\INST_REG|sr_out\(5) & (\INST_REG|sr_out\(1) & \ALU_CTRL|alu_ctr~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datac => \INST_REG|sr_out\(1),
	datad => \ALU_CTRL|alu_ctr~74_combout\,
	combout => \ALU_CTRL|alu_ctr~49_combout\);

-- Location: LCCOMB_X52_Y31_N8
\ALU_CTRL|alu_ctr[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~60_combout\ = (!\ALU_CTRL|alu_ctr~49_combout\ & (!\ALU_CTRL|alu_ctr~58_combout\ & !\ALU_CTRL|alu_ctr~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr~49_combout\,
	datac => \ALU_CTRL|alu_ctr~58_combout\,
	datad => \ALU_CTRL|alu_ctr~56_combout\,
	combout => \ALU_CTRL|alu_ctr[2]~60_combout\);

-- Location: LCCOMB_X52_Y31_N24
\ALU_CTRL|alu_ctr[1]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[1]~54_combout\ = (!\ALU_CTRL|alu_ctr~53_combout\ & (((\INST_REG|sr_out\(1) & \INST_REG|sr_out\(0))) # (!\ALU_CTRL|alu_ctr~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(1),
	datab => \INST_REG|sr_out\(0),
	datac => \ALU_CTRL|alu_ctr~52_combout\,
	datad => \ALU_CTRL|alu_ctr~53_combout\,
	combout => \ALU_CTRL|alu_ctr[1]~54_combout\);

-- Location: LCCOMB_X52_Y31_N30
\ALU_CTRL|alu_ctr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr~61_combout\ = (\INST_REG|sr_out\(0) & (\ALU_CTRL|alu_ctr~52_combout\ & \INST_REG|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(0),
	datac => \ALU_CTRL|alu_ctr~52_combout\,
	datad => \INST_REG|sr_out\(1),
	combout => \ALU_CTRL|alu_ctr~61_combout\);

-- Location: LCCOMB_X52_Y31_N28
\ALU_CTRL|alu_ctr[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~62_combout\ = (\ALU_CTRL|alu_ctr[3]~75_combout\ & (\ALU_CTRL|alu_ctr[2]~60_combout\ & (\ALU_CTRL|alu_ctr[1]~54_combout\ & !\ALU_CTRL|alu_ctr~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~75_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~60_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~54_combout\,
	datad => \ALU_CTRL|alu_ctr~61_combout\,
	combout => \ALU_CTRL|alu_ctr[2]~62_combout\);

-- Location: LCCOMB_X51_Y31_N4
\ULA|Mux27~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~29_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ALU_CTRL|alu_ctr[2]~62_combout\ & (!\ALU_CTRL|alu_ctr~73_combout\)) # (!\ALU_CTRL|alu_ctr[2]~62_combout\ & ((\ALU_CTRL|alu_ctr[2]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr~73_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~62_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~76_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux27~29_combout\);

-- Location: LCCOMB_X51_Y28_N6
\ULA|Mux27~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux27~28_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux27~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datad => \ULA|Mux27~27_combout\,
	combout => \ULA|Mux27~28_combout\);

-- Location: LCFF_X51_Y28_N7
\ULA_OUT|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux27~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(4));

-- Location: LCCOMB_X51_Y28_N28
\PC|sr_out[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[4]~3_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux27~28_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(4),
	datad => \ULA|Mux27~28_combout\,
	combout => \PC|sr_out[4]~3_combout\);

-- Location: LCFF_X51_Y28_N29
\PC|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[4]~3_combout\,
	sdata => \INST_REG|sr_out\(2),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(4));

-- Location: LCCOMB_X54_Y23_N30
\PC_MUX|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[4]~4_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (((\ULA_OUT|sr_out\(4))))) # (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\ULA_OUT|sr_out\(4)))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\PC|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datab => \PC|sr_out\(4),
	datac => \ULA_OUT|sr_out\(4),
	datad => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	combout => \PC_MUX|m_out[4]~4_combout\);

-- Location: LCCOMB_X54_Y23_N8
\INST_REG|sr_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~5_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(4) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(4),
	datad => \rst~combout\,
	combout => \INST_REG|sr_out~5_combout\);

-- Location: LCFF_X57_Y28_N21
\INST_REG|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~5_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(4));

-- Location: LCCOMB_X53_Y31_N12
\ALU_CTRL|alu_ctr[2]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~38_combout\ = (\INST_REG|sr_out\(1) & ((\INST_REG|sr_out\(0)) # (\INST_REG|sr_out\(5) $ (\INST_REG|sr_out\(2))))) # (!\INST_REG|sr_out\(1) & ((\INST_REG|sr_out\(2) & (!\INST_REG|sr_out\(5))) # (!\INST_REG|sr_out\(2) & 
-- ((\INST_REG|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(5),
	datab => \INST_REG|sr_out\(0),
	datac => \INST_REG|sr_out\(1),
	datad => \INST_REG|sr_out\(2),
	combout => \ALU_CTRL|alu_ctr[2]~38_combout\);

-- Location: LCCOMB_X53_Y31_N20
\ALU_CTRL|alu_ctr[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~36_combout\ = (\INST_REG|sr_out\(3)) # (\ALU_CTRL|alu_ctr[2]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_REG|sr_out\(3),
	datad => \ALU_CTRL|alu_ctr[2]~38_combout\,
	combout => \ALU_CTRL|alu_ctr[2]~36_combout\);

-- Location: LCCOMB_X53_Y31_N22
\ALU_CTRL|alu_ctr[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~33_combout\ = (\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\ & ((\INST_REG|sr_out\(4)) # (\ALU_CTRL|alu_ctr[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datab => \INST_REG|sr_out\(4),
	datac => \ALU_CTRL|alu_ctr[2]~36_combout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	combout => \ALU_CTRL|alu_ctr[2]~33_combout\);

-- Location: LCCOMB_X52_Y31_N10
\ALU_CTRL|alu_ctr[2]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~76_combout\ = (\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\) # ((\ALU_CTRL|alu_ctr[2]~33_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \ALU_CTRL|alu_ctr[2]~33_combout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	combout => \ALU_CTRL|alu_ctr[2]~76_combout\);

-- Location: LCCOMB_X51_Y31_N16
\ALU_CTRL|alu_ctr[2]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_CTRL|alu_ctr[2]~64_combout\ = (\ALU_CTRL|alu_ctr[2]~62_combout\ & ((!\ALU_CTRL|alu_ctr~73_combout\))) # (!\ALU_CTRL|alu_ctr[2]~62_combout\ & (\ALU_CTRL|alu_ctr[2]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[2]~76_combout\,
	datac => \ALU_CTRL|alu_ctr~73_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~62_combout\,
	combout => \ALU_CTRL|alu_ctr[2]~64_combout\);

-- Location: LCCOMB_X50_Y25_N14
\ULA|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~2_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (!\ORIGAALU|m_out[3]~32_combout\ & (!\ORIGBALU|m_out[3]~45_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ULA|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~32_combout\,
	datab => \ORIGBALU|m_out[3]~45_combout\,
	datac => \ULA|Add1~6_combout\,
	datad => \ALU_CTRL|alu_ctr[3]~72_combout\,
	combout => \ULA|Mux28~2_combout\);

-- Location: LCCOMB_X49_Y27_N16
\ULA|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~18_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\) # ((!\ORIGAALU|m_out[31]~2_combout\ & !\ULA|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|Mux29~17_combout\,
	combout => \ULA|Mux29~18_combout\);

-- Location: LCCOMB_X52_Y28_N20
\PC|sr_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[3]~2_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux28~13_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA|Mux28~13_combout\,
	datad => \ULA_OUT|sr_out\(3),
	combout => \PC|sr_out[3]~2_combout\);

-- Location: LCFF_X52_Y28_N21
\PC|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[3]~2_combout\,
	sdata => \INST_REG|sr_out\(1),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(3));

-- Location: LCCOMB_X52_Y28_N2
\ULA|a32~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~28_combout\ = \ORIGBALU|m_out[3]~45_combout\ $ (((\ORIGAALU|m_out[3]~31_combout\) # ((\PC|sr_out\(3) & !\MULTI_CYCLE_CONTROL|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[3]~31_combout\,
	datab => \PC|sr_out\(3),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGBALU|m_out[3]~45_combout\,
	combout => \ULA|a32~28_combout\);

-- Location: LCCOMB_X51_Y28_N26
\ULA|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~19_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\) # ((\ORIGAALU|m_out[31]~2_combout\ & \ULA|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux29~19_combout\);

-- Location: LCCOMB_X50_Y27_N30
\ULA|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~5_combout\ = (\ULA|Mux29~18_combout\ & ((\ULA|Mux29~19_combout\ & ((\ULA|a32~28_combout\))) # (!\ULA|Mux29~19_combout\ & (\ULA|ShiftLeft0~18_combout\)))) # (!\ULA|Mux29~18_combout\ & (((\ULA|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~18_combout\,
	datab => \ULA|Mux29~18_combout\,
	datac => \ULA|a32~28_combout\,
	datad => \ULA|Mux29~19_combout\,
	combout => \ULA|Mux28~5_combout\);

-- Location: LCCOMB_X59_Y24_N4
\ULA|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~31_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[4]~43_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGBALU|m_out[4]~43_combout\))) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- (\ORIGBALU|m_out[3]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[3]~45_combout\,
	datad => \ORIGBALU|m_out[4]~43_combout\,
	combout => \ULA|ShiftRight1~31_combout\);

-- Location: LCCOMB_X59_Y24_N22
\ULA|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~70_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~39_combout\)) # (!\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~39_combout\,
	datac => \ULA|ShiftRight1~32_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~70_combout\);

-- Location: LCCOMB_X50_Y27_N18
\ULA|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~3_combout\ = (\ULA|Mux29~12_combout\ & (((!\ULA|Mux29~13_combout\)))) # (!\ULA|Mux29~12_combout\ & ((\ULA|Mux29~13_combout\ & (\ULA|ShiftRight1~31_combout\)) # (!\ULA|Mux29~13_combout\ & ((\ULA|ShiftRight0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|ShiftRight1~31_combout\,
	datac => \ULA|Mux29~13_combout\,
	datad => \ULA|ShiftRight0~70_combout\,
	combout => \ULA|Mux28~3_combout\);

-- Location: LCCOMB_X59_Y24_N12
\ULA|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~33_combout\ = (\ORIGAALU|m_out[0]~0_combout\ & (((\ORIGBALU|m_out[6]~39_combout\)))) # (!\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGAALU|m_out[0]~37_combout\ & (\ORIGBALU|m_out[6]~39_combout\)) # (!\ORIGAALU|m_out[0]~37_combout\ & 
-- ((\ORIGBALU|m_out[5]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~0_combout\,
	datab => \ORIGAALU|m_out[0]~37_combout\,
	datac => \ORIGBALU|m_out[6]~39_combout\,
	datad => \ORIGBALU|m_out[5]~41_combout\,
	combout => \ULA|ShiftRight1~33_combout\);

-- Location: LCCOMB_X50_Y27_N12
\ULA|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~4_combout\ = (\ULA|Mux29~12_combout\ & ((\ULA|Mux28~3_combout\ & ((\ULA|ShiftRight0~75_combout\))) # (!\ULA|Mux28~3_combout\ & (\ULA|ShiftRight1~33_combout\)))) # (!\ULA|Mux29~12_combout\ & (\ULA|Mux28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|Mux28~3_combout\,
	datac => \ULA|ShiftRight1~33_combout\,
	datad => \ULA|ShiftRight0~75_combout\,
	combout => \ULA|Mux28~4_combout\);

-- Location: LCCOMB_X50_Y27_N20
\ULA|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~6_combout\ = (\ULA|Mux29~16_combout\ & ((\ULA|Mux28~5_combout\ & (\ULA|ShiftRight0~123_combout\)) # (!\ULA|Mux28~5_combout\ & ((\ULA|Mux28~4_combout\))))) # (!\ULA|Mux29~16_combout\ & (\ULA|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~16_combout\,
	datab => \ULA|Mux28~5_combout\,
	datac => \ULA|ShiftRight0~123_combout\,
	datad => \ULA|Mux28~4_combout\,
	combout => \ULA|Mux28~6_combout\);

-- Location: LCCOMB_X50_Y25_N30
\ULA|Mux29~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~26_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & ((\ORIGAALU|m_out[4]~30_combout\) # (\ORIGAALU|m_out[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[4]~30_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux29~26_combout\);

-- Location: LCCOMB_X50_Y25_N0
\ULA|Mux29~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~27_combout\ = (\ULA|Mux29~25_combout\ & (((!\ULA|Add2~8_combout\ & !\ULA|ShiftRight0~29_combout\)) # (!\ULA|Mux29~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~25_combout\,
	datab => \ULA|Mux29~26_combout\,
	datac => \ULA|Add2~8_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux29~27_combout\);

-- Location: LCCOMB_X50_Y25_N24
\ULA|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~9_combout\ = (\ULA|Mux29~26_combout\ & (\ULA|ShiftLeft1~12_combout\ & ((\ULA|Mux29~27_combout\)))) # (!\ULA|Mux29~26_combout\ & (((\ULA|Add0~7_combout\) # (!\ULA|Mux29~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~12_combout\,
	datab => \ULA|Mux29~26_combout\,
	datac => \ULA|Add0~7_combout\,
	datad => \ULA|Mux29~27_combout\,
	combout => \ULA|Mux28~9_combout\);

-- Location: LCCOMB_X59_Y24_N8
\ULA|ShiftRight1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~74_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~39_combout\))) # (!\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~32_combout\,
	datad => \ULA|ShiftRight1~39_combout\,
	combout => \ULA|ShiftRight1~74_combout\);

-- Location: LCCOMB_X59_Y24_N2
\ULA|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~7_combout\ = (\ULA|ShiftLeft0~119_combout\ & ((\ULA|ShiftRight1~74_combout\) # ((\ULA|Mux29~22_combout\)))) # (!\ULA|ShiftLeft0~119_combout\ & (((\ULA|ShiftRight1~31_combout\ & !\ULA|Mux29~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft0~119_combout\,
	datab => \ULA|ShiftRight1~74_combout\,
	datac => \ULA|ShiftRight1~31_combout\,
	datad => \ULA|Mux29~22_combout\,
	combout => \ULA|Mux28~7_combout\);

-- Location: LCCOMB_X59_Y24_N16
\ULA|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~8_combout\ = (\ULA|Mux28~7_combout\ & (((\ULA|ShiftRight1~77_combout\) # (!\ULA|Mux29~22_combout\)))) # (!\ULA|Mux28~7_combout\ & (\ULA|ShiftRight1~33_combout\ & ((\ULA|Mux29~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~33_combout\,
	datab => \ULA|Mux28~7_combout\,
	datac => \ULA|ShiftRight1~77_combout\,
	datad => \ULA|Mux29~22_combout\,
	combout => \ULA|Mux28~8_combout\);

-- Location: LCCOMB_X50_Y25_N10
\ULA|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~10_combout\ = (\ULA|Mux29~25_combout\ & (((\ULA|Mux28~9_combout\)))) # (!\ULA|Mux29~25_combout\ & ((\ULA|Mux28~9_combout\ & ((\ULA|Mux28~8_combout\))) # (!\ULA|Mux28~9_combout\ & (\ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~25_combout\,
	datab => \ULA|Mux12~3_combout\,
	datac => \ULA|Mux28~9_combout\,
	datad => \ULA|Mux28~8_combout\,
	combout => \ULA|Mux28~10_combout\);

-- Location: LCCOMB_X50_Y25_N18
\ULA|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~14_combout\ = (\ULA|Mux28~10_combout\ & (((\ORIGAALU|m_out[31]~2_combout\) # (!\ULA|ShiftLeft0~16_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ULA|ShiftLeft0~16_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|Mux28~10_combout\,
	combout => \ULA|Mux28~14_combout\);

-- Location: LCCOMB_X50_Y25_N4
\ULA|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~11_combout\ = (\ULA|Mux29~38_combout\ & ((\ULA|Mux29~32_combout\ & (\ULA|Mux28~6_combout\)) # (!\ULA|Mux29~32_combout\ & ((\ULA|Mux28~14_combout\))))) # (!\ULA|Mux29~38_combout\ & (((!\ULA|Mux29~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~38_combout\,
	datab => \ULA|Mux28~6_combout\,
	datac => \ULA|Mux29~32_combout\,
	datad => \ULA|Mux28~14_combout\,
	combout => \ULA|Mux28~11_combout\);

-- Location: LCCOMB_X50_Y25_N6
\ULA|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~12_combout\ = (\ULA|Mux29~30_combout\ & (((\ULA|Mux28~11_combout\)))) # (!\ULA|Mux29~30_combout\ & ((\ORIGAALU|m_out[3]~32_combout\ & ((\ORIGBALU|m_out[3]~45_combout\) # (!\ULA|Mux28~11_combout\))) # (!\ORIGAALU|m_out[3]~32_combout\ & 
-- (!\ULA|Mux28~11_combout\ & \ORIGBALU|m_out[3]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~30_combout\,
	datab => \ORIGAALU|m_out[3]~32_combout\,
	datac => \ULA|Mux28~11_combout\,
	datad => \ORIGBALU|m_out[3]~45_combout\,
	combout => \ULA|Mux28~12_combout\);

-- Location: LCCOMB_X50_Y25_N2
\ULA|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux28~13_combout\ = (\ULA|Mux29~11_combout\ & ((\ULA|Mux28~2_combout\) # ((!\ALU_CTRL|alu_ctr[2]~64_combout\ & \ULA|Mux28~12_combout\)))) # (!\ULA|Mux29~11_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~11_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|Mux28~2_combout\,
	datad => \ULA|Mux28~12_combout\,
	combout => \ULA|Mux28~13_combout\);

-- Location: LCFF_X50_Y25_N3
\ULA_OUT|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux28~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(3));

-- Location: LCCOMB_X52_Y28_N12
\PC_MUX|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[3]~3_combout\ = (\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (((\ULA_OUT|sr_out\(3))))) # (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\ULA_OUT|sr_out\(3)))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (\PC|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out\(3),
	datab => \ULA_OUT|sr_out\(3),
	datac => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	combout => \PC_MUX|m_out[3]~3_combout\);

-- Location: LCCOMB_X50_Y24_N6
\INST_REG|sr_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~17_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(16))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datab => \INST_REG|sr_out\(16),
	datac => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(16),
	combout => \INST_REG|sr_out~17_combout\);

-- Location: LCFF_X50_Y24_N9
\INST_REG|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(16));

-- Location: LCCOMB_X57_Y22_N18
\RegDst_MUX|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_MUX|m_out[0]~0_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & ((\INST_REG|sr_out\(11)))) # (!\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\ & (\INST_REG|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datab => \INST_REG|sr_out\(16),
	datad => \INST_REG|sr_out\(11),
	combout => \RegDst_MUX|m_out[0]~0_combout\);

-- Location: LCCOMB_X56_Y24_N20
\BREG|regB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[0]~0_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(11)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datac => \BREG|breg32_rtl_0_bypass\(11),
	datad => \BREG|Equal1~1_combout\,
	combout => \BREG|regB[0]~0_combout\);

-- Location: LCFF_X57_Y24_N9
\B_REG|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regB[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(0));

-- Location: LCCOMB_X54_Y22_N6
\INST_REG|sr_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~0_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(0),
	combout => \INST_REG|sr_out~0_combout\);

-- Location: LCFF_X54_Y22_N23
\DATA_MEM_REG|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \INST_REG|sr_out~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DATA_MEM_REG|sr_out\(0));

-- Location: LCFF_X59_Y26_N21
\ULA_OUT|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(0));

-- Location: LCCOMB_X54_Y22_N22
\MemparaReg_MUX|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[0]~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & (\DATA_MEM_REG|sr_out\(0))) # (!\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\ & ((\ULA_OUT|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \DATA_MEM_REG|sr_out\(0),
	datad => \ULA_OUT|sr_out\(0),
	combout => \MemparaReg_MUX|m_out[0]~0_combout\);

-- Location: LCCOMB_X56_Y24_N28
\MemparaReg_MUX|m_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemparaReg_MUX|m_out[0]~1_combout\ = (\MemparaReg_MUX|m_out[0]~0_combout\) # ((\MULTI_CYCLE_CONTROL|pstate.slti_st~regout\ & \PC|sr_out[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	datac => \MemparaReg_MUX|m_out[0]~0_combout\,
	datad => \PC|sr_out[0]~0_combout\,
	combout => \MemparaReg_MUX|m_out[0]~1_combout\);

-- Location: LCCOMB_X57_Y24_N14
\BREG|regB[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[2]~30_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_0_bypass\(13))) # (!\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_1|auto_generated|ram_block1a2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(13),
	datab => \BREG|breg32_rtl_1|auto_generated|ram_block1a2\,
	datac => \BREG|Equal1~1_combout\,
	datad => \BREG|breg32~45_combout\,
	combout => \BREG|regB[2]~30_combout\);

-- Location: LCFF_X57_Y24_N15
\B_REG|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(2));

-- Location: LCCOMB_X57_Y24_N12
\ORIGBALU|m_out[2]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[2]~46_combout\ = (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & ((\INST_REG|sr_out\(2)))) # (!\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\INST_REG|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(0),
	datac => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datad => \INST_REG|sr_out\(2),
	combout => \ORIGBALU|m_out[2]~46_combout\);

-- Location: LCCOMB_X57_Y24_N28
\ORIGBALU|m_out[2]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORIGBALU|m_out[2]~47_combout\ = (\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (((\ORIGBALU|m_out[2]~46_combout\)))) # (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & (\MULTI_CYCLE_CONTROL|WideOr2~0_combout\ & (\B_REG|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr2~0_combout\,
	datab => \B_REG|sr_out\(2),
	datac => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datad => \ORIGBALU|m_out[2]~46_combout\,
	combout => \ORIGBALU|m_out[2]~47_combout\);

-- Location: LCCOMB_X51_Y31_N14
\ULA|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~10_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (!\ORIGAALU|m_out[2]~34_combout\ & (!\ORIGBALU|m_out[2]~47_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (((\ULA|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[2]~34_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Add1~4_combout\,
	combout => \ULA|Mux29~10_combout\);

-- Location: LCCOMB_X51_Y25_N14
\ULA|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~16_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & !\ALU_CTRL|alu_ctr[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ALU_CTRL|alu_ctr[0]~70_combout\,
	combout => \ULA|Mux29~16_combout\);

-- Location: LCCOMB_X56_Y25_N22
\ULA|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~14_combout\ = (\ULA|Mux29~13_combout\ & (\ULA|ShiftRight1~27_combout\ & (!\ULA|Mux29~12_combout\))) # (!\ULA|Mux29~13_combout\ & (((\ULA|Mux29~12_combout\) # (\ULA|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~27_combout\,
	datab => \ULA|Mux29~13_combout\,
	datac => \ULA|Mux29~12_combout\,
	datad => \ULA|ShiftRight0~58_combout\,
	combout => \ULA|Mux29~14_combout\);

-- Location: LCCOMB_X56_Y25_N12
\ULA|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~15_combout\ = (\ULA|Mux29~12_combout\ & ((\ULA|Mux29~14_combout\ & (\ULA|ShiftRight0~61_combout\)) # (!\ULA|Mux29~14_combout\ & ((\ULA|ShiftRight1~29_combout\))))) # (!\ULA|Mux29~12_combout\ & (\ULA|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~12_combout\,
	datab => \ULA|Mux29~14_combout\,
	datac => \ULA|ShiftRight0~61_combout\,
	datad => \ULA|ShiftRight1~29_combout\,
	combout => \ULA|Mux29~15_combout\);

-- Location: LCCOMB_X56_Y25_N4
\ULA|Mux29~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~21_combout\ = (\ULA|Mux29~20_combout\ & (((\ULA|ShiftRight0~122_combout\)) # (!\ULA|Mux29~16_combout\))) # (!\ULA|Mux29~20_combout\ & (\ULA|Mux29~16_combout\ & ((\ULA|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~20_combout\,
	datab => \ULA|Mux29~16_combout\,
	datac => \ULA|ShiftRight0~122_combout\,
	datad => \ULA|Mux29~15_combout\,
	combout => \ULA|Mux29~21_combout\);

-- Location: LCCOMB_X57_Y24_N16
\ULA|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~27_combout\ = (\ORIGAALU|m_out[0]~37_combout\ & (((\ORIGBALU|m_out[3]~45_combout\)))) # (!\ORIGAALU|m_out[0]~37_combout\ & ((\ORIGAALU|m_out[0]~0_combout\ & ((\ORIGBALU|m_out[3]~45_combout\))) # (!\ORIGAALU|m_out[0]~0_combout\ & 
-- (\ORIGBALU|m_out[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[0]~37_combout\,
	datab => \ORIGBALU|m_out[2]~47_combout\,
	datac => \ORIGAALU|m_out[0]~0_combout\,
	datad => \ORIGBALU|m_out[3]~45_combout\,
	combout => \ULA|ShiftRight1~27_combout\);

-- Location: LCCOMB_X58_Y30_N16
\ULA|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~64_combout\ = (\ORIGAALU|m_out[1]~36_combout\ & (\ULA|ShiftRight1~24_combout\)) # (!\ORIGAALU|m_out[1]~36_combout\ & ((\ULA|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[1]~36_combout\,
	datac => \ULA|ShiftRight1~24_combout\,
	datad => \ULA|ShiftRight1~28_combout\,
	combout => \ULA|ShiftRight1~64_combout\);

-- Location: LCCOMB_X56_Y30_N22
\ULA|Mux29~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~23_combout\ = (\ULA|Mux29~22_combout\ & (((\ULA|ShiftLeft0~119_combout\)))) # (!\ULA|Mux29~22_combout\ & ((\ULA|ShiftLeft0~119_combout\ & ((\ULA|ShiftRight1~64_combout\))) # (!\ULA|ShiftLeft0~119_combout\ & (\ULA|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~22_combout\,
	datab => \ULA|ShiftRight1~27_combout\,
	datac => \ULA|ShiftRight1~64_combout\,
	datad => \ULA|ShiftLeft0~119_combout\,
	combout => \ULA|Mux29~23_combout\);

-- Location: LCCOMB_X57_Y26_N6
\ULA|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight1~67_combout\ = (\ORIGAALU|m_out[2]~34_combout\ & (\ULA|ShiftRight1~65_combout\)) # (!\ORIGAALU|m_out[2]~34_combout\ & ((\ULA|ShiftRight1~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|ShiftRight1~65_combout\,
	datad => \ULA|ShiftRight1~66_combout\,
	combout => \ULA|ShiftRight1~67_combout\);

-- Location: LCCOMB_X57_Y26_N20
\ULA|Mux29~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~24_combout\ = (\ULA|Mux29~22_combout\ & ((\ULA|Mux29~23_combout\ & ((\ULA|ShiftRight1~67_combout\))) # (!\ULA|Mux29~23_combout\ & (\ULA|ShiftRight1~29_combout\)))) # (!\ULA|Mux29~22_combout\ & (((\ULA|Mux29~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~29_combout\,
	datab => \ULA|Mux29~22_combout\,
	datac => \ULA|Mux29~23_combout\,
	datad => \ULA|ShiftRight1~67_combout\,
	combout => \ULA|Mux29~24_combout\);

-- Location: LCCOMB_X50_Y25_N22
\ULA|Mux29~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~28_combout\ = (\ULA|Mux29~26_combout\ & (\ULA|ShiftLeft1~10_combout\ & ((\ULA|Mux29~27_combout\)))) # (!\ULA|Mux29~26_combout\ & (((\ULA|Add0~5_combout\) # (!\ULA|Mux29~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftLeft1~10_combout\,
	datab => \ULA|Mux29~26_combout\,
	datac => \ULA|Add0~5_combout\,
	datad => \ULA|Mux29~27_combout\,
	combout => \ULA|Mux29~28_combout\);

-- Location: LCCOMB_X50_Y25_N12
\ULA|Mux29~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~29_combout\ = (\ULA|Mux29~25_combout\ & (((\ULA|Mux29~28_combout\)))) # (!\ULA|Mux29~25_combout\ & ((\ULA|Mux29~28_combout\ & ((\ULA|Mux29~24_combout\))) # (!\ULA|Mux29~28_combout\ & (\ULA|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~25_combout\,
	datab => \ULA|Mux13~3_combout\,
	datac => \ULA|Mux29~24_combout\,
	datad => \ULA|Mux29~28_combout\,
	combout => \ULA|Mux29~29_combout\);

-- Location: LCCOMB_X50_Y25_N8
\ULA|Mux29~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~37_combout\ = (\ULA|Mux29~29_combout\ & (((\ORIGAALU|m_out[31]~2_combout\) # (!\ULA|ShiftLeft0~16_combout\)) # (!\ALU_CTRL|alu_ctr[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ULA|ShiftLeft0~16_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|Mux29~29_combout\,
	combout => \ULA|Mux29~37_combout\);

-- Location: LCCOMB_X49_Y25_N0
\ULA|Mux29~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~31_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & (((\ALU_CTRL|alu_ctr[0]~70_combout\) # (!\ULA|ShiftRight0~29_combout\)) # (!\ORIGAALU|m_out[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ULA|ShiftRight0~29_combout\,
	combout => \ULA|Mux29~31_combout\);

-- Location: LCCOMB_X49_Y25_N8
\ULA|Mux29~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~38_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux29~31_combout\))) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datad => \ULA|Mux29~31_combout\,
	combout => \ULA|Mux29~38_combout\);

-- Location: LCCOMB_X50_Y25_N26
\ULA|Mux29~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~33_combout\ = (\ULA|Mux29~32_combout\ & (\ULA|Mux29~21_combout\ & ((\ULA|Mux29~38_combout\)))) # (!\ULA|Mux29~32_combout\ & (((\ULA|Mux29~37_combout\) # (!\ULA|Mux29~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~32_combout\,
	datab => \ULA|Mux29~21_combout\,
	datac => \ULA|Mux29~37_combout\,
	datad => \ULA|Mux29~38_combout\,
	combout => \ULA|Mux29~33_combout\);

-- Location: LCCOMB_X50_Y25_N28
\ULA|Mux29~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~34_combout\ = (\ULA|Mux29~30_combout\ & (((\ULA|Mux29~33_combout\)))) # (!\ULA|Mux29~30_combout\ & ((\ORIGBALU|m_out[2]~47_combout\ & ((\ORIGAALU|m_out[2]~34_combout\) # (!\ULA|Mux29~33_combout\))) # (!\ORIGBALU|m_out[2]~47_combout\ & 
-- (\ORIGAALU|m_out[2]~34_combout\ & !\ULA|Mux29~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[2]~47_combout\,
	datab => \ORIGAALU|m_out[2]~34_combout\,
	datac => \ULA|Mux29~30_combout\,
	datad => \ULA|Mux29~33_combout\,
	combout => \ULA|Mux29~34_combout\);

-- Location: LCCOMB_X50_Y25_N16
\ULA|Mux29~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux29~35_combout\ = (\ULA|Mux29~11_combout\ & ((\ULA|Mux29~10_combout\) # ((!\ALU_CTRL|alu_ctr[2]~64_combout\ & \ULA|Mux29~34_combout\)))) # (!\ULA|Mux29~11_combout\ & (((!\ALU_CTRL|alu_ctr[2]~64_combout\ & \ULA|Mux29~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~11_combout\,
	datab => \ULA|Mux29~10_combout\,
	datac => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datad => \ULA|Mux29~34_combout\,
	combout => \ULA|Mux29~35_combout\);

-- Location: LCFF_X50_Y25_N17
\ULA_OUT|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux29~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(2));

-- Location: LCCOMB_X54_Y23_N28
\PC_MUX|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[2]~2_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (\ULA_OUT|sr_out\(2))) # (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\ULA_OUT|sr_out\(2))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\PC|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datab => \ULA_OUT|sr_out\(2),
	datac => \PC|sr_out\(2),
	datad => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	combout => \PC_MUX|m_out[2]~2_combout\);

-- Location: LCCOMB_X54_Y24_N28
\DATA_MEM_REG|sr_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~13_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(29),
	combout => \DATA_MEM_REG|sr_out~13_combout\);

-- Location: LCFF_X61_Y28_N5
\INST_REG|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~13_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(29));

-- Location: LCCOMB_X61_Y28_N16
\MULTI_CYCLE_CONTROL|nstate.writemem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.writemem_st~0_combout\ = (\MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\ & \INST_REG|sr_out\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.writemem_st~0_combout\);

-- Location: LCFF_X61_Y28_N17
\MULTI_CYCLE_CONTROL|pstate.writemem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.writemem_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\);

-- Location: LCCOMB_X54_Y28_N10
\PC_MUX|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[1]~1_combout\ = (\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (((\ULA_OUT|sr_out\(1))))) # (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\ULA_OUT|sr_out\(1)))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (\PC|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datac => \PC|sr_out\(1),
	datad => \ULA_OUT|sr_out\(1),
	combout => \PC_MUX|m_out[1]~1_combout\);

-- Location: LCCOMB_X54_Y23_N20
\DATA_MEM_REG|sr_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~12_combout\ = (\INST_MEM|altsyncram_component|auto_generated|q_a\(28) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \INST_MEM|altsyncram_component|auto_generated|q_a\(28),
	datad => \rst~combout\,
	combout => \DATA_MEM_REG|sr_out~12_combout\);

-- Location: LCFF_X54_Y24_N7
\INST_REG|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~12_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(28));

-- Location: LCCOMB_X61_Y28_N24
\MULTI_CYCLE_CONTROL|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector0~1_combout\ = (\INST_REG|sr_out\(27) & (!\INST_REG|sr_out\(28) & \INST_REG|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INST_REG|sr_out\(27),
	datac => \INST_REG|sr_out\(28),
	datad => \INST_REG|sr_out\(26),
	combout => \MULTI_CYCLE_CONTROL|Selector0~1_combout\);

-- Location: LCFF_X61_Y28_N29
\INST_REG|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~15_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(31));

-- Location: LCCOMB_X61_Y28_N28
\MULTI_CYCLE_CONTROL|nstate.readmem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\ = (\MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\ & (\MULTI_CYCLE_CONTROL|Selector0~1_combout\ & (\INST_REG|sr_out\(31) & !\INST_REG|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|Selector0~1_combout\,
	datac => \INST_REG|sr_out\(31),
	datad => \INST_REG|sr_out\(30),
	combout => \MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\);

-- Location: LCCOMB_X61_Y28_N10
\MULTI_CYCLE_CONTROL|nstate.readmem_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.readmem_st~1_combout\ = (\MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\ & !\INST_REG|sr_out\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|nstate.readmem_st~0_combout\,
	datad => \INST_REG|sr_out\(29),
	combout => \MULTI_CYCLE_CONTROL|nstate.readmem_st~1_combout\);

-- Location: LCFF_X56_Y28_N11
\MULTI_CYCLE_CONTROL|pstate.readmem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MULTI_CYCLE_CONTROL|nstate.readmem_st~1_combout\,
	aclr => \rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\);

-- Location: LCCOMB_X54_Y22_N28
\PC_MUX|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_MUX|m_out[0]~0_combout\ = (\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & (((\ULA_OUT|sr_out\(0))))) # (!\MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\ & ((\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & ((\ULA_OUT|sr_out\(0)))) # 
-- (!\MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\ & (\PC|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.writemem_st~regout\,
	datab => \PC|sr_out\(0),
	datac => \MULTI_CYCLE_CONTROL|pstate.readmem_st~regout\,
	datad => \ULA_OUT|sr_out\(0),
	combout => \PC_MUX|m_out[0]~0_combout\);

-- Location: LCCOMB_X50_Y24_N26
\INST_REG|sr_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out~19_combout\ = (!\rst~combout\ & ((\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & (\INST_REG|sr_out\(18))) # (!\MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\ & ((\INST_MEM|altsyncram_component|auto_generated|q_a\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.fetch_st~regout\,
	datab => \rst~combout\,
	datac => \INST_REG|sr_out\(18),
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(18),
	combout => \INST_REG|sr_out~19_combout\);

-- Location: LCFF_X50_Y24_N27
\INST_REG|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(18));

-- Location: LCCOMB_X57_Y22_N8
\BREG|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|Equal1~0_combout\ = (!\INST_REG|sr_out\(17) & (!\INST_REG|sr_out\(18) & (!\INST_REG|sr_out\(19) & !\INST_REG|sr_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(17),
	datab => \INST_REG|sr_out\(18),
	datac => \INST_REG|sr_out\(19),
	datad => \INST_REG|sr_out\(16),
	combout => \BREG|Equal1~0_combout\);

-- Location: LCCOMB_X56_Y22_N22
\BREG|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|Equal1~1_combout\ = (\BREG|Equal1~0_combout\ & !\INST_REG|sr_out\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BREG|Equal1~0_combout\,
	datad => \INST_REG|sr_out\(20),
	combout => \BREG|Equal1~1_combout\);

-- Location: LCFF_X51_Y25_N25
\BREG|breg32_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(29));

-- Location: LCCOMB_X58_Y24_N22
\BREG|regB[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regB[18]~14_combout\ = (!\BREG|Equal1~1_combout\ & ((\BREG|breg32~45_combout\ & ((\BREG|breg32_rtl_0_bypass\(29)))) # (!\BREG|breg32~45_combout\ & (\BREG|breg32_rtl_1|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~45_combout\,
	datab => \BREG|Equal1~1_combout\,
	datac => \BREG|breg32_rtl_1|auto_generated|ram_block1a18\,
	datad => \BREG|breg32_rtl_0_bypass\(29),
	combout => \BREG|regB[18]~14_combout\);

-- Location: LCFF_X58_Y24_N23
\B_REG|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regB[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_REG|sr_out\(18));

-- Location: LCCOMB_X54_Y23_N18
\DATA_MEM_REG|sr_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATA_MEM_REG|sr_out~11_combout\ = (!\rst~combout\ & \INST_MEM|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \INST_MEM|altsyncram_component|auto_generated|q_a\(27),
	combout => \DATA_MEM_REG|sr_out~11_combout\);

-- Location: LCFF_X54_Y24_N29
\INST_REG|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \DATA_MEM_REG|sr_out~11_combout\,
	sload => VCC,
	ena => \INST_REG|sr_out[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(27));

-- Location: LCCOMB_X61_Y28_N0
\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ = (!\INST_REG|sr_out\(31) & (!\INST_REG|sr_out\(27) & (\MULTI_CYCLE_CONTROL|pstate.decode_st~regout\ & !\INST_REG|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(31),
	datab => \INST_REG|sr_out\(27),
	datac => \MULTI_CYCLE_CONTROL|pstate.decode_st~regout\,
	datad => \INST_REG|sr_out\(30),
	combout => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\);

-- Location: LCCOMB_X53_Y28_N8
\MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0_combout\ = (!\INST_REG|sr_out\(29) & (\MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\ & \INST_REG|sr_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(29),
	datab => \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0_combout\,
	datad => \INST_REG|sr_out\(28),
	combout => \MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0_combout\);

-- Location: LCFF_X53_Y28_N9
\MULTI_CYCLE_CONTROL|pstate.branch_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\);

-- Location: LCCOMB_X53_Y28_N28
\MULTI_CYCLE_CONTROL|WideOr3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr3~combout\ = (\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\) # (!\MULTI_CYCLE_CONTROL|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~0_combout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr3~combout\);

-- Location: LCCOMB_X61_Y27_N28
\ULA|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~21_combout\ = (!\ORIGBALU|m_out[0]~2_combout\ & (!\ORIGAALU|m_out[0]~0_combout\ & ((\MULTI_CYCLE_CONTROL|WideOr3~combout\) # (!\PC|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \PC|sr_out\(0),
	datac => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	datad => \ORIGAALU|m_out[0]~0_combout\,
	combout => \ULA|Mux31~21_combout\);

-- Location: LCCOMB_X60_Y27_N26
\ULA|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~18_combout\ = (\ALU_CTRL|alu_ctr[0]~70_combout\ & (((\ULA|Add0~1_combout\ & !\ALU_CTRL|alu_ctr[2]~64_combout\)))) # (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Mux31~21_combout\ & ((\ALU_CTRL|alu_ctr[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ULA|Mux31~21_combout\,
	datac => \ULA|Add0~1_combout\,
	datad => \ALU_CTRL|alu_ctr[2]~64_combout\,
	combout => \ULA|Mux31~18_combout\);

-- Location: LCCOMB_X61_Y25_N0
\ULA|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~30_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~5_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|ShiftRight1~6_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ULA|ShiftRight1~5_combout\,
	combout => \ULA|ShiftRight0~30_combout\);

-- Location: LCCOMB_X61_Y25_N30
\ULA|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~32_combout\ = (!\MULTI_CYCLE_CONTROL|WideOr1~combout\ & ((\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~30_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	datab => \ULA|ShiftRight0~30_combout\,
	datac => \ULA|Add2~4_combout\,
	datad => \ULA|ShiftRight0~31_combout\,
	combout => \ULA|ShiftRight0~32_combout\);

-- Location: LCCOMB_X61_Y25_N12
\ULA|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~33_combout\ = (\ULA|ShiftRight1~4_combout\) # (\ULA|ShiftRight0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|ShiftRight1~4_combout\,
	datad => \ULA|ShiftRight0~32_combout\,
	combout => \ULA|ShiftRight0~33_combout\);

-- Location: LCCOMB_X61_Y27_N14
\ULA|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~35_combout\ = (\ULA|ShiftRight1~4_combout\) # ((\ULA|ShiftRight0~34_combout\ & !\MULTI_CYCLE_CONTROL|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~4_combout\,
	datac => \ULA|ShiftRight0~34_combout\,
	datad => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	combout => \ULA|ShiftRight0~35_combout\);

-- Location: LCCOMB_X59_Y29_N14
\ULA|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~36_combout\ = (\ULA|Add2~2_combout\ & ((\ULA|ShiftRight1~16_combout\))) # (!\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~17_combout\,
	datac => \ULA|ShiftRight1~16_combout\,
	datad => \ULA|Add2~2_combout\,
	combout => \ULA|ShiftRight0~36_combout\);

-- Location: LCCOMB_X60_Y27_N18
\ULA|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~37_combout\ = (\ULA|Add2~4_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight0~35_combout\))) # (!\ULA|Add2~4_combout\ & (((\ULA|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~35_combout\,
	datad => \ULA|ShiftRight0~36_combout\,
	combout => \ULA|ShiftRight0~37_combout\);

-- Location: LCCOMB_X60_Y27_N4
\ULA|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|ShiftRight0~38_combout\ = (\ULA|Add2~6_combout\ & (\ORIGBALU|m_out[31]~49_combout\ & (\ULA|ShiftRight0~33_combout\))) # (!\ULA|Add2~6_combout\ & (((\ULA|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[31]~49_combout\,
	datab => \ULA|ShiftRight0~33_combout\,
	datac => \ULA|ShiftRight0~37_combout\,
	datad => \ULA|Add2~6_combout\,
	combout => \ULA|ShiftRight0~38_combout\);

-- Location: LCCOMB_X61_Y27_N4
\ULA|a32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~2_combout\ = (\ULA|Add2~2_combout\ & (\ULA|ShiftRight1~27_combout\)) # (!\ULA|Add2~2_combout\ & (((\ORIGBALU|m_out[1]~48_combout\ & \ORIGAALU|m_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~27_combout\,
	datab => \ORIGBALU|m_out[1]~48_combout\,
	datac => \ULA|Add2~2_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|a32~2_combout\);

-- Location: LCCOMB_X60_Y27_N22
\ULA|a32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~3_combout\ = (\ULA|Add2~4_combout\ & (\ULA|ShiftRight0~42_combout\)) # (!\ULA|Add2~4_combout\ & ((\ULA|a32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Add2~4_combout\,
	datac => \ULA|ShiftRight0~42_combout\,
	datad => \ULA|a32~2_combout\,
	combout => \ULA|a32~3_combout\);

-- Location: LCCOMB_X60_Y27_N0
\ULA|a32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~4_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~3_combout\) # ((\ORIGBALU|m_out[0]~2_combout\ & \ULA|ShiftLeft1~7_combout\)))) # (!\ORIGAALU|m_out[31]~2_combout\ & (\ORIGBALU|m_out[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \ULA|ShiftLeft1~7_combout\,
	datac => \ORIGAALU|m_out[31]~2_combout\,
	datad => \ULA|a32~3_combout\,
	combout => \ULA|a32~4_combout\);

-- Location: LCCOMB_X60_Y27_N30
\ULA|a32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~5_combout\ = (\ULA|Add2~6_combout\ & ((\ORIGAALU|m_out[31]~2_combout\ & (\ULA|ShiftRight0~41_combout\)) # (!\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|a32~4_combout\))))) # (!\ULA|Add2~6_combout\ & (((\ULA|a32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add2~6_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|ShiftRight0~41_combout\,
	datad => \ULA|a32~4_combout\,
	combout => \ULA|a32~5_combout\);

-- Location: LCCOMB_X60_Y27_N24
\ULA|a32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|a32~6_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & ((\ULA|Add2~8_combout\ & (\ULA|ShiftRight0~38_combout\)) # (!\ULA|Add2~8_combout\ & ((\ULA|a32~5_combout\))))) # (!\ORIGAALU|m_out[31]~2_combout\ & (((\ULA|a32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ULA|Add2~8_combout\,
	datac => \ULA|ShiftRight0~38_combout\,
	datad => \ULA|a32~5_combout\,
	combout => \ULA|a32~6_combout\);

-- Location: LCCOMB_X60_Y27_N28
\ULA|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~17_combout\ = (!\ALU_CTRL|alu_ctr[0]~70_combout\ & (!\ALU_CTRL|alu_ctr[2]~64_combout\ & (\ULA|a32~6_combout\ & !\ULA|a32~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datab => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datac => \ULA|a32~6_combout\,
	datad => \ULA|a32~8_combout\,
	combout => \ULA|Mux31~17_combout\);

-- Location: LCCOMB_X60_Y27_N16
\ULA|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~19_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux31~18_combout\) # (\ULA|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux31~18_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|Mux31~17_combout\,
	combout => \ULA|Mux31~19_combout\);

-- Location: LCCOMB_X59_Y27_N16
\ULA|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~8_combout\ = (!\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ORIGBALU|m_out[0]~2_combout\ & ((\ALU_CTRL|alu_ctr[0]~70_combout\) # (\ORIGAALU|m_out[0]~1_combout\))) # (!\ORIGBALU|m_out[0]~2_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & 
-- \ORIGAALU|m_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|Mux31~8_combout\);

-- Location: LCCOMB_X61_Y27_N12
\ULA|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~9_combout\ = (\ORIGAALU|m_out[31]~2_combout\ & (\ORIGBALU|m_out[0]~2_combout\)) # (!\ORIGAALU|m_out[31]~2_combout\ & ((\ORIGAALU|m_out[0]~1_combout\ & ((\ORIGBALU|m_out[1]~48_combout\))) # (!\ORIGAALU|m_out[0]~1_combout\ & 
-- (\ORIGBALU|m_out[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGBALU|m_out[0]~2_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ORIGBALU|m_out[1]~48_combout\,
	datad => \ORIGAALU|m_out[0]~1_combout\,
	combout => \ULA|Mux31~9_combout\);

-- Location: LCCOMB_X61_Y27_N18
\ULA|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~10_combout\ = (\ULA|Mux31~9_combout\ & ((\ORIGAALU|m_out[31]~2_combout\) # ((\ULA|ShiftRight1~116_combout\ & \ULA|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|ShiftRight1~116_combout\,
	datab => \ORIGAALU|m_out[31]~2_combout\,
	datac => \ULA|Mux31~20_combout\,
	datad => \ULA|Mux31~9_combout\,
	combout => \ULA|Mux31~10_combout\);

-- Location: LCCOMB_X59_Y26_N30
\ULA|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~13_combout\ = (\ULA|Mux31~12_combout\ & (((\ULA|Mux23~0_combout\) # (!\ORIGAALU|m_out[4]~30_combout\)))) # (!\ULA|Mux31~12_combout\ & (\ULA|ShiftRight1~19_combout\ & (\ORIGAALU|m_out[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~12_combout\,
	datab => \ULA|ShiftRight1~19_combout\,
	datac => \ORIGAALU|m_out[4]~30_combout\,
	datad => \ULA|Mux23~0_combout\,
	combout => \ULA|Mux31~13_combout\);

-- Location: LCCOMB_X59_Y26_N8
\ULA|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~14_combout\ = (\ULA|Mux31~10_combout\) # ((!\ORIGAALU|m_out[31]~2_combout\ & (\ALU_CTRL|alu_ctr[1]~63_combout\ & \ULA|Mux31~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ORIGAALU|m_out[31]~2_combout\,
	datab => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datac => \ULA|Mux31~10_combout\,
	datad => \ULA|Mux31~13_combout\,
	combout => \ULA|Mux31~14_combout\);

-- Location: LCCOMB_X59_Y26_N4
\ULA|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~15_combout\ = (!\ULA|a32~0_combout\ & (\ALU_CTRL|alu_ctr[0]~70_combout\ & (\ULA|Mux31~14_combout\ & !\ULA|a32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|a32~0_combout\,
	datab => \ALU_CTRL|alu_ctr[0]~70_combout\,
	datac => \ULA|Mux31~14_combout\,
	datad => \ULA|a32~1_combout\,
	combout => \ULA|Mux31~15_combout\);

-- Location: LCCOMB_X59_Y31_N12
\ULA|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~7_combout\ = (\ALU_CTRL|alu_ctr[1]~63_combout\ & ((\ULA|Mux31~6_combout\) # ((\ULA|Mux27~29_combout\ & \ULA|tmp[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~6_combout\,
	datab => \ULA|Mux27~29_combout\,
	datac => \ALU_CTRL|alu_ctr[1]~63_combout\,
	datad => \ULA|tmp[31]~0_combout\,
	combout => \ULA|Mux31~7_combout\);

-- Location: LCCOMB_X59_Y26_N22
\ULA|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux31~16_combout\ = (\ULA|Mux31~7_combout\) # ((!\ALU_CTRL|alu_ctr[2]~64_combout\ & ((\ULA|Mux31~8_combout\) # (\ULA|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[2]~64_combout\,
	datab => \ULA|Mux31~8_combout\,
	datac => \ULA|Mux31~15_combout\,
	datad => \ULA|Mux31~7_combout\,
	combout => \ULA|Mux31~16_combout\);

-- Location: LCCOMB_X59_Y26_N20
\PC|sr_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[0]~0_combout\ = (\ALU_CTRL|alu_ctr[3]~72_combout\ & (\ULA|Mux31~19_combout\)) # (!\ALU_CTRL|alu_ctr[3]~72_combout\ & ((\ULA|Mux31~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CTRL|alu_ctr[3]~72_combout\,
	datac => \ULA|Mux31~19_combout\,
	datad => \ULA|Mux31~16_combout\,
	combout => \PC|sr_out[0]~0_combout\);

-- Location: LCCOMB_X51_Y26_N4
\PC|sr_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[0]~feeder_combout\ = \PC|sr_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|sr_out[0]~0_combout\,
	combout => \PC|sr_out[0]~feeder_combout\);

-- Location: LCFF_X51_Y26_N5
\PC|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[0]~feeder_combout\,
	sdata => \ULA_OUT|sr_out\(0),
	sclr => \PC|sr_out[0]~29_combout\,
	sload => \MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(0));

-- Location: LCCOMB_X53_Y30_N24
\PC|sr_out[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[9]~8_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux22~12_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux22~12_combout\,
	datab => \ULA_OUT|sr_out\(9),
	datad => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	combout => \PC|sr_out[9]~8_combout\);

-- Location: LCFF_X53_Y30_N25
\PC|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[9]~8_combout\,
	sdata => \INST_REG|sr_out\(7),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(9));

-- Location: LCCOMB_X53_Y26_N12
\PC|sr_out[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[12]~11_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux19~12_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(12),
	datad => \ULA|Mux19~12_combout\,
	combout => \PC|sr_out[12]~11_combout\);

-- Location: LCFF_X53_Y26_N13
\PC|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[12]~11_combout\,
	sdata => \INST_REG|sr_out\(10),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(12));

-- Location: LCCOMB_X53_Y26_N18
\PC|sr_out[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[13]~12_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux18~12_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(13),
	datad => \ULA|Mux18~12_combout\,
	combout => \PC|sr_out[13]~12_combout\);

-- Location: LCFF_X53_Y26_N19
\PC|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[13]~12_combout\,
	sdata => \INST_REG|sr_out\(11),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(13));

-- Location: LCFF_X51_Y27_N9
\ULA_OUT|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux15~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(16));

-- Location: LCCOMB_X51_Y27_N4
\PC|sr_out[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[16]~15_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux15~12_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA|Mux15~12_combout\,
	datad => \ULA_OUT|sr_out\(16),
	combout => \PC|sr_out[16]~15_combout\);

-- Location: LCFF_X51_Y27_N5
\PC|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[16]~15_combout\,
	sdata => \INST_REG|sr_out\(14),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(16));

-- Location: LCFF_X51_Y23_N23
\ULA_OUT|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux12~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(19));

-- Location: LCCOMB_X51_Y23_N16
\PC|sr_out[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[19]~18_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux12~14_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datab => \ULA_OUT|sr_out\(19),
	datad => \ULA|Mux12~14_combout\,
	combout => \PC|sr_out[19]~18_combout\);

-- Location: LCFF_X51_Y23_N17
\PC|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[19]~18_combout\,
	sdata => \INST_REG|sr_out\(17),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(19));

-- Location: LCCOMB_X52_Y23_N16
\PC|sr_out[20]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[20]~19_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux11~16_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(20),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux11~16_combout\,
	combout => \PC|sr_out[20]~19_combout\);

-- Location: LCFF_X52_Y23_N17
\PC|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[20]~19_combout\,
	sdata => \INST_REG|sr_out\(18),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(20));

-- Location: LCCOMB_X52_Y29_N18
\ULA|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ULA|Mux7~15_combout\ = (!\ULA|Mux27~29_combout\ & \ULA|Mux7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux27~29_combout\,
	datac => \ULA|Mux7~14_combout\,
	combout => \ULA|Mux7~15_combout\);

-- Location: LCCOMB_X52_Y22_N10
\PC|sr_out[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[24]~23_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux7~15_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(24),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux7~15_combout\,
	combout => \PC|sr_out[24]~23_combout\);

-- Location: LCFF_X52_Y22_N11
\PC|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[24]~23_combout\,
	sdata => \INST_REG|sr_out\(22),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(24));

-- Location: LCCOMB_X53_Y29_N16
\PC|sr_out[26]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[26]~25_combout\ = (\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA|Mux5~16_combout\))) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA_OUT|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA_OUT|sr_out\(26),
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datad => \ULA|Mux5~16_combout\,
	combout => \PC|sr_out[26]~25_combout\);

-- Location: LCCOMB_X51_Y22_N12
\INST_REG|sr_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \INST_REG|sr_out[24]~feeder_combout\ = \INST_REG|sr_out~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \INST_REG|sr_out~25_combout\,
	combout => \INST_REG|sr_out[24]~feeder_combout\);

-- Location: LCFF_X51_Y22_N13
\INST_REG|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INST_REG|sr_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INST_REG|sr_out\(24));

-- Location: LCFF_X53_Y29_N17
\PC|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[26]~25_combout\,
	sdata => \INST_REG|sr_out\(24),
	sclr => \rst~combout\,
	sload => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(26));

-- Location: LCCOMB_X52_Y26_N20
\PC|sr_out~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out~33_combout\ = (!\PC|sr_out[0]~29_combout\ & ((\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & (\ULA|Mux4~15_combout\)) # (!\MULTI_CYCLE_CONTROL|Selector0~0_combout\ & ((\ULA_OUT|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|sr_out[0]~29_combout\,
	datab => \MULTI_CYCLE_CONTROL|Selector0~0_combout\,
	datac => \ULA|Mux4~15_combout\,
	datad => \ULA_OUT|sr_out\(27),
	combout => \PC|sr_out~33_combout\);

-- Location: LCFF_X52_Y26_N21
\PC|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out~33_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(27));

-- Location: LCCOMB_X51_Y26_N28
\PC|sr_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC|sr_out[29]~feeder_combout\ = \PC|sr_out[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|sr_out[29]~27_combout\,
	combout => \PC|sr_out[29]~feeder_combout\);

-- Location: LCFF_X51_Y26_N29
\PC|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC|sr_out[29]~feeder_combout\,
	sdata => \ULA_OUT|sr_out\(29),
	sclr => \PC|sr_out[0]~29_combout\,
	sload => \MULTI_CYCLE_CONTROL|ALT_INV_Selector0~0_combout\,
	ena => \PC|sr_out[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|sr_out\(29));

-- Location: LCCOMB_X52_Y28_N16
\BREG|regA[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[5]~5_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(16))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal0~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(16),
	datac => \BREG|breg32_rtl_0|auto_generated|ram_block1a5\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[5]~5_combout\);

-- Location: LCFF_X52_Y28_N17
\A_REG|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(5));

-- Location: LCCOMB_X53_Y26_N6
\BREG|regA[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[7]~7_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(18)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a7\,
	datab => \BREG|Equal0~1_combout\,
	datac => \BREG|breg32_rtl_0_bypass\(18),
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[7]~7_combout\);

-- Location: LCFF_X53_Y26_N7
\A_REG|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(7));

-- Location: LCCOMB_X53_Y29_N6
\BREG|regA[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[14]~14_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(25)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a14\,
	datab => \BREG|breg32_rtl_0_bypass\(25),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[14]~14_combout\);

-- Location: LCFF_X53_Y29_N7
\A_REG|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(14));

-- Location: LCCOMB_X53_Y29_N24
\BREG|regA[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[15]~15_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(26)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0|auto_generated|ram_block1a15\,
	datab => \BREG|breg32_rtl_0_bypass\(26),
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[15]~15_combout\);

-- Location: LCFF_X53_Y29_N25
\A_REG|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(15));

-- Location: LCCOMB_X54_Y25_N16
\BREG|regA[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[17]~17_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(28))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32_rtl_0_bypass\(28),
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a17\,
	datac => \BREG|breg32~41_combout\,
	datad => \BREG|Equal0~1_combout\,
	combout => \BREG|regA[17]~17_combout\);

-- Location: LCFF_X54_Y25_N17
\A_REG|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(17));

-- Location: LCCOMB_X58_Y24_N28
\BREG|regA[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[25]~25_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0_bypass\(36))) # (!\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0|auto_generated|ram_block1a25\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal0~1_combout\,
	datab => \BREG|breg32_rtl_0_bypass\(36),
	datac => \BREG|breg32_rtl_0|auto_generated|ram_block1a25\,
	datad => \BREG|breg32~41_combout\,
	combout => \BREG|regA[25]~25_combout\);

-- Location: LCFF_X58_Y26_N9
\A_REG|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \BREG|regA[25]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(25));

-- Location: LCFF_X54_Y24_N27
\BREG|breg32_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MemparaReg_MUX|m_out[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BREG|breg32_rtl_0_bypass\(39));

-- Location: LCCOMB_X54_Y23_N4
\BREG|regA[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[28]~28_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(39)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|Equal0~1_combout\,
	datab => \BREG|breg32~41_combout\,
	datac => \BREG|breg32_rtl_0|auto_generated|ram_block1a28\,
	datad => \BREG|breg32_rtl_0_bypass\(39),
	combout => \BREG|regA[28]~28_combout\);

-- Location: LCFF_X54_Y23_N5
\A_REG|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(28));

-- Location: LCCOMB_X58_Y24_N20
\BREG|regA[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \BREG|regA[31]~31_combout\ = (!\BREG|Equal0~1_combout\ & ((\BREG|breg32~41_combout\ & ((\BREG|breg32_rtl_0_bypass\(42)))) # (!\BREG|breg32~41_combout\ & (\BREG|breg32_rtl_0|auto_generated|ram_block1a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BREG|breg32~41_combout\,
	datab => \BREG|breg32_rtl_0|auto_generated|ram_block1a31\,
	datac => \BREG|Equal0~1_combout\,
	datad => \BREG|breg32_rtl_0_bypass\(42),
	combout => \BREG|regA[31]~31_combout\);

-- Location: LCFF_X58_Y24_N21
\A_REG|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \BREG|regA[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_REG|sr_out\(31));

-- Location: LCCOMB_X59_Y31_N4
\LOG_IMM_MUX|m_out[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LOG_IMM_MUX|m_out[16]~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\ & (!\MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\ & \INST_REG|sr_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st~regout\,
	datab => \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st~regout\,
	datad => \INST_REG|sr_out\(15),
	combout => \LOG_IMM_MUX|m_out[16]~0_combout\);

-- Location: LCCOMB_X61_Y28_N20
\MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\ = (!\INST_REG|sr_out\(28) & (!\INST_REG|sr_out\(26) & (!\INST_REG|sr_out\(31) & !\INST_REG|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INST_REG|sr_out\(28),
	datab => \INST_REG|sr_out\(26),
	datac => \INST_REG|sr_out\(31),
	datad => \INST_REG|sr_out\(30),
	combout => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\);

-- Location: LCCOMB_X60_Y28_N30
\MULTI_CYCLE_CONTROL|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|Selector1~1_combout\ = ((\MULTI_CYCLE_CONTROL|Selector1~0_combout\ & \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\)) # (!\MULTI_CYCLE_CONTROL|WideOr5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|Selector1~0_combout\,
	datab => \MULTI_CYCLE_CONTROL|WideOr5~0_combout\,
	datad => \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0_combout\,
	combout => \MULTI_CYCLE_CONTROL|Selector1~1_combout\);

-- Location: LCFF_X60_Y28_N31
\MULTI_CYCLE_CONTROL|pstate.arith_imm_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MULTI_CYCLE_CONTROL|Selector1~1_combout\,
	aclr => \rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MULTI_CYCLE_CONTROL|pstate.arith_imm_st~regout\);

-- Location: LCCOMB_X56_Y23_N26
\MULTI_CYCLE_CONTROL|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|WideOr4~0_combout\ = (\MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\) # ((\MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\) # (\MULTI_CYCLE_CONTROL|pstate.arith_imm_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	datac => \MULTI_CYCLE_CONTROL|pstate.writereg_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.arith_imm_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\);

-- Location: LCFF_X52_Y26_N11
\ULA_OUT|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux26~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(5));

-- Location: LCFF_X52_Y25_N17
\ULA_OUT|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux25~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(6));

-- Location: LCFF_X50_Y26_N23
\ULA_OUT|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux21~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(10));

-- Location: LCFF_X49_Y26_N1
\ULA_OUT|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(11));

-- Location: LCFF_X52_Y23_N11
\ULA_OUT|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux11~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(20));

-- Location: LCFF_X52_Y29_N19
\ULA_OUT|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux7~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(24));

-- Location: LCFF_X52_Y29_N25
\ULA_OUT|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux6~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(25));

-- Location: LCFF_X52_Y26_N27
\ULA_OUT|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ULA|Mux5~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ULA_OUT|sr_out\(26));

-- Location: LCCOMB_X50_Y24_N12
\MULTI_CYCLE_CONTROL|s_PCin[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MULTI_CYCLE_CONTROL|s_PCin[0]~0_combout\ = (!\MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\ & !\MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MULTI_CYCLE_CONTROL|pstate.branch_ex_st~regout\,
	datad => \MULTI_CYCLE_CONTROL|pstate.change_pc_st~regout\,
	combout => \MULTI_CYCLE_CONTROL|s_PCin[0]~0_combout\);

-- Location: LCCOMB_X51_Y22_N6
\BGEZ_MUX|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BGEZ_MUX|m_out[0]~0_combout\ = (!\ULA|Mux1~10_combout\ & (\pc_temp~10_combout\ & \pc_temp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~10_combout\,
	datac => \pc_temp~10_combout\,
	datad => \pc_temp~5_combout\,
	combout => \BGEZ_MUX|m_out[0]~0_combout\);

-- Location: LCCOMB_X50_Y24_N22
\BGEZ_MUX|m_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BGEZ_MUX|m_out[0]~1_combout\ = (\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\ & ((\INST_REG|sr_out\(16) $ (\ORIGAALU|m_out[31]~2_combout\)))) # (!\MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\ & (\BGEZ_MUX|m_out[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	datab => \BGEZ_MUX|m_out[0]~0_combout\,
	datac => \INST_REG|sr_out\(16),
	datad => \ORIGAALU|m_out[31]~2_combout\,
	combout => \BGEZ_MUX|m_out[0]~1_combout\);

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(0));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(1));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(2));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(3));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(4));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(6));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(7));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(8));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(9));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(10));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(11));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(12));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(13));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(14));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(15));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(16));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(17));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(18));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(19));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(20));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(21));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(22));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(23));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(24));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(25));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(26));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(27));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(28));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(29));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(30));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_pc_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_pc_out(31));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(0));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(1));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(2));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(3));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(4));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(5));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(6));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_in[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC_MUX|m_out[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_in(7));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(0));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(1));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(2));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(3));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(4));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(5));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(6));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(7));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(8));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(9));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(10));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(11));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(12));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(13));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(14));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(15));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(16));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(17));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(18));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(19));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(20));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(21));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(22));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(23));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(24));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(25));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(26));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(27));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(28));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(29));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(30));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_inst_mem_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_MEM|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_inst_mem_out(31));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(0));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(1));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(2));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(3));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(4));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(5));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(6));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(7));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(8));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(9));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(10));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(11));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(12));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(13));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(14));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(15));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(16));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(17));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(18));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(19));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(20));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(21));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(22));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(23));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(24));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(25));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(26));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(27));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(28));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(29));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(30));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_a_aux[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \A_REG|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_a_aux(31));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(0));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(1));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(2));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(3));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(4));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(5));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(6));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(7));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(8));

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(9));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(10));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(11));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(12));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(13));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(14));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(15));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(16));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(17));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(18));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(19));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(20));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(21));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(22));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(23));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(24));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(25));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(26));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(27));

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(28));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(29));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(30));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_log_imm_mux_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LOG_IMM_MUX|m_out[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_log_imm_mux_out(31));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(0));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux30~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(1));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux29~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(2));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux28~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux27~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(4));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux26~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux25~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(6));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux24~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(7));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux23~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(8));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux22~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(9));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux21~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(10));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(11));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux19~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(12));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux18~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(13));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux17~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(14));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux16~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(15));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux15~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(16));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux14~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(17));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux13~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(18));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux12~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(19));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux11~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(20));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux10~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(21));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux9~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(22));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux8~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(23));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux7~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(24));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux6~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(25));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux5~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(26));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux4~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(27));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out[28]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(28));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(29));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA|Mux1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(30));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PC|sr_out[31]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out(31));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_log_imm~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|ALT_INV_s_log_imm~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_log_imm);

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_wr_breg~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_wr_breg);

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(0));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(1));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(2));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(3));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(4));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(6));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(7));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(8));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(9));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(10));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(11));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(12));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(13));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(14));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(15));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(16));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(17));

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(18));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(19));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(20));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(21));

-- Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(22));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(23));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(24));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(25));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(26));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(27));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(28));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(29));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(30));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_out_buf[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ULA_OUT|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_out_buf(31));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(0));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(1));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(3));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(4));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(5));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(6));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(7));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(8));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(9));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(10));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(11));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(12));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(13));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(14));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(15));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(16));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(17));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(18));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(19));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(20));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(21));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(22));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(23));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(24));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(25));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(26));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(27));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(28));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(29));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(30));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_mem_para_reg_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemparaReg_MUX|m_out[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_mem_para_reg_out(31));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(0));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(1));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(2));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(3));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(4));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(5));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(6));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(7));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(8));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(9));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(10));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(11));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(12));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(13));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(14));

-- Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(15));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(16));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(17));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(18));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(19));

-- Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(20));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(21));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(22));

-- Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(23));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(24));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(25));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(26));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(27));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(28));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(29));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(30));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_out(31));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(0));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(1));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(2));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(4));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(5));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(6));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(7));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(8));

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(9));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(10));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(11));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(12));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(13));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(14));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(15));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(16));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(17));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(18));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(19));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(20));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(21));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(22));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(23));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(24));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(25));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(26));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(27));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(28));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(29));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(30));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_decode_inst_mem[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_decode_inst_mem(31));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_wr_ir~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_wr_ir);

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_aluAin~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_aluAin);

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_datareg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|pstate.ldreg_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_datareg(0));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_datareg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|pstate.slti_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_datareg(1));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_aluBin[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|ALT_INV_WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_aluBin(0));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_aluBin[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|WideOr1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_aluBin(1));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(0));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(1));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(2));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(3));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(4));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(5));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(6));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(7));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(8));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(9));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[10]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(10));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(11));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(12));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(13));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(14));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(15));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[16]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(16));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(17));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[18]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(18));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(19));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(20));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(21));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(22));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[23]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(23));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[24]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(24));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[25]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(25));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[26]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(26));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(27));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[28]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(28));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(29));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(30));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_a_in[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_a_in(31));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(0));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[1]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(1));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(2));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[3]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(3));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[4]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(4));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(5));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[6]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(6));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(7));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(8));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(9));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[10]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(10));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[11]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(11));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[12]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(12));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[13]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(13));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(14));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(15));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[16]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(16));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(17));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[18]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(18));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(19));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(20));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[21]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(21));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[22]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(22));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[23]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(23));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[24]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(24));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[25]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(25));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[26]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(26));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[27]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(27));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[28]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(28));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[29]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(29));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(30));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_b_in[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGBALU|m_out[31]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_b_in(31));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(0));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(1));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(2));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(3));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(4));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(5));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(6));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(7));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(8));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(9));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(10));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(11));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(12));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(13));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(14));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(15));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(16));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(17));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(18));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(19));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(20));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(21));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(22));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(23));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(24));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(25));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(26));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(27));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(28));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(29));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(30));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_breg_out_b_aux[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \B_REG|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_breg_out_b_aux(31));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(0));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(1));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(2));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(3));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(4));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(5));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(6));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(7));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(8));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(9));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(10));

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(11));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(12));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(13));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(14));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(15));

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(16));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(17));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(18));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(19));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(20));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(21));

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(22));

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(23));

-- Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(24));

-- Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(25));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(26));

-- Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(27));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(28));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(29));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(30));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_imm_signalextend_shiffted_temp[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_imm_signalextend_shiffted_temp(31));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_ctrl_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_CTRL|alu_ctr[0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_ctrl_out(0));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_ctrl_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_CTRL|alu_ctr[1]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_ctrl_out(1));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_ctrl_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_CTRL|alu_ctr[2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_ctrl_out(2));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_alu_ctrl_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_CTRL|alu_ctr[3]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_alu_ctrl_out(3));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_op_alu[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|op_alu\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_op_alu(0));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_op_alu[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|op_alu\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_op_alu(1));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_op_alu[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|ALT_INV_WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_op_alu(2));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(0));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(1));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(2));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(3));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(4));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_opcode[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_opcode(5));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_Pcin[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|ALT_INV_s_PCin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_Pcin(0));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_Pcin[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|pstate.jump_ex_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_Pcin(1));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \BGEZ_MUX|m_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(0));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(1));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(2));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(3));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(4));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(5));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(6));

-- Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(7));

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(8));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(9));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(10));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(11));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(12));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(13));

-- Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(14));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(15));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(16));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(17));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(18));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(19));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(20));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(21));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(22));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(23));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(24));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(25));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(26));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(27));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(28));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(29));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(30));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bgez_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bgez_out(31));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ORIGAALU|m_out[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(0));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(1));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(2));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(3));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(4));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(5));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(6));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(7));

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(8));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(9));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(10));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(11));

-- Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(12));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(13));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(14));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(15));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(16));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(17));

-- Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(18));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(19));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(20));

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(21));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(22));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(23));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(24));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(25));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(26));

-- Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(27));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(28));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(29));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(30));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_bltz_temp[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_bltz_temp(31));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(0));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(1));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(2));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(3));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(4));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_funct[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_funct(5));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_shamt[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_shamt(0));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_shamt[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_shamt(1));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_shamt[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_shamt(2));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_shamt[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_shamt(3));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_shamt[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INST_REG|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_shamt(4));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_logical_sel~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_CTRL|logical_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_logical_sel);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tb_s_is_bgez~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MULTI_CYCLE_CONTROL|pstate.bgez_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tb_s_is_bgez);
END structure;


