INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sim_1/imports/Downloads/esempio testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
