<root><simulation><result_generated_time />2023-05-17 19:06:20<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [72, 1, 1], 'I': [18, 1, 1], 'O': [324, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 3)]], [[('K', 9)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 9)], [('K', 4)]], [[('OY', 3)], [('C', 2), ('OY', 3)]], [], []]<O />[[[], [('C', 2)]], [[('K', 9), ('OY', 3)], [('K', 4), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('FX', 3), ('C', 4), ('K', 3), ('K', 3), ('FY', 3), ('OX', 3), ('C', 8)], []]<I />[[('C', 4), ('FX', 3), ('C', 4), ('K', 3), ('K', 3)], [('FY', 3), ('OX', 3), ('C', 8)], []]<O />[[('C', 4), ('FX', 3), ('C', 4)], [('K', 3), ('K', 3), ('FY', 3), ('OX', 3), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [9.0, 1, 3, 1], 'I': [36.0, 9.0, 1.0, 1.0], 'O': [2.0, 48, 24, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 5971968, 5971968], 'I': [384, 497664, 497664], 'O': [8, 69984, 69984], 'O_partial': [8, 69984, 0], 'O_final': [0, 0, 69984]}<actual_mem_utilization_individual />{'W': [0.02, 0.18, 0.0], 'I': [0.75, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.19, 0.0], 'I': [0.75, 0.19, 0.0], 'O': [0.02, 0.19, 0.0]}<effective_mem_size_bit />{'W': [8, 746496, 5971968], 'I': [384, 62208, 497664], 'O': [8, 69984, 69984], 'O_partial': [8, 69984, 0], 'O_final': [0, 0, 69984]}<total_unit_count />{'W': [648, 72, 1, 1], 'I': [648, 18, 1, 1], 'O': [648, 324, 1, 1]}<unique_unit_count />{'W': [72, 72, 1, 1], 'I': [18, 18, 1, 1], 'O': [324, 324, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [36.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2239488, 2239488], [2239488, 746496], [746496, 0]]<I />[[186624, 20736], [20736, 20736], [20736, 0]]<O />[[(3356316, 3359232), (69984, 67068)], [(67068, 69984), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(3356316, 3359232), (69984, 67068)], [(67068, 69984), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[279936, 279936], [34992, 11664], [2916, 0]]<I />[[23328, 2592], [324, 324], [81, 0]]<O />[[(419540, 419904), (8748, 8384)], [(1048, 1094), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([419540, 419904], [8748, 8384]), ([1048, 1094], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />3898368</mac_count></basic_info><energy><total_energy />14891040.9<mem_energy_breakdown><W />[196.1, 4767.6, 3883.7]<I />[8.8, 64.2, 107.9]<O />[300.1, 216.7, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />194918.4<total />14881480.700000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4103<utilization_without_data_loading />0.557<utilization_spatial />0.6328<utilization_temporal_with_data_loading />0.6483<mac_utilize_temporal_without_data_loading />0.8802</mac_array_utilization><latency><latency_cycle_with_data_loading />47975<latency_cycle_without_data_loading />35337<ideal_computing_cycle />31104<data_loading><load_cycle_total />12638<load_cycle_individual />{'W': [2, 11664, 0], 'I': [14, 972, 0]}<load_cycle_combined />{'W': 11664, 'I': 972}</data_loading><mem_stalling><mem_stall_cycle_total />4233<mem_stall_cycle_individual />{'W': [[-31103], [-31103, 0], [-31104, -31104]], 'I': [[-31103], [-2982, -2414], [-31104, -31104]], 'O': [[-31104], [-31104, -27864], [-30967, -31070]]}<mem_stall_cycle_shared />{'W': [[-31103], [-31103, 4233], [0, 0]], 'I': [[-31103], [-2982, 4233], [0, 0]], 'O': [[-31104], [-31104, -27864], [-30967, -31070]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 5971968, 5971968], 'I': [384, 497664, 497664], 'O': [8, 69984, 69984], 'O_partial': [8, 69984, 0], 'O_final': [0, 0, 69984]}<data_size_each_level_total />{'W': [576, 5971968, 5971968], 'I': [6912, 497664, 497664], 'O': [2592, 69984, 69984]}<loop_cycles_each_level />{'W': [1, 31104, 31104], 'I': [432, 31104, 31104], 'O': [48, 31104, 31104]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [48, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [576.0, 192.0], [192.0, 192.0]], 'I': [[8.0, 0.9], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 0.2], [54.0, 2.2], [2.2, 2.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [576.0, 192.0], [192.0, 192.0]], 'I': [[8.0, 8.0], [144.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [2592.0, 18.0], [18.0, 2.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [576.0, 192.0], [192.0, 0]], 'I': [[8.0, 8.0], [144.0, 16.0], [16.0, 0]], 'O': [[8.0, 0.2], [54.0, 2.2], [2.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [776.2, 262.0], [208.0, 2.2]], 'I': [[8.0, 8.0], [776.2, 262.0], [208.0, 2.2]], 'O': [[8.0, 0.2], [776.2, 262.0], [208.0, 2.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 31104], [1, 1, 31104], [31104, 31104, 1]], 'I': [[1, 1, 31104], [48, 432, 72], [31104, 31104, 1]], 'O': [[1, 1, 31104], [48, 48, 648], [31104, 31104, 1]]}<trans_time_real />{'W': [[0, 1, 31104], [[0, 1, 31104], [1, 1, 31104]], [[11664, 31104, 1], [2916, 31104, 1]]], 'I': [[0, 1, 31104], [[6, 432, 72], [14, 432, 72]], [[972, 31104, 1], [243, 31104, 1]]], 'O': [[0, 1, 31104], [[0, 48, 648], [5, 48, 648]], [[137, 31104, 1], [34, 31104, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-19440, -28188]], 'I': [[-1], [-42, -34], [-30132, -30861]], 'O': [[-1], [-48, -43], [-30967, -31070]]}<single_stall_count />{'W': [31103, 31103, 0], 'I': [31103, 71, 0], 'O': [31104, 648, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [31103, 0], 'I': [994, 0], 'O': [3240, 137]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [137, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[4233, -31104], [-27864, -30967]], 1: [[-31104, -31104], [-30967, -31104]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>