[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC7Z020-2CLG400I production of XILINX from the text:DS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 1© Copyright 2011–2020 Xilinx, Inc. Xilinx, the Xilinx logo, Zynq, Virtex, Artix, Kintex, Spartan, ISE, Vivado and other designa ted brands included herein are trademarks of Xilinx \nin the United States and other countries. AMBA, AMBA Designer, Ar m, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore  are trademarks of Arm Limited in the EU \nand other countries. All other trademarks are the property of their respective owners.Introduction\nThe Zynq®-7000 SoCs are available in -3, -2, -1, and -1LI \nspeed grades, with -3 having the highest performance. The \n-1LI devices can operate at either of two programmable logic (PL) V\nCCINT /VCCBRAM  voltages, 0.95V and 1.0V, and are \nscreened for lower maximum static power. The speed specification of a -1LI device is the same as the -1 speed grade. When operated at PL V\nCCINT /VCCBRAM  = 0.95V, the \n-1LI static and dyna mic power is reduced. Zynq-7000 device \nDC and AC characteristics are specified in commercial, extended, industrial and expa nded (Q-temp) temperature \nranges. Except for the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of  a -1 speed grade industrial \ndevice are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in the commercial, extended, \nindustrial, or Q-temp temperature ranges.\nAll supply voltage and junction temperature specifications \nare representative of worst-ca se conditions. The parameters \nincluded are common to popular designs and typical applications.\nThe available device/package co mbinations are outlined in:\n•Zynq-7000 SoC Overview  (DS190 )\n•XA Zynq-7000 SoC Overview  (DS188 )\n•Defense-grade Zynq-7000Q SoC Overview  (DS196 )\nThis Zynq-7000 SoC data sheet, which covers the \nspecifications for the XC7Z007S, XC7Z012S, XC7Z014S, XC7Z010, XA7Z010, XC7Z015, XC7Z020, XA7Z020, and XQ7Z020, complements the Zynq-7000 SoC documentation \nsuite available on the Xilinx website at www.xilinx.com/zynq\n.\nDC Characteristics Zynq‐7000 SoC\n(Z‐7007S, Z‐7012S, Z‐7014S, Z‐7010, Z‐7015, and Z ‐7020):\nDC and AC Switching Characteristics\nDS187 (v1.21) December 1, 2020 Product Specification\nTable  1: Absolute Maximum Ratings(1)\nSymbol Description Min Max Units\nProcessing System (PS)\nVCCPINT PS internal logic supply voltage –0.5 1.1 V\nVCCPAUX PS auxiliary supply voltage –0.5 2.0 V\nVCCPLL PS PLL supply –0.5 2.0 V\nVCCO_DDR PS DDR I/O supply voltage –0.5 2.0 V\nVCCO_MIO(2)PS MIO I/O supply voltage –0.5 3.6 V\nVPREF PS input reference voltage –0.5 2.0 V\nVPIN(2)(3)(4)(5)PS MIO I/O input voltage –0.40 VCCO_MIO +0 . 5 5 V\nPS DDR I/O input voltage –0.55 VCCO_DDR +0 . 5 5 V\nProgrammable Logic (PL)V\nCCINT PL internal supply voltage –0.5 1.1 V\nVCCAUX PL auxiliary supply voltage –0.5 2.0 V\nVCCBRAM PL supply voltage for the block RAM memories –0.5 1.1 V\nVCCO PL supply voltage for HR I/O banks –0.5 3.6 V\nVREF Input reference voltage –0.5 2.0 V\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 2 VIN(3)(4)(5)I/O input voltage for HR I/O banks –0.40 VCCO+0 . 5 5 V\nI/O input voltage (when VCCO=3 . 3 V )  f o r  VREF and differential I/O standards \nexcept TMDS_33(6) –0.40 2.625 V\nVCCBATT Key memory battery backup supply –0.5 2.0 V\nGTP Transceiver (XC7Z 012S and XC7Z015 Only)\nVMGTAVCC Analog supply voltage for the GTP tran smitter and receiver circuits –0.5 1.1 V\nVMGTAVTTAnalog supply voltage for the GTP transmitter and receiver termination \ncircuits–0.5 1.32 V\nVMGTREFCLK Reference clock absolute input voltage –0.5 1.32 V\nVIN Receiver (RXP/RXN) and Transmitter (TXP /TXN) absolute input voltage –0.5 1.26 V\nIDCIN-FLOAT DC input current for receiver input pins  DC coupled RX termination = floating – 14 mA\nIDCIN-MGTAVTTDC input current for receiver input pins DC coupled RX \ntermination = VMGTAVTT–1 2 m A\nIDCIN-GND DC input current for receiver input pins DC coupled RX termination = GND – 6.5 mA\nIDCOUT-FLOAT DC output current for transmitter pins DC coupled RX termination = floating – 14 mA\nIDCOUT-MGTAVTTDC output current for transmitter pins DC coupled RX \ntermination = VMGTAVTT–1 2 m A\nXADC\nVCCADC XADC supply relative to GNDADC –0.5 2.0 V\nVREFP XADC reference input relative to GNDADC –0.5 2.0 V\nTemperature\nTSTG Storage temperature (ambient) –65 150 °C\nTSOLMaximum soldering temperature for Pb/Sn component bodies(7) – +220 °C\nMaximum soldering temperature for Pb-free component bodies(7)– +260 °C\nTj Maximum junction temperature(7) – +125 °C\nNotes:\n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other c onditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\n2. Applies to both MIO supply banks VCCO_MIO0  and VCCO_MIO1 .\n3. The lower absolute voltage specification always applies.\n4. For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide  (UG471 ) or the Zynq-7000 SoC Technical Reference Manual  \n(UG585 ).\n5. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 .\n6. See Table 11  for TMDS_33 specifications.\n7. For soldering guidelines and thermal considerations, see the Zynq-7000 SoC Packaging and Pinout Specification  (UG865 ).\nTable  2: Recommended Operating Conditions(1)(2)\nSymbol Description Min Typ Max Units\nPS\nVCCPINT PS internal logic supply voltage 0.95 1.00 1.05 V\nVCCPAUX PS auxiliary supply voltage 1.71 1.80 1.89 V\nVCCPLL PS PLL supply 1.71 1.80 1.89 V\nVCCO_DDR PS DDR I/O supply voltage 1.14 – 1.89 V\nVCCO_MIO(3)PS MIO I/O supply voltage for MIO banks 1.71 – 3.465 VTable  1: Absolute Maximum Ratings(1) (Cont’d)\nSymbol Description Min Max Units\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 3VPIN(4) PS DDR and MIO I/O input voltage –0.20 –VCCO_DDR +0 . 2 0  \nVCCO_MIO +0 . 2 0V\nPL\nVCCINT(5)PL internal supply voltage 0.95 1.00 1.05 V\nPL -1LI (0.95V) internal supply voltage 0.92 0.95 0.98 V\nVCCAUX PL auxiliary supply voltage 1.71 1.80 1.89 V\nVCCBRAM(5)PL block RAM supply voltage 0.95 1.00 1.05 V\nPL -1LI (0.95V) block RAM supply voltage 0.92 0.95 0.98 V\nVCCO(6)(7) PL supply voltage for HR I/O banks 1.14 – 3.465 V\nVIN(4)I/O input voltage –0.20 – VCCO+0 . 2 0 V\nI/O input voltage (when VCCO= 3.3V) for VREF and differential I/O \nstandards except TMDS_33(8) –0.20 – 2.625 V\nIIN(9) Maximum current through any (PS or PL) pin in a powered or unpowered \nbank when forward biasing the clamp diode–– 1 0 m A\nVCCBATT(10)Battery voltage 1.0 – 1.89 V\nGTP Transceiver (XC7Z 012S and XC7Z015 Only)\nVMGTAVCC(11) Analog supply voltage for the GTP transmitt er and receiver circuits 0.97 1.0 1.03 V\nVMGTAVTT(11) Analog supply voltage for the GTP tr ansmitter and receiver termination \ncircuits1.17 1.2 1.23 V\nXADC\nVCCADC XADC supply relative to GNDADC 1.71 1.80 1.89 V\nVREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nTemperature\nTjJunction temperature operating rang e for commercial (C) temperature \ndevices0– 8 5 ° C\nJunction temperature operating r ange for extended (E) temperature \ndevices0 – 100 °C\nJunction temperature operating rang e for industrial (I) temperature \ndevices–40 – 100 °C\nJunction temperature operating r ange for expanded (Q) temperature \ndevices–40 – 125 °C\nNotes:\n1. All voltages are relative to ground. The PL and PS share a common ground.\n2. For the design of the power distribution system consult the Zynq-7000 SoC PCB Design Guide  (UG933 ).\n3. Applies to both MIO supply banks VCCO_MIO0  and VCCO_MIO1 .\n4. The lower absolute voltage specification always applies.5. V\nCCINT  and VCCBRAM  should be connected to the same supply.\n6. Configuration data is retained even if VCCO drops to 0V.\n7. Includes VCCO of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.3V at ±5%.\n8. See Table 11  for TMDS_33 specifications.\n9. A total of 200 mA per PS or PL bank should not be exceeded.\n10. VCCBATT  is required only when using bitstream encryp tion. If battery is not used, connect VCCBATT  to either ground or VCCAUX .\n11. Each voltage listed requires the filter circuit described in the 7 Series FPGAs GTP Transceiver User Guide  (UG482 ).Table  2: Recommended Operating Conditions(1)(2) (Cont’d)\nSymbol Description Min Typ Max Units\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 4Table  3: DC Characteristics Over Re commended Operating Conditions\nSymbol Description Min Typ(1)Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data might be lost) 0.75 – – V\nVDRI Data retention VCCAUX  voltage (below which configuration data might be lost) 1.5 – – V\nIREF PS_DDR_VREF 0/1, PS_ MIO_VREF, and VREF leakage current per pin – – 15 µA\nIL Input or output leakage current per pin (sample-tested) – – 15 µA\nCIN(2) PL die input capacitance at the pad – – 8 pF\nCPIN(2) PS die input capacitance at the pad – – 8 pF\nIRPUPad pull-up (when selected) @ VIN=0 V ,  VCCO= 3.3V 90 – 330 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 2.5V 68 – 250 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.8V 34 – 220 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.5V 23 – 150 µA\nPad pull-up (when selected) @ VIN=0 V ,  VCCO= 1.2V 12 – 120 µA\nIRPDPad pull-down (when selected) @ VIN= 3.3V 68 – 330 µA\nPad pull-down (when selected) @ VIN= 1.8V 45 – 180 µA\nICCADC Analog supply current, analog circuits in powered up state – – 25 mA\nIBATT(3) Battery supply current – – 150 nA\nRIN_TERM(4)Thevenin equivalent resistance of pr ogrammable input termination to VCCO/2 \n(UNTUNED_SPLIT_40)28 40 55 \uf057\nThevenin equivalent resistance of pr ogrammable input termination to VCCO/2 \n(UNTUNED_SPLIT_50)35 50 65 \uf057\nThevenin equivalent resistance of pr ogrammable input termination to VCCO/2 \n(UNTUNED_SPLIT_60)44 60 83 \uf057\nn Temperature diode ideality factor – 1.010 – –\nr Temperature diode series resistance – 2 – \uf057\nNotes:\n1. Typical values are specified at nominal voltage, 25°C.\n2. This measurement represents the die capacitance at the pad, not including the package.\n3. Maximum value specified for worst case process at 25°C.\n4. Termination resistance to a VCCO/2 level.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 5Table  4: VIN Maximum Allowed AC Voltage Overshoot and U ndershoot for PS I/O and PL HR I/O Banks(1)(2)\nAC Voltage Overshoot % of UI @–40°C to 125°C AC  Voltage Undershoot % of UI @–40°C to 125°C\nVCCO+ 0.55 100–0.40 100\n–0.45 61.7–0.50 25.8\n–0.55 11.0\nV\nCCO+ 0.60 46.6 –0.60 4.77\nVCCO+ 0.65 21.2 –0.65 2.10\nVCCO+ 0.70 9.75 –0.70 0.94\nVCCO+ 0.75 4.55 –0.75 0.43\nVCCO+ 0.80 2.15 –0.80 0.20\nVCCO+ 0.85 1.02 –0.85 0.09\nVCCO+ 0.90 0.49 –0.90 0.04\nVCCO+ 0.95 0.24 –0.95 0.02\nNotes: \n1. A total of 200 mA per bank should not be exceeded.\n2. The peak voltage of the overshoot or undershoot, and the duration above VCCO+ 0.20V or below GND –0.20V, must not exceed the values \nin this table.\nTable  5: Typical Quiescent Supply Current\nSymbol Descrip tion DeviceSpeed Grade\nUnits\n-3 -2 -1 -1LI\nICCPINTQ PS quiescent VCCPINT  supply currentXC7Z007S N/A 122 122 N/A mA\nXC7Z012S N/A 122 122 N/A mA\nXC7Z014S N/A 122 122 N/A mAXC7Z010 122 122 122 85 mA\nXC7Z015 122 122 122 85 mA\nXC7Z020 122 122 122 85 mAXA7Z010 N/A N/A 122 N/A mA\nXA7Z020 N/A N/A 122 N/A mA\nXQ7Z020 N/A 122 122 85 mA\nI\nCCPAUXQ PS quiescent VCCPAUX  supply currentXC7Z007S N/A 13 13 N/A mA\nXC7Z012S N/A 13 13 N/A mA\nXC7Z014S N/A 13 13 N/A mAXC7Z010 13 13 13 11 mA\nXC7Z015 13 13 13 11 mA\nXC7Z020 13 13 13 11 mAXA7Z010 N/A N/A 13 N/A mAXA7Z020 N/A N/A 13 N/A mA\nXQ7Z020 N/A 13 13 11 mA\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 6ICCDDRQ PS quiescent VCCO_DDR  supply currentXC7Z007S N/A 4 4 N/A mA\nXC7Z012S N/A 4 4 N/A mA\nXC7Z014S N/A 4 4 N/A mAXC7Z010 4 4 4 4 mAXC7Z015 4 4 4 4 mA\nXC7Z020 4 4 4 4 mA\nXA7Z010 N/A N/A 4 N/A mAXA7Z020 N/A N/A 4 N/A mA\nX Q 7 Z 0 2 0N / A 444 m A\nI\nCCINTQ PL quiescent VCCINT  supply currentXC7Z007S N/A 34 34 N/A mA\nXC7Z012S N/A 77 77 N/A mA\nXC7Z014S N/A 78 78 N/A mA\nXC7Z010 34 34 34 21/23(4) mA\nXC7Z015 77 77 77 47/53(4) mA\nXC7Z020 78 78 78 48/54(4) mA\nXA7Z010 N/A N/A 34 N/A mAXA7Z020 N/A N/A 78 N/A mA\nXQ7Z020 N/A 78 78 48/54\n(4) mA\nICCAUXQ PL quiescent VCCAUX  supply currentXC7Z007S N/A 18 18 N/A mA\nXC7Z012S N/A 35 35 N/A mA\nXC7Z014S N/A 38 38 N/A mA\nXC7Z010 18 18 18 16 mAXC7Z015 35 35 35 31 mA\nXC7Z020 38 38 38 34 mA\nXA7Z010 N/A N/A 18 N/A mAXA7Z020 N/A N/A 38 N/A mA\nXQ7Z020 N/A 38 38 34 mA\nI\nCCOQ PL quiescent VCCO supply currentXC7Z007S N/A 3 3 N/A mA\nXC7Z012S N/A 3 3 N/A mA\nXC7Z014S N/A 3 3 N/A mA\nXC7Z010 3 3 3 3 mAXC7Z015 3 3 3 3 mA\nXC7Z020 3 3 3 3 mA\nXA7Z010 N/A N/A 3 N/A mAXA7Z020 N/A N/A 3 N/A mAX Q 7 Z 0 2 0N / A 333 m ATable  5: Typical Quiescent Supply Current (Cont’d)\nSymbol Descrip tion DeviceSpeed Grade\nUnits\n-3 -2 -1 -1LI\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 7ICCBRAMQ PL quiescent VCCBRAM  supply currentXC7Z007S N/A 3 3 N/A mA\nXC7Z012S N/A 4 4 N/A mA\nXC7Z014S N/A 6 6 N/A mAXC7Z010 3 3 3 1/2\n(4) mA\nXC7Z015 4 4 4 2/2(4) mA\nXC7Z020 6 6 6 3/4(4)mA\nXA7Z010 N/A N/A 3 N/A mAXA7Z020 N/A N/A 6 N/A mA\nX Q 7 Z 0 2 0N / A 66 3 / 4\n(4)mA\nNotes:\n1. Typical values are specified at nominal voltage, 85°C junction temperatures (Tj) with single-ended SelectIO™ resources.\n2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n3. The Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power ) estimates operating current. When the \nrequired power-on current exceeds the estimated oper ating current, XPE can display the power-on current.\n4. The first value is at 0.95V, and the second value is at 1.0V.Table  5: Typical Quiescent Supply Current (Cont’d)\nSymbol Descrip tion DeviceSpeed Grade\nUnits\n-3 -2 -1 -1LI\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 8PS Power ‐On/Off Power Supply Sequencing\nThe recommended power-on sequence is VCCPINT , then VCCPAUX  and VCCPLL  together, then the PS VCCO supplies (VCCO_MIO0 , \nVCCO_MIO1 , and VCCO_DDR ) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The \nPS_POR_B input is required to be asserted to GND during the powe r-on sequence until VCCPINT , VCCPAUX  and VCCO_MIO0  have \nreached minimum operating levels to ensure PS eFUSE integrity. For additional information about PS_POR_B timing requirements refer to Resets .\nThe recommended power-off sequence is the reverse of the power-on sequence. If V\nCCPAUX , VCCPLL , and the PS VCCO supplies \n(VCCO_MIO0 , VCCO_MIO1 , and VCCO_DDR ) have the same recommended voltage levels , then they can be powered by the same \nsupply and ramped simultaneously. Xilinx recommends powering VCCPLL  with the same supply as VCCPAUX , with an optional \nferrite bead filter. Before VCCPINT  reaches 0.80V at least one of the four following conditions is required during the power-off \nstage: the PS_POR_B input is asserted to GND, the reference clock to the PS_CLK input is disabled, VCCPAUX  is lower than \n0.70V, or VCCO_MIO0  is lower than 0.90V. The condition must be held until VCCPINT  reaches 0.40V to ensure PS eFUSE integrity.\nFor VCCO_MIO0  and VCCO_MIO1 voltages of 3.3V:\n• The voltage difference between VCCO_MIO0  /VCCO_MIO1  and VCCPAUX  must not exceed 2.625V for longer than \nTVCCO2VCCAUX  for each power-on/off cycle to maintain device reliability levels.\n•T h e  TVCCO2VCCAUX  time can be allocated in any percentage  between the power-on  and power-off ramps.\nPL Power ‐On/Off Power Supply Sequencing\nThe recommended power-on se quence for the PL is VCCINT , VCCBRAM , VCCAUX , and VCCO to achieve minimum current draw \nand ensure that the I/Os are 3-stated at power-on. The recommended power-off se quence is the reverse of the power-on \nsequence. If VCCINT  and VCCBRAM  have the same recommended voltage levels th en both can be powere d by the same supply \nand ramped simultaneously. If VCCAUX  and VCCO have the same recommended voltage levels then both can be powered by \nthe same supply and ra mped simultaneously.\nFor VCCO voltages of 3.3V in HR I/O banks and configuration bank 0:\n• The voltage difference between VCCO and VCCAUX  must not exceed 2.625V for longer than TVCCO2VCCAUX  for each \npower-on/off cycle to maintain device reliability levels.\n•T h e  TVCCO2VCCAUX  time can be allocated in any percentage  between the power-on  and power-off ramps.\nGTP Transceivers (XC7Z012S and XC7Z015 Only)\nThe recommended power-on sequence to achieve minimu m current draw for the GTP transceivers (XC7Z012S  and XC7Z015 \nonly) is VCCINT , VMGTAVCC , VMGTAVTT  OR VMGTAVCC , VCCINT , VMGTAVTT . Both VMGTAVCC  and VCCINT  can be ramped \nsimultaneously. The recommende d power-off sequence is the reverse of th e power-on sequence to achieve minimum \ncurrent draw.\nIf these recommended sequences are not met, current drawn from VMGTAVTT  can be higher than specifications during \npower-up and power-down.\n•W h e n  VMGTAVTT  is powered before VMGTAVCC  and VMGTAVTT –VMGTAVCC >1 5 0  m V  a n d  VMGTAVCC <0 . 7 V ,  t h e  VMGTAVTT  \ncurrent draw can increase by 460 mA per transceiver during VMGTAVCC  ramp up. The duration of the current draw can be \nup to 0.3 x TMGTAVCC  (ramp time from GND to 90% of VMGTAVCC ). The reverse is true for power-down.\n•W h e n  VMGTAVTT  is powered before VCCINT  and VMGTAVTT –VCCINT > 150 mV and VCCINT <0 . 7 V ,  t h e  VMGTAVTT  current \ndraw can increase by 50 mA per transceiver during VCCINT  ramp up. The duration of th e current draw can be up to \n0.3 x TVCCINT  (ramp time from GND to 90% of VCCINT ). The reverse is true for power-down.\nThere is no recommended sequence for supplies not shown.\nPS—PL Power Sequencing\nThe PS and PL power supplies are fully  independent. PS power supplies (VCCPINT , VCCPAUX , VCCPLL , VCCO_DDR , VCCO_MIO0 , and \nVCCO_MIO1 ) can be powered before or after any PL power supplies.  The PS and PL power regions are isolated to prevent \ndamage.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 9Power Supply Requirements\nTable 6  shows the minimum current, in addition to ICCQ, that is required by Zynq-7000 devices for proper power-on and \nconfiguration. If the current minimums shown in Table 5  and Table 6  are met, the device powers on after all four PL supplies \nhave passed through their power-on reset threshold voltages. The Zynq-7000 device must not be configured until after V\nCCINT  is applied. Once initialized and configured, use the Xi linx Power Estimator (XPE) sp readsheet tool (download at \nwww.xilinx.com/power ) to estimate current drain on these supplies.\nTable  6: Power-On Current for Zynq-7000 Devices\nDevice ICCPINTMIN ICCPAUXMIN ICCDDRMIN ICCINTMIN ICCAUXMIN ICCOMIN ICCBRAMMIN Units\nXC7Z007S ICCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +40 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nXC7Z012S ICCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +130 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nXC7Z014S ICCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +70 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nXC7Z010\nXA7Z010ICCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +40 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nXC7Z015 ICCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +130 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nXC7Z020\nXA7Z020XQ7Z020I\nCCPINTQ +70 ICCPAUXQ +40ICCDDRQ +1 0 0m A  \nper bankICCINTQ +70 ICCAUXQ +60ICCOQ +9 0m A  \nper bankICCBRAMQ +40 mA\nTable  7: Power Supply Ramp Time\nSymbol Description Conditions Min Max Units\nTVCCPINT Ramp time from GND to 90% of VCCPINT 0.2 50 ms\nTVCCPAUX Ramp time from GND to 90% of VCCPAUX 0.2 50 ms\nTVCCO_DDR Ramp time from GND to 90% of VCCO_DDR 0.2 50 ms\nTVCCO_MIO Ramp time from GND to 90% of VCCO_MIO 0.2 50 ms\nTVCCINT Ramp time from GND to 90% of VCCINT 0.2 50 ms\nTVCCO Ramp time from GND to 90% of VCCO 0.2 50 ms\nTVCCAUX Ramp time from GND to 90% of VCCAUX 0.2 50 ms\nTVCCBRAM Ramp time from GND to 90% of VCCBRAM 0.2 50 ms\nTVCCO2VCCAUXAllowed time per power cycle for VCCO–VCCAUX  \uf03e\uf0202.625V\nand VCCO_MIO –VCCPAUX > 2.625VTj = 125°C(1) –3 0 0\nms Tj = 100°C(1)–5 0 0\nTj = 85°C(1) –8 0 0\nTMGTAVCC Ramp time from GND to 90% of VMGTAVCC 0.2 50 ms\nTMGTAVTT Ramp time from GND to 90% of VMGTAVTT 0.2 50 ms\nNotes: \n1. Based on 240,000 power cycles with nominal VCCO of 3.3V or 36,500 power cycles with worst case VCCO of 3.465V.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 10DC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended \noperating conditions at the VOL and VOH test points. Only selected standards are te sted. These are chosen to ensure that all \nstandards meet their specifications. The sele cted standards are tested at a minimum VCCO with the respective VOL and VOH \nvoltage levels shown. Other standards are sample tested.\nPS I/O Levels\nTable  8: PS DC Input and Output Levels(1)\nBankI/O \nStandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nMIO LVCMOS18 –0.300 35% VCCO_MIO 65% VCCO_MIO VCCO_MIO + 0.300 0.450 VCCO_MIO – 0.450 8 –8\nMIO LVCMOS25 –0.300 0.700 1.700 VCCO_MIO + 0.300 0.400 VCCO_MIO – 0.400 8 –8\nMIO LVCMOS33 –0.300 0.800 2.000 3.450 0.400 VCCO_MIO – 0.400 8 –8\nMIO HSTL_I_18 –0.300 VPREF – 0.100 VPREF +0 . 1 0 0 VCCO_MIO + 0.300 0.400 VCCO_MIO – 0.400 8 –8\nDDR SSTL18_I –0.300 VPREF – 0.125 VPREF +0 . 1 2 5 VCCO_DDR +0 . 3 0 0 VCCO_DDR / 2–0 . 4 7 0 VCCO_DDR /2 + 0.470 8 –8\nDDR SSTL15 –0.300 VPREF – 0.100 VPREF +0 . 1 0 0 VCCO_DDR +0 . 3 0 0 VCCO_DDR / 2–0 . 1 7 5 VCCO_DDR /2 + 0.175 13.0 –13.0\nDDR SSTL135 –0.300 VPREF – 0.090 VPREF +0 . 0 9 0 VCCO_DDR +0 . 3 0 0 VCCO_DDR / 2–0 . 1 5 0 VCCO_DDR /2 + 0.150 13.0 –13.0\nDDR HSUL_12 –0.300 VPREF – 0.130 VPREF +0 . 1 3 0 VCCO_DDR + 0.300 20% VCCO_DDR 80% VCCO_DDR 0.1 –0.1\nNotes:\n1. Tested according to relevant specifications.\nTable  9: PS Complementary Differential DC Input and Output Levels\nBank I/O StandardVICM(1)VID(2)VOL(3)VOH(4)IOL IOH\nV, Min V,Typ V, Max V,Min V, Max V, Max V, Min mA, Max mA, Min\nDDR DIFF_HSUL_12 0.300 0.600 0.850 0.100 – 20% VCCO 80% VCCO 0.100 –0.100\nDDR DIFF_SSTL135 0.300 0.675 1.000 0.100 – (VCCO_DDR /2) – 0.150 (VCCO_DDR /2) + 0.150 13.0 –13.0\nDDR DIFF_SSTL15 0.300 0.750 1.125 0.100 – (VCCO_DDR /2) – 0.175 (VCCO_DDR /2) + 0.175 13.0 –13.0\nDDR DIFF_SSTL18_I 0.300 0.900 1.425 0.100 – (VCCO_DDR /2) – 0.470 (VCCO_DDR /2) + 0.470 8.00 –8.00\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q–Q ).\n3. VOL is the single-ended low-output voltage.\n4. VOH is the single-ended high-output voltage.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 11PL I/O Levels\nTable  10: SelectIO DC Input and Output Levels(1)(2)\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nHSTL_I –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 8.00 –8.00\nHSTL_I_18 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 8.00 –8.00\nHSTL_II –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 16.00 –16.00\nHSTL_II_18 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+ 0.300 0.400 VCCO– 0.400 16.00 –16.00\nHSUL_12 –0.300 VREF– 0.130 VREF+ 0.130 VCCO+0 . 3 0 0 2 0 %VCCO 80% VCCO 0.10 –0.10\nLVCMOS12 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 3 Note 3\nLVCMOS15 –0.300 35% VCCO 65% VCCO VCCO+0 . 3 0 0 2 5 %VCCO 75% VCCO Note 4 Note 4\nLVCMOS18 –0.300 35% VCCO 65% VCCO VCCO+ 0.300 0.450 VCCO–0 . 4 5 0 Note 5 Note 5\nLVCMOS25 –0.300 0.7 1.700 VCCO+ 0.300 0.400 VCCO–0 . 4 0 0 Note 4 Note 4\nLVCMOS33 –0.300 0.8 2.000 3.450 0.400 VCCO–0 . 4 0 0 Note 4 Note 4\nLVTTL –0.300 0.8 2.000 3.450 0.400 2.400 Note 5 Note 5\nMOBILE_DDR –0.300 20% VCCO 80% VCCO VCCO+0 . 3 0 0 1 0 %VCCO 90% VCCO 0.10 –0.10\nPCI33_3 –0.400 30% VCCO 50% VCCO VCCO+0 . 5 0 0 1 0 %VCCO 90% VCCO 1.50 –0.50\nSSTL135 –0.300 VREF– 0.090 VREF+ 0.090 VCCO+0 . 3 0 0 VCCO/2 – 0.150 VCCO/2 + 0.150 13.00 –13.00\nSSTL135_R –0.300 VREF– 0.090 VREF+ 0.090 VCCO+0 . 3 0 0 VCCO/2 – 0.150 VCCO/2 + 0.150 8.90 –8.90\nSSTL15 –0.300 VREF– 0.100 VREF+ 0.100 VCCO+0 . 3 0 0 VCCO/2 – 0.175 VCCO/2 + 0.175 13.00 –13.00\nSSTL15_R –0.300 VREF– 0.100 VREF+ 0.100 VCCO+0 . 3 0 0 VCCO/2 – 0.175 VCCO/2 + 0.175 8.90 –8.90\nSSTL18_I –0.300 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 0 0 VCCO/2 – 0.470 VCCO/2 + 0.470 8.00 –8.00\nSSTL18_II –0.300 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 0 0 VCCO/2 – 0.600 VCCO/2 + 0.600 13.40 –13.40\nNotes: \n1. Tested according to relevant specifications.\n2. 3.3V and 2.5V standards are only supported in HR I/O banks.\n3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.\n4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.5. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.\n6. For detailed interface specific DC voltage levels, see the 7 Series FPGAs SelectIO Resources User Guide  (UG471\n).\nTable  11: Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOCM(3)VOD(4)\nV, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max V, Min V, Typ V, Max\nBLVDS_25 0.300 1.200 1.425 0.100 – – – 1.250  – Note 5\nMINI_LVDS_25 0.300 1.200 VCCAUX 0.200 0.400 0.600 1.000 1.200 1.400 0.300 0.450 0.600\nPPDS_25 0.200 0.900 VCCAUX 0.100 0.250 0.400 0.500 0.950 1.400 0.100 0.250 0.400\nRSDS_25 0.300 0.900 1.500 0.100 0.350 0. 600 1.000 1.200 1.400 0.100 0.350 0.600\nTMDS_33 2.700 2.965 3.230 0.150 0.675 1.200 VCCO–0.405 VCCO–0.300 VCCO–0.190 0.400 0.600 0.800\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q–Q ).\n3. VOCM is the output common mode voltage.\n4. VOD is the output differential voltage (Q–Q ).\n5. VOD for BLVDS will vary significantly depending on topology and loading.\n6. LVDS_25 is specified in Table 13 .\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 12LVDS DC Specifications (LVDS_25)Table  12: Complementary Differential SelectIO DC Input and Output Levels\nI/O StandardVICM(1)VID(2)VOL(3)VOH(4)IOL IOH\nV, Min V,Typ V, Max V,Min V, Max V, Max V, Min mA, Max mA, Min\nDIFF_HSTL_I 0.300 0.750 1.125 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_I_18 0.300 0. 900 1.425 0.100 – 0.400 VCCO–0.400 8.00 –8.00\nDIFF_HSTL_II 0.300 0.75 0 1.125 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSTL_II_18 0.300 0.900 1.425 0.100 – 0.400 VCCO–0.400 16.00 –16.00\nDIFF_HSUL_12 0.300 0.600 0.850 0.100 – 20% VCCO 80% VCCO 0.100 –0.100\nDIFF_MOBILE_DDR 0.300 0.900 1.425 0.100 – 10% VCCO 90% VCCO 0.100 –0.100\nDIFF_SSTL135 0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 13.0 –13.0\nDIFF_SSTL135_R 0.300 0.675 1.000 0.100 – (VCCO/2) – 0.150 (VCCO/2) + 0.150 8.9 –8.9\nDIFF_SSTL15 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 13.0 –13.0\nDIFF_SSTL15_R 0.300 0.750 1.125 0.100 – (VCCO/2) – 0.175 (VCCO/2) + 0.175 8.9 –8.9\nDIFF_SSTL18_I 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.470 (VCCO/2) + 0.470 8.00 –8.00\nDIFF_SSTL18_II 0.300 0.900 1.425 0.100 – (VCCO/2) – 0.600 (VCCO/2) + 0.600 13.4 –13.4\nNotes: \n1. VICM is the input common mode voltage.\n2. VID is the input differential voltage (Q–Q ).\n3. VOL is the single-ended low-output voltage.\n4. VOH is the single-ended high-output voltage.\nTable  13: LVDS_25 DC Specifications(1)\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply voltage 2.375 2.5 2.625 V\nVOH Output High voltage for Q and Q RT = 100\uf057 across Q and Q  signals – – 1.675 V\nVOL Output Low voltage for Q and Q RT = 100\uf057 across Q and Q  signals 0.700 – – V\nVODIFFDifferential output voltage:\n(Q – Q ), Q = High \n(Q–Q ) ,  Q =H i g hRT = 100\uf057 across Q and Q  signals 247 350 600 mV\nVOCM Output common-mode voltage RT = 100\uf057 across Q and Q  signals 1.00 1.25 1.425 V\nVIDIFFDifferential input voltage:\n(Q – Q ), Q = High\n(Q–Q ) ,  Q =H i g h100 350 600 mV\nVICM Input common-mode voltage 0.3 1.2  1.500 V\nNotes:\n1. Differential inputs for LVDS_25 can be placed in banks with VCCO levels that are different from the required level for outputs. Consult the \n7 Series FPGAs SelectIO Resources User Guide  (UG471 ) for more information.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 13AC Switching Characteristics\nAll values represented in this data sheet are based on th e speed specifications in the ISE® Design Suite 14.7 and \nVivado® Design Suite 2016.3 as outlined in Table 14 .\nSwitching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or \nProduction. Each designatio n is defined as follows:\nAdvance Product Specification\nThese specifications are based on simulations only and are typi cally available soon after device design specifications are \nfrozen. Although speed grades with this designation are considered relatively stab le and conservative, some under-reporting \nmight still occur.\nPreliminary Produc t Specification\nThese specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with \nthis designation are intended to give a be tter indication of the expected performanc e of production silicon. The probability \nof under-reporting delays is greatly reduced as compared to Advance data.\nProduction Product Specification\nThese specifications are released once enough production silicon of a particular device family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subs equent changes. Typi cally, the slowest \nspeed grades transition to Production before faster speed grades.\nTesting of AC Switching Characteristics\nInternal timing parameters are derived from measuring inte rnal test patterns. All AC switching characteristics are \nrepresentative of worst-case supply volt age and junction temperature conditions.\nFor more specific, more precise, and worst-case guaranteed data , use the values reported by th e static timing analyzer and \nback-annotate to the simulation net list. Unless othe rwise noted, values apply to all Zynq-7000 devices.\nSpeed Grade Designations\nSince individual family members are prod uced at different times, the migration from one category to another depends \ncompletely on the status of the fa brication process for each device. Table 15  correlates the current st atus of each Zynq-7000 \ndevice on a per speed grade basis.Table  14: Zynq-7000 SoC Speed Specification Version By Device\nISE 14.7 Vivado 2016.3 Device\n1.08 1.11 XC7Z010  and XC7Z020\nN/A 1.11 XC7Z007S , XC7Z012S , XC7Z014S , and XC7Z015\n1.06 1.09 XA7Z010  and XA7Z020\n1.06 1.10 XQ7Z020\nTable  15: Zynq-7000 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC7Z007S -2E, -2I, -1C, -1I\nXC7Z012S -2E, -2I, -1C, -1I\nXC7Z014S -2E, -2I, -1C, -1I\nXC7Z010 -3E, -2E, -2I, -1C, -1I, -1LI\nXC7Z015 -3E, -2E, -2I, -1C, -1I, -1LI\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 14Production Silicon and Software Status\nIn some cases, a particular family memb er (and speed grade) is released to production before a speed specification is \nreleased with the correct label (Advance, Preliminary, Producti on). Any labeling discrepancies are corrected in subsequent \nspeed specification releases.\nTable 16  lists the production released Zynq-7000 device, speed grade, and the minimum corre sponding supported speed \nspecification version and software revision s. The software and speed specifications listed are the minimum releases required \nfor production. All subsequent releases of software and speed specifications are valid.\nSelecting the Correct Speed Grade and Voltage in the Vivado Tools\nIt is important to select the correct devi ce speed grade and voltage in the Vivado to ols for the device that you are selecting.\nTo select the -3, -2, or -1 (PL 1.0V) speed specifications in the Vivado tools, select the Zynq-7000 , XA Zynq-7000 , or \nDefense Grade Zynq-7000  sub-family, and then select the part name that is the device name followed by the package name \nfollowed by the speed grade. For example, select the xc7z020clg484-3  part name for the XC7Z020 device in the CLG484 \npackage and -3 speed grade.XC7Z020 -3E, -2E, -2I, -1C, -1I, -1LI\nXA7Z010 -1I, -1Q\nXA7Z020 -1I, -1Q\nXQ7Z020 -2I, -1I, -1Q, -1LI\nTable  16: Zynq-7000 Device Production Software and Speed Specification Release\nDeviceSpeed Grade Designations\n-3E -2E -2I -1C -1I -1LI -1Q\nXC7Z007S N/A Vivado tools 2016.3 v1.11 N/A N/A\nXC7Z012S N/A Vivado tools 2016.3 v1.11 N/A N/A\nXC7Z014S N/A Vivado tools 2016.3 v1.11 N/A N/A\nXC7Z010 ISE tools 14.5 \nv1.06 and \nVivado tools 2013.1\nv1.06ISE tools 14.4 and the 14.4 device pack v1.05\nand Vivado tools 2013.1 v1.06Vivado tools \n2014.4 v1.11N/A\nXC7Z015Vivado tools 2013.4 v1.09Vivado tools \n2014.4 v1.11N/A\nXC7Z020 ISE tools 14.5 \nv1.06 and \nVivado tools 2013.1\nv1.06ISE tools 14.4 and the 14.4 device pack v1.05\nand Vivado tools 2013.1 v1.06Vivado tools \n2014.4 v1.11N/A\nXA7Z010\nN/AISE tools 14.5 \nv1.04 and \nVivado tools 2013.1\nv1.04N/AISE tools 14.6 \nv1.05 and \nVivado tools 2013.2\nv1.05\nXA7Z020\nN/AISE tools 14.5 \nv1.04 and \nVivado tools 2013.1\nv1.04N/AISE tools 14.6 \nv1.05 and \nVivado tools 2013.2\nv1.05\nXQ7Z020\nN/AISE tools 14.6\nv1.05 and \nVivado tools 2013.2\nv1.05N/AISE tools 14.6 \nv1.05 and \nVivado tools 2013.2\nv1.05Vivado tools \n2015.4 v1.10ISE tools 14.7\nv1.06 and \nVivado tools 2013.3\nv1.06Table  15: Zynq-7000 Device Speed Grade Designations (Cont’d)\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 15To select the -1LI (PL 0.95V) speed specific ations in the Vivado tools, select the Zynq-7000  sub-family and then select the \npart name that is the device name followed by an i followed by the package name followe d by the speed grade. For example, \nselect the xc7z020iclg484-1L  part name for the XC7Z020 device in the CLG 484 package and -1LI (PL 0.95V) speed grade. \nThe -1LI (PL 0.95V) speed specificatio ns are not supported in the ISE tools.\nA similar part naming co nvention applies to the speed specifications selection in the ISE tools for supported devices. See \nTable 16  for the subset of the Zynq-7000 devices supported in the ISE tools.\nPS Performance Characteristics\nFor further design requirem ent details, refer to the Zynq-7000 SoC Technical Reference Manual  (UG585 ).\nTable  17: CPU Clock Domains Performance\nSymbol Clock Ratio DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFCPU_6X4X_621_MAX(1)\n6:2:1Maximum CPU clock frequency 866 766 667 667 MHz\nFCPU_3X2X_621_MAX Maximum CPU_3X clock frequency 433 383 333 333 MHz\nFCPU_2X_621_MAX Maximum CPU_2X clock frequency 288 255 222 222 MHz\nFCPU_1X_621_MAX Maximum CPU_1X clock frequency 144 127 111 111 MHz\nFCPU_6X4X_421_MAX(1)\n4:2:1Maximum CPU clock frequency 710 600 533 533 MHz\nFCPU_3X2X_421_MAX Maximum CPU_3X clock frequency 355 300 267 267 MHz\nFCPU_2X_421_MAX Maximum CPU_2X clock frequency 355 300 267 267 MHz\nFCPU_1X_421_MAX Maximum CPU_1X clock frequency 178 150 133 133 MHz\nNotes:\n1. The maximum frequency during BootROM execution is 500 MHz across all speed specifications.\nTable  18: PS DDR Clock Domains Performance(1)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFDDR3_MAX Maximum DDR3 interface performance 1066 1066 1066 1066 Mb/s\nFDDR3L_MAX Maximum DDR3L interface performance 1066 1066 1066 1066 Mb/s\nFDDR2_MAX Maximum DDR2 interface performance 800 800 800 800 Mb/s\nFLPDDR2_MAX Maximum LPDDR2 interface performance 800 800 800 800 Mb/s\nFDDRCLK_2XMAX Maximum DDR_2X clock frequency 444 408 355 355 MHz\nNotes: \n1. All performance numbers apply to both internal and external VREF configurations.\nTable  19: PS-PL Interface Performance\nSymbol Description Min Max Units\nFEMIOGEMCLK EMIO gigabit Ethernet controll er maximum frequency – 125 MHz\nFEMIOSDCLK EMIO SD controller maximum frequency – 25 MHz\nFEMIOSPICLK EMIO SPI controller maximum frequency – 25 MHz\nFEMIOJTAGCLK EMIO JTAG controller maximum frequency – 20 MHz\nFEMIOTRACECLK EMIO trace controller maximum frequency – 125 MHz\nFFTMCLK Fabric trace monitor maximum frequency – 125 MHz\nFEMIODMACLK DMA maximum frequency – 100 MHz\nFAXI_MAX Maximum AXI interface performance – 250 MHz\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 16PS Switching Characteristics\nClocks\nResets\nThe PS_POR_B deassertion must meet the following requiremen ts to avoid coinciding with the secure lockdown window. \nFigure 1  shows the timing relationship between PS_POR_B and the last power supply ramp (VCCINT , VCCBRAM , VCCAUX , or VCCO \nin bank 0). TSLW minimum and maximum parameters define the beginning  and end, respectively, of the secure lockdown \nwindow relative to the last PL power supply reaching 250 mV. The PS_POR_B must not be deasserted within the secure lockdown window.Table  20: System Reference Clock Input Requirements\nSymbol Description Min Typ Max Units\nTJTPSCLK PS_CLK RMS clock jitter tolerance – – ±0.5 %\nTDCPSCLK PS_CLK duty cycle 40 – 60 %\nTRFPSCLK PS_CLK rise and fall time – – 6 ns\nFPSCLK PS_CLK frequency 30 – 60 MHz\nTable  21: PS PLL Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTLOCK_PSPLL PLL maximum lock time 60 60 60 60 µs\nFPSPLL_MAX PLL maximum output frequency 2000 1800 1600 1600 MHz\nFPSPLL_MIN PLL minimum output frequency 780 780 780 780 MHz\nTable  22: PS Reset Assertion Timing Requirements\nSymbol Description Min Typ Max Units\nTPSPOR Required PS_POR_B assertion time(1) 100 – – µs\nTPSRST Required PS_SRST_B assertion time 3 – – PS_CLK Clock Cycles\nNotes:\n1. PS_POR_B needs to be asserted Low until TPSPOR  after PS supply voltages reach minimum levels.\nX-Ref Target - Figure 1\nFigure 1: PS_POR_B and Power Supply Ramp Timing RequirementsPS_POR_B\nLast Ramping PL SupplySecure Lockdown Window\nDo not de assert PS_POR_B TSLW(min)TSLW(m ax)\n250 mV\nDS187_22_022015\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 17PS Configuration\nDDR Memory Interfaces\n Table  23: PS Reset/Power Supply Timing Requirements\nSymbol DescriptionPS_CLK Frequency \n(MHz)Min Max Units\nTSLW(1) 128 KB CRC eFUSE disabled and PLL enabled.\nDefault configuration30 12 39 ms\n33.33 12 40 ms\n60 13 40 ms\n128 KB CRC eFUSE disabled and PLL in bypass. 30 –32 13 ms\n33.33 –27 13 ms\n60 –9 25 ms\n128 KB CRC eFUSE enabled and PLL enabled.(2)30 –19 9 ms\n33.33 –16 12 ms\n60 –3 25 ms\n128 KB CRC eFUSE enabled and PLL in bypass.(2)30 –830 –788 ms\n33.33 –746 –705 ms\n60 –408 –374 ms\nNotes:\n1. Valid for power supply ramp times of less than 6 ms. For ramp times longer than 6 ms, see the BootROM Performance section of th e \nZynq-7000 SoC Technical Reference Manual  (UG585 ).\n2. If any PS and PL power supplies are tied together, observe the PS_POR_B assertion time requirement (TPSPOR ) in Table 22  and its \naccompanying note.\nTable  24: Processor Configuration Access Port Switching Characteristics\nSymbol Description Min Typ Max Units\nFPCAPCKMaximum processor configuration access port (PCAP) \nfrequency–– 1 0 0 M H z\nTable  25: DDR3 Interface Switching Characteristics (1066 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2) Input data valid window 450 – ps\nTDQDS(3)Output DQ to DQS skew 131 – ps\nTDQDH(4)Output DQS to DQ skew 288 – ps\nTDQSS Output clock to DQS skew –0.11 0.09 TCK\nTCACK(5)Command/address output setup time with respect to CLK 532 – ps\nTCKCA(6)Command/address output hold time with respect to CLK 637 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 5 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses \nVIL(AC) to VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 18 \nTable  26: DDR3 Interface Switching Characteristics (800 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2) Input data valid window 500 – ps\nTDQDS(3)Output DQ to DQS skew 232 – ps\nTDQDH(4)Output DQS to DQ skew 401 – ps\nTDQSS Output clock to DQS skew –0.10 0.06 TCK\nTCACK(5)Command/address output setup time with respect to CLK 722 – ps\nTCKCA(6)Command/address output hold time with respect to CLK 882 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 5 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses \nVIL(AC) to VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nTable  27: DDR3L Interface Switching Characteristics (1066 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2)Input data valid window 450 – ps\nTDQDS(3) Output DQ to DQS skew 189 – ps\nTDQDH(4) Output DQS to DQ skew 267 – ps\nTDQSS Output clock to DQS skew –0.13 0.04 TCK\nTCACK(5) Command/address output setup time with respect to CLK 410 – ps\nTCKCA(6) Command/address output hold time with respect to CLK 629 – ps\nNotes: \n1. Recommended VCCO_DDR = 1.35V ±5%.\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses VIL(AC) \nto VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nTable  28: DDR3L Interface Switching Characteristics (800 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2)Input data valid window 500 – ps\nTDQDS(3) Output DQ to DQS skew 321 – ps\nTDQDH(4) Output DQS to DQ skew 380 – ps\nTDQSS Output clock to DQS skew –0.12 0.04 TCK\nTCACK(5) Command/address output setup time with respect to CLK 636 – ps\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 19 TCKCA(6)Command/address output hold time with respect to CLK 853 – ps\nNotes: \n1. Recommended VCCO_DDR = 1.35V ±5%.\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses \nVIL(AC) to VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nTable  29: LPDDR2 Interface Switching Characteristics (800 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2)Input data valid window 500 – ps\nTDQDS(3) Output DQ to DQS skew 196 – ps\nTDQDH(4) Output DQS to DQ skew 328 – ps\nTDQSS Output clock to DQS skew 0.90 1.06 TCK\nTCACK(5) Command/address output setup time with respect to CLK 202 – ps\nTCKCA(6)Command/address output hold time with respect to CLK 353 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 2 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses VIL(AC) \nto VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nTable  30: LPDDR2 Interface Switching Characteristics (400 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2) Input data valid window 500 – ps\nTDQDS(3) Output DQ to DQS skew 664 – ps\nTDQDH(4)Output DQS to DQ skew 766 – ps\nTDQSS Output clock to DQS skew 0.90 1.06 TCK\nTCACK(5) Command/address output setup time with respect to CLK 731 – ps\nTCKCA(6)Command/address output hold time with respect to CLK 907 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 2 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses VIL(AC) \nto VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.Table  28: DDR3L Interface Switching Characteristics (800 Mb/s)(1) (Cont’d)\nSymbol Description Min Max Units\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 20 \nTable  31: DDR2 Interface Switching Characteristics (800 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2) Input data valid window 500 – ps\nTDQDS(3)Output DQ to DQS skew 147 – ps\nTDQDH(4)Output DQS to DQ skew 376 – ps\nTDQSS Output clock to DQS skew –0.07 0.08 TCK\nTCACK(5)Command/address output setup time with respect to CLK 732 – ps\nTCKCA(6)Command/address output hold time with respect to CLK 938 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 8 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses \nVIL(AC) to VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nTable  32: DDR2 Interface Switching Characteristics (400 Mb/s)(1)\nSymbol Description Min Max Units\nTDQVALID(2)Input data valid window 500 – ps\nTDQDS(3)Output DQ to DQS skew 385 – ps\nTDQDH(4) Output DQS to DQ skew 662 – ps\nTDQSS Output clock to DQS skew –0.11 0.06 TCK\nTCACK(5)Command/address output setup time with respect to CLK 1760 – ps\nTCKCA(6) Command/address output hold time with respect to CLK 1739 – ps\nNotes: \n1. Recommended VCCO_DDR =1 . 8 V± 5 % .\n2. Measurement is taken from VREF to VREF.\n3. Measurement is taken from either the rising edge of DQ that crosses VIH(AC) or the falling edge of DQ that crosses VIL(AC) to VREF of DQS.\n4. Measurement is taken from either the rising edge of DQ that crosses VIL(DC) or the falling edge of DQ that crosses VIH(DC) to VREF of DQS.\n5. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIH(AC) or the falling edge of CMD/ADDR that crosses \nVIL(AC) to VREF of CLK.\n6. Measurement is taken from either the rising edge of CMD/ADDR that crosses VIL(DC) or the falling edge of CMD/ADDR that crosses \nVIH(DC) to VREF of CLK.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 21X-Ref Target - Figure 2\nFigure 2: DDR Output Timing Diagram\nX-Ref Target - Figure 3\nFigure 3: DDR Input Timing DiagramWrite NOP NOP NOP NOP\nBank, Col n\nD0 D1 D 3TDQDH\nTDQD STDQDH\nTDQD STDQSSTCKCA\nTCACKTCKCA\nTCACK\nDS187_01_01221 3CLKCLK\nComm and\nAddre ss\nDQS\nDQS\nDQ D2\nD0 D1 D2 D3TDQVALIDCLKCLK\nDQS\nDQS\nDQ\nDS187_02_01221 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 22Static Memory Controller\nTable  33: SMC Interface Delay Characteristics(1)(2)\nSymbol Description Min Max Units\nTNANDDOUT NAND_IO output delay from last  register to pad 4.12 6.45 ns\nTNANDALE NAND_ALE output delay from last register to pad 5.08 6.33 ns\nTNANDCLE NAND_CLE output delay from last register to pad 4.87 6.40 ns\nTNANDWE NAND_WE_B output delay from last register to pad 4.69 5.89 ns\nTNANDRE NAND_RE_B output delay from last register to pad 5.12 6.44 ns\nTNANDCE NAND_CE_B output delay from last register to pad 4.68 5.89 ns\nTNANDDIN NAND_IO setup time and input delay fr om pad to first register 1.48 3.09 ns\nTNANDBUSY NAND_BUSY setup time and input delay from pad to first register 2.48 3.33 ns\nTSRAMA SRAM_A output delay from last register to pad 3.94 5.73 ns\nTSRAMDOUT SRAM_DQ output delay from last register to pad 4.66 6.45 ns\nTSRAMCE SRAM_CE output delay from last register to pad 4.57 5.95 ns\nTSRAMOE SRAM_OE_B output delay from last register to pad 4.79 6.13 ns\nTSRAMBLS SRAM_BLS_B output delay from last register to pad 5.25 6.74 ns\nTSRAMWE SRAM_WE_B output delay from last register to pad 5.12 6.48 ns\nTSRAMDIN SRAM_DQ setup time and input delay fr om pad to first register 1.93 3.05 ns\nTSRAMWAIT SRAM_WAIT setup time and input delay from pad to first register 2.26 3.15 ns\nFSMC_REF_CLK SMC reference clock frequency – 100 MHz\nNotes:\n1. All parameters do not include the package flight time and register controlled delays.\n2. Refer to the Arm® PrimeCell® Static Memory Controller (PL3 50 series) Technical Reference Manual for more SMC timing details.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 23Quad‐SPI Interfaces\nTable  34: Quad-SPI Interface Switching Characteristics\nSymbol DescriptionLoad \nConditionsMin Max Units\nFeedback Clock Enabled\nTDCQSPICLK1 Quad-SPI clock duty cycle All(1)(2) 44 56 %\nTQSPICKO1 Data and slave select output delay15 pF(1) –0.10(3) 2.30\nns\n30 pF(2)–1.00 3.80\nTQSPIDCK1 Input data setup time15 pF(1)2.00 –\nns\n30 pF(2) 3.30 –\nTQSPICKD1 Input data hold time15 pF(1)1.30 –\nns\n30 pF(2)1.50 –\nTQSPISSCLK1 Slave select asserted to  next clock edge All(1)(2) 1– FQSPI_REF_CLK cycle\nTQSPICLKSS1 Clock edge to slave select deasserted All(1)(2)1– FQSPI_REF_CLK cycle\nFQSPICLK1 Quad-SPI device clock frequency15 pF(1)– 100(4)\nMHz\n30 pF(2) –7 0(4)\nFeedback Clock Disabled\nTDCQSPICLK2 Quad-SPI clock duty cycle All(1)(2)44 56 %\nTQSPICKO2 Data and slave select output delay 15 pF(1) –0.10 3.80 ns\n30 pF(2) –1.00 3.80 ns\nTQSPIDCK2 Input data setup time All(1)(2)6– n s\nTQSPICKD2 Input data hold time All(1)(2) 12.5 – ns\nTQSPISSCLK2 Slave select asserted to  next clock edge All(1)(2) 1– FQSPI_REF_CLK cycle\nTQSPICLKSS2 Clock edge to slave select deasserted All(1)(2)1– FQSPI_REF_CLK cycle\nFQSPICLK2 Quad-SPI device clock frequency All(1)(2) –4 0 M H z\nFeedback Clock Enab led or Disabled\nFQSPI_REF_CLK Quad-SPI reference clock frequency All(1)(2)–2 0 0 M H z\nNotes:\n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength , 15 pF loads, feedback clock pin has no load. Quad-SPI single sl ave select \n4-bit I/O mode.\n2. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 30 pF loads in 4-bit stacked I/O configuration, feedback clock pin has no \nload. Quad-SPI single slave select 4-bit I/O mode.\n3. The TQSPICKO1  is an effective value. Use it to compute the available memory device input setup and hold timing budgets based on the given \ndevice clock-out duty-cycle limits.\n4. Requires appropriate component selection/board design.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 24X-Ref Target - Figure 4\nFigure 4: Quad-SPI Interface (Feedback Clock Enabled) Timing Diagram\nX-Ref Target - Figure 5\nFigure 5: Quad-SPI Interface (Feedback Clock Disabled) Timing DiagramQSPI{1,0}_ SS_B\nQSPI_SCLK_OUT\n CPOL = 0\nQSPI{1,0}_IO_[ 3,0]QSPI_SCLK_OUT\n CPOL = 1\nDS187_03_110515TQSPICKO1TQSPISSCLK1TQSPISSCLK1TQSPICLK SS1\nTQSPICLK SS1\nTQSPIDCK1TQSPICKD1\nOUT1 OUT0 INn-2 INn-1 INn\nOUT0 OUT1 INn-1QSPI{1,0}_ SS_B\nQSPI_SCLK_OUT\n(CPOL = 0)\nQSPI_SCLK_OUT\n(CPOL = 1)\nQSPI{0,1}_IO_[ 3:0]TQSPICKD2TQSPIDCK2 TQSPICKO2TQSPICLK SS2 TQSPISSCLK2TQSPICLK SS2 TQSPISSCLK2\nINn\nDS187_04_110515\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 25ULPI Interfaces\nTable  35: ULPI Interface Clock Receiving Mode Switching Characteristics(1)(2)\nSymbol Description Min Typ Max Units\nTULPIDCK Input setup to ULPI clock, all inputs 3.00 – – ns\nTULPICKD Input hold to ULPI clock, all inputs 1.00 – – ns\nTULPICKO ULPI clock to output vali d, all outputs 1.70 – 8.86 ns\nFULPICLK ULPI device clock frequency – 60 – MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads, 60 MHz device clock frequency. \n2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional ext ernal clock jitter.\nX-Ref Target - Figure 6\nFigure 6:  ULPI Interface Timing DiagramTULPICKOTULPICKOTULPICKD TULPIDCKTULPICKD TULPIDCKUSB{0,1}_ULPI_CLK\nUSB{0,1}_ULPI_DATA[7:0] (Inp ut)\nUSB{0,1}_ULPI_DIR,\nUSB{0,1}_ULPI_NXT\nUSB{0,1}_ULPI_ STP\nUSB{0,1}_ULPI_DATA[7:0] (O utput)\nDS187_05_02101 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 26RGMII and MDIO Interfaces\nTable  36: RGMII and MDIO Interface Switching Characteristics(1)(2)(3)\nSymbol Description Min Typ Max Units\nTDCGETXCLK Transmit clock duty cycle 45 – 55 %\nTGEMTXCKO RGMII_TX_D[3:0], RGMII_TX_CTL output clock to out time –0.50 – 0.50 ns\nTGEMRXDCK RGMII_RX_D[3:0], RGMII_RX_CTL input setup time 0.80 – – ns\nTGEMRXCKD RGMII_RX_D[3:0], RGMII_RX_CTL input hold time 0.80 – – ns\nTMDIOCLK MDC output clock period 400 – – ns\nTMDIOCKH MDC clock High time 160 – – ns\nTMDIOCKL MDC clock Low time 160 – – ns\nTMDIODCK MDIO input data setup time 80 – – ns\nTMDIOCKD MDIO input data hold time 0 – – ns\nTMDIOCKO MDIO data output delay –20 – 170 ns\nFGETXCLK RGMII_TX_CLK transmit clock frequency – 125 – MHz\nFGERXCLK RGMII_RX_CLK receive clock frequency –  125 – MHz\nFENET_REF_CLK Ethernet reference clock frequency –  125 – MHz\nNotes:\n1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads. Values in this table are specified during 1000 Mb/s  operation.\n2. LVCMOS25 slow slew rate and LVCMOS33 are not supported.\n3. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional ext ernal clock jitter.\nX-Ref Target - Figure 7\nFigure 7:  RGMII Interface Timing DiagramRGMII_TX_CLK\nMDIO_CLKRGMII_RX_CLKTGEMTXCKO\nTMDIOCKH TMDIOCLK TMDIOCKLTGEMRXCKDRGMII_TX_D[ 3:0] \nRGMII_TX_CTL\nRGMII_RX_D[ 3:0]\nRGMII_RX_CTLTGEMRXDCK\nTMDIOCKD\nMDIO_IO (Inp ut)TMDIODCK\nDS187_06_02101 3MDIO_IO (O utput)TMDIOCKO\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 27SD/SDIO Interfaces\nTable  37: SD/SDIO Interface High Speed Mode Switching Characteristics(1)\nSymbol Description Min Typ Max Units\nTDCSDHSCLK SD device clock duty cycle – 50 – %\nTSDHSCKO Clock to output delay, all outputs 2.00 – 12.00 ns\nTSDHSDCK Input setup time, all inputs 3.00 – – ns\nTSDHSCKD Input hold time, all inputs 1.05 – – ns\nFSD_REF_CLK SD reference clock frequency – – 125 MHz\nFSDHSCLK High speed mode SD device clock frequency 0 – 50 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nX-Ref Target - Figure 8\nFigure 8: SD/SDIO Interface High Speed Mode Timing Diagram\nTable  38: SD/SDIO Interface Switching Characteristics(1)\nSymbol Description Min Typ Max Units\nTDCSDSCLK SD device clock duty cycle – 50 – %\nTSDSCKO Clock to output delay, all outputs 2.00 – 12.00 ns\nTSDSDCK Input setup time, all inputs 4.00 – – ns\nTSDSCKD Input hold time, all inputs 3.00 – – ns\nFSD_REF_CLK SD reference clock frequency – – 125 MHz\nFSDIDCLK Clock frequency in identification mode – – 400 KHz\nFSDSCLK Standard mode SD device clock frequency 0 – 25 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nX-Ref Target - Figure 9\nFigure 9: SD/SDIO Interface Standard Mode Timing DiagramTSDHSCKOTSDHSCKD TSDHSDCKSD{0,1}_CLK\nSD{0,1}_DATA[ 3:0],\nSD{0,1}_CMD (inp ut)\nSD{0,1}_DATA[ 3:0],\nSD{0,1}_CMD (o utput)\nDS187_07_02101 3\nDS191_10 8_030113TSDSCKOTSDSCKD TSDSDCKSD{0,1}_CLK\nSD{0,1}_DATA[ 3:0],\nSD{0,1}_CMD (inp ut)\nSD{0,1}_DATA[ 3:0],\nSD{0,1}_CMD (o utput)\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 28I2C Interfaces\nTable  39: I2C Fast Mode Interface Switching Characteristics(1)\nSymbol Description Min Typ Max Units\nTDCI2CFCLK I2C{0,1}SCL duty cycle – 50 – %\nTI2CFCKO I2C{0,1}SDAO clock to out delay – – 900 ns\nTI2CFDCK I2C{0,1}SDAI setup time 100 – – ns\nFI2CFCLK I2C{0,1}SCL clock frequency – – 400 KHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nX-Ref Target - Figure 10\nFigure 10:  I2C Fast Mode Interface Timing Diagram\nTable  40: I2C Standard Mode Interface Switching Characteristics(1)\nSymbol Description Min Typ Max Units\nTDCI2CSCLK I2C{0,1}SCL duty cycle – 50 – %\nTI2CSCKO I2C{0,1}SDAO clock to out delay – – 3450 ns\nTI2CSDCK I2C{0,1}SDAI setup time 250 – – ns\nFI2CSCLK I2C{0,1}SCL clock frequency – – 100 KHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nX-Ref Target - Figure 11\nFigure 11:  I2C Standard Mode Interface Timing DiagramTI2CFCKOTI2CFDCK\nDS187_08_02101 3I2C{0,1} SCL\nI2C{0,1} SDAI\nI2C{0,1} SDAO\nTI2CSCKOTI2CSDCK\nDS187_09_02101 3I2C{0,1} SCL\nI2C{0,1} SDAI\nI2C{0,1} SDAO\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 29SPI Interfaces\nTable  41: SPI Master Mode Interface Switching Characteristics(1)\nSymbol Description Min Typ Max Units\nTDCMSPICLK SPI master mode clock duty cycle – 50 – %\nTMSPIDCK Input setup time for SPI {0,1}_MISO 2.00 – – ns\nTMSPICKD Input hold time for SPI {0,1}_MISO 8.20 – – ns\nTMSPICKO Output delay for SPI {0,1}_MOSI and SPI {0,1}_SS –3.10 – 3.90 ns\nTMSPISSCLK Slave select asserted to first active clock edge 1 – – FSPI_REF_CLK  cycles\nTMSPICLKSS Last active clock edge to slave select deasserted 0.5 – – FSPI_REF_CLK  cycles\nFMSPICLK SPI master mode device clock frequency – – 50.00 MHz\nFSPI_REF_CLK SPI reference clock frequency – – 200.00 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nX-Ref Target - Figure 12\nFigure 12: SPI Master (CPHA = 0) Interface Timing Diagram\nX-Ref Target - Figure 13\nFigure 13: SPI Master (CPHA = 1) Interface Timing DiagramDn Dn–1 Dn–2 Dn–3 D0\nDn Dn–1 Dn–2TMSPICKD\nTMSPIDCKTMSPICKOTMSPICLK SSTMSPISSCLKSPI{0,1}_ SS\nSPI{0,1}_CLK (CPOL=0)\nSPI{0,1}_CLK (CPOL=1)\nSPI{0,1}_MO SI\nSPI{0,1}_MI SO\nDS187_10_02101 3\nDn Dn–1 Dn–2 Dn–3 D0\nDn Dn–1 Dn–2 Dn–3 D0TMSPICKD\nTMSPIDCKTMSPICKOTMSPICLK SSTMSPISSCLKSPI{0,1}_ SS\nSPI{0,1}_CLK (CPOL=0)\nSPI{0,1}_CLK (CPOL=1)\nSPI{0,1}_MO SI\nSPI{0,1}_MI SO\nDS187_11_02101 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 30Table  42: SPI Slave Mode Interface Switching Characteristics(1)(2)\nSymbol Description Min Max Units\nTSSPIDCK Input setup time for SPI {0,1}_MOSI and SPI {0,1}_SS 1 – FSPI_REF_CLK  cycles\nTSSPICKD Input hold time for SPI {0,1}_MOSI and SPI {0,1}_SS 1 – FSPI_REF_CLK  cycles\nTSSPICKO Output delay for SPI {0,1}_MISO 0 2.6 FSPI_REF_CLK  cycles\nTSSPISSCLK Slave select asserted to first active clock edge 1 – FSPI_REF_CLK  cycles\nTSSPICLKSS Last active clock edge to slave select deasserted 1 – FSPI_REF_CLK  cycles\nFSSPICLK SPI slave mode device clock frequency – 25 MHz\nFSPI_REF_CLK SPI reference clock frequency – 200 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\n2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional ext ernal clock jitter.\nX-Ref Target - Figure 14\nFigure 14: SPI Slave (CPHA = 0) Interface Timing Diagram\nX-Ref Target - Figure 15\nFigure 15: SPI Slave (CPHA = 1) Interface Timing DiagramDn Dn–1 Dn–2 Dn–3 D0\nDn Dn–1 Dn–2 Dn–3 D0TSSPICKOTSSPICKD\nTSSPIDCKTSSPICLK SSTSSPISSCLKSPI{0,1}_ SS\nSPI{0,1}_CLK (CPOL=0)\nSPI{0,1}_CLK (CPOL=1)\nSPI{0,1}_MO SI\nSPI{0,1}_MI SO\nDS187_12_02101 3\nDn Dn–1 Dn–2 Dn–3 D0\nDn Dn–1 Dn–2 Dn–3 D0TSSPICKOTSSPICKD\nTSSPIDCKTSSPICLK SSTSSPISSCLKSPI{0,1}_ SS\nSPI{0,1}_CLK (CPOL=0)\nSPI{0,1}_CLK (CPOL=1)\nSPI{0,1}_MO SI\nSPI{0,1}_MI SO\nDS187_13_02101 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 31CAN Interfaces\nPJTAG Interfaces\nUART InterfacesTable  43: CAN Interface Switching Characteristics(1)\nSymbol Description Min Max Units\nTPWCANRX Minimum receive pulse width 1 – µs\nTPWCANTX Minimum transmit pulse width 1 – µs\nFCAN_REF_CLKInternally sourced CAN reference clock frequency – 100 MHz\nExternally sourced CAN reference clock frequency – 40 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\nTable  44: PJTAG Interface(1)(2)\nSymbol Description Min Max Units\nTPJTAGDCK PJTAG input setup time 2.4 – ns\nTPJTAGCKD PJTAG input hold time 2.0 – ns\nTPJTAGCKO PJTAG clock to out delay – 12.5 ns\nTPJTAGCLK PJTAG clock frequency – 20 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.\n2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional ext ernal clock jitter.\nX-Ref Target - Figure 16\nFigure 16: PJTAG Interface Timing Diagram\nTable  45: UART Interface Switching Characteristics(1)\nSymbol Description Min Max Units\nBAUDTXMAX Maximum transmit baud rate – 1 Mb/s\nBAUDRXMAX Maximum receive baud rate – 1 Mb/s\nFUART_REF_CLK UART reference clock frequency – 100 MHz\nNotes: \n1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.PJTAGCLK\nPJTAGTM S, PJTAGTDI\nPJTAGTDOTPJTAGDCK TPJTAGCKD\nTPJTAGCKO\nDS187_14_02101 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 32GPIO Interfaces\nTrace Interface\nTriple Timer Counter Interface\nWatchdog TimerTable  46: GPIO Banks Switching Characteristics(1)\nSymbol Description Min Max Units\nTPWGPIOH Input high pulse width 10 x 1/cpu1x  – µs\nTPWGPIOL Input low pulse width 10 x 1/cpu1x  – µs\nNotes: \n1. Pulse width requirement for interrupt.\nX-Ref Target - Figure 17\nFigure 17: GPIO Interface Timing Diagram\nTable  47: Trace Interface Switching Characteristics(1)\nSymbol Description Min Max Units\nTTCECKO Trace clock to output delay, all outputs –1.4 1.5 ns\nTDCTCECLK Trace clock duty cycle 40 60 %\nFTCECLK Trace clock frequency  – 80 MHz\nNotes: \n1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads.\nTable  48: Triple Timer Counter interface Switching Characteristics(1)\nSymbol Description Min Max Units\nTPWTTCOCLK Triple timer counter output clock pulse width 2 x 1/cpu1x – ns\nFTTCOCLK Triple timer counter output clock frequency – cpu1x/4 MHz\nTTTCICLKH Triple timer counter input clock high pulse width 1.5 x 1/cpu1x – ns\nTTTCICLKL Triple timer counter input clock low pulse width 1.5 x 1/cpu1x – ns\nFTTCICLK Triple timer counter input clock frequency  – cpu1x/3 MHz\nNotes: \n1. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional ext ernal clock jitter.\nTable  49: Watchdog Timer Switching Characteristics\nSymbol Descripti on Min Max Units\nFWDTCLK(1) Watchdog timer input clock frequency  – 10 MHz\nNotes:\n1. Applies to external input clock through MIO pin only.TPWGPIOL TPWGPIOH\nGPIO\nDS187_15_02101 3\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 33PL Performance Characteristics\nThis section provides the performance ch aracteristics of some common functions and designs implemented in the PL. The \nnumbers reported here are worst-case valu es; they have all been fully characterize d. These values are subject to the same \nguidelines as the AC Switching Characteristics, page 13 .\nTable  50: PL Networking Applications Interface Performances\nDescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) 680 680 600 600 Mb/s\nDDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) 1250 1250 950 950 Mb/s\nSDR LVDS receiver (SFI-4.1)(1)680 680 600 600 Mb/s\nDDR LVDS receiver (SPI-4.2)(1) 1250 1250 950 950 Mb/s\nNotes: \n1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms domina te \ndeterministic performance.\nTable  51: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface \nGenerator(1)(2)\nMemory StandardSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\n4:1 Memory Controllers\nDDR3 1066(3)800 800 667 Mb/s\nDDR3L 800 800 667 N/A Mb/s\nDDR2 800 800 667 533 Mb/s\n2:1 Memory Controllers\nDDR3 800 700 620 620 Mb/s\nDDR3L 800 700 620 N/A Mb/s\nDDR2 800 700 620 533 Mb/s\nLPDDR2 667 667 533 400 Mb/s\nNotes: \n1. VREF tracking is required. For more information, see the Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions User \nGuide (UG586 ).\n2. When using the internal VREF, the maximum data rate is 800 Mb/s (400 MHz).\n3. The maximum PHY rate is 800 Mb/s in bank 13 of the XC7Z015, XC7Z020, XA7Z020, and XQ7Z020 devices.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 34PL Switching Characteristics\nIOB Pad Input/Output/3 ‐State\nTable 52  summarizes the values of standard-specific data input dela y adjustments, output delays terminating at pads (based \non standard), and 3-state delays.\n•TIOPI is described as the delay from IOB pad through the inpu t buffer to the I-pin of an IOB pad. The delay varies \ndepending on the capability of the SelectIO input buffer.\n•TIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies \ndepending on the capability of the SelectIO output buffer.\n•TIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an  IOB pad, when 3-state is \ndisabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM \ntermination turn-on time is always faster than TIOTP when the INTERMDISABLE pin is used.\nTable  52: IOB High Range (HR) Sw itching Characteristics\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n-3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q\nLVTTL_S4 1.26 1.34 1.41 1.53 3.80 3. 93 4.18 4.18 3.82 3.96 4.20 4.20 ns\nLVTTL_S8 1.26 1.34 1.41 1.53 3.54 3. 66 3.92 3.92 3.56 3.69 3.93 3.93 ns\nL V T T L _ S 1 2 1 . 2 61 . 3 41 . 4 11 . 5 33 . 5 23 . 6 53 . 9 03 . 9 03 . 5 43 . 6 83 . 9 13 . 9 1 n s\nL V T T L _ S 1 6 1 . 2 61 . 3 41 . 4 11 . 5 33 . 0 73 . 1 93 . 4 53 . 4 53 . 0 93 . 2 23 . 4 63 . 4 6 n sL V T T L _ S 2 4 1 . 2 61 . 3 41 . 4 11 . 5 33 . 2 93 . 4 13 . 6 73 . 6 73 . 3 13 . 4 43 . 6 83 . 6 8 n s\nLVTTL_F4 1.26 1.34 1.41 1.53 3.26 3. 38 3.64 3.64 3.28 3.41 3.65 3.65 ns\nLVTTL_F8 1.26 1.34 1.41 1.53 2.74 2. 87 3.12 3.12 2.76 2.90 3.13 3.13 ns\nL V T T L _ F 1 2 1 . 2 61 . 3 41 . 4 11 . 5 32 . 7 32 . 8 53 . 1 03 . 1 02 . 7 42 . 8 83 . 1 23 . 1 2 n s\nL V T T L _ F 1 6 1 . 2 61 . 3 41 . 4 11 . 5 32 . 5 62 . 6 82 . 9 32 . 9 32 . 5 72 . 7 12 . 9 52 . 9 5 n s\nL V T T L _ F 2 4 1 . 2 61 . 3 41 . 4 11 . 5 32 . 5 22 . 6 52 . 9 03 . 2 32 . 5 42 . 6 82 . 9 13 . 2 4 n sL V D S _ 2 5 0 . 7 30 . 8 10 . 8 80 . 8 91 . 2 91 . 4 11 . 6 71 . 6 71 . 3 11 . 4 41 . 6 81 . 6 8 n s\nMINI_LVDS_25 0.73 0.81 0.88 0.89 1.27 1.40 1.65 1.65 1.29 1.43 1.66 1.66 ns\nBLVDS_25 0.73 0.81 0.88 0.88 1.84 1. 96 2.21 2.76 1.85 1.99 2.23 2.77 ns\nRSDS_25 \n(point to point)0.73 0.81 0.88 0.89 1.27 1.40 1. 65 1.65 1.29 1.43 1.66 1.66 ns\nPPDS_25 0.73 0.81 0.88 0.89 1.29 1. 41 1.67 1.67 1.31 1.44 1.68 1.68 ns\nT M D S _ 3 3 0 . 7 30 . 8 10 . 8 80 . 9 21 . 4 11 . 5 41 . 7 91 . 7 91 . 4 31 . 5 71 . 8 01 . 8 0 n s\nPCI33_3 1.24 1.32 1.39 1.52 3.10 3.22 3.48 3.48 3.12 3.25 3.49 3.49 ns\nHSUL_12_S 0.67 0.75 0.82 0.88 1.81 1. 93 2.18 2.18 1.82 1.96 2.20 2.20 ns\nHSUL_12_F 0.67 0.75 0.82 0.88 1.29 1.41 1.67 1.67 1.31 1.44 1.68 1.68 ns\nDIFF_HSUL_12_S 0.68 0.76 0.83 0.86 1. 81 1.93 2.18 2.18 1.82 1.96 2.20 2.20 ns\nDIFF_HSUL_12_F 0.68 0.76 0.83 0.86 1. 29 1.41 1.67 1.67 1.31 1.44 1.68 1.68 ns\nM O B I L E _ D D R _ S 0 . 7 60 . 8 40 . 9 10 . 9 11 . 6 81 . 8 02 . 0 62 . 0 61 . 7 01 . 8 32 . 0 72 . 0 7 n sM O B I L E _ D D R _ F 0 . 7 60 . 8 40 . 9 10 . 9 11 . 3 81 . 5 11 . 7 61 . 7 61 . 4 01 . 5 41 . 7 71 . 7 7 n s\nDIFF_MOBILE_DDR_S 0.70 0.78 0.85 0.85 1.70 1.82 2.07 2.07 1.71 1.85 2.09 2.09 ns\nDIFF_MOBILE_DDR_F 0.70 0.78 0.85 0.85 1.45 1.57 1.82 1.82 1.46 1.60 1.84 1.84 nsHSTL_I_S 0.67 0.75 0.82 0.86 1.62 1. 74 1.99 1.99 1.63 1.77 2.01 2.01 ns\nHSTL_II_S 0.65 0.73 0.80 0.86 1.41 1 .54 1.79 1.79 1.43 1.57 1.80 1.81 ns\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 35HSTL_I_18_S 0.67 0.75 0.82 0.88 1.29 1.41 1.67 1.67 1.31 1.44 1.68 1.68 ns\nHSTL_II_18_S 0.66 0.75 0.81 0.88 1.41 1.54 1.79 1.79 1.43 1.57 1.80 1.80 nsDIFF_HSTL_I_S 0.68 0.76 0. 83 0.86 1.59 1.71 1.96 1. 96 1.60 1.74 1.98 1.98 ns\nDIFF_HSTL_II_S 0.68 0.76 0.83 0.86 1.5 11 . 6 31 . 8 81 . 8 81 . 5 21 . 6 61 . 9 01 . 9 0 n s\nDIFF_HSTL_I_18_S 0.71 0.79 0.86 0.86 1.38 1.51 1.76 1. 76 1.40 1.54 1.77 1.77 ns\nDIFF_HSTL_II_18_S 0.70 0. 78 0.85 0.88 1.46 1.58 1.84 1.84 1.48 1.61 1.85 1.85 ns\nHSTL_I_F 0.67 0.75 0.82 0.86 1.10 1. 22 1.48 1.49 1.12 1.25 1.49 1.51 ns\nHSTL_II_F 0.65 0.73 0.80 0.86 1.12 1 .24 1.49 1.49 1.13 1.27 1.51 1.51 ns\nHSTL_I_18_F 0.67 0.75 0.82 0.88 1.13 1.26 1.51 1.54 1.15 1.29 1.52 1.56 ns\nHSTL_II_18_F 0.66 0.75 0.81 0.88 1.12 1.24 1.49 1.51 1.13 1.27 1.51 1.52 ns\nDIFF_HSTL_I_F 0.68 0.76 0. 83 0.86 1.18 1.30 1.56 1. 56 1.20 1.33 1.57 1.57 ns\nDIFF_HSTL_II_F 0.68 0.76 0.83 0.86 1.2 11 . 3 31 . 5 91 . 5 91 . 2 31 . 3 61 . 6 01 . 6 0 n s\nDIFF_HSTL_I_18_F 0.71 0.79 0.86 0.86 1.21 1.33 1.59 1. 59 1.23 1.36 1.60 1.60 ns\nDIFF_HSTL_II_18_F 0.70 0. 78 0.85 0.88 1.21 1.33 1.59 1.59 1.23 1.36 1.60 1.60 ns\nLVCMOS33_S4 1.26 1.34 1.41 1.52 3.80 3.93 4.18 4.18 3.82 3.96 4.20 4.20 ns\nLVCMOS33_S8 1.26 1.34 1.41 1.52 3.52 3.65 3.90 3.90 3.54 3.68 3.91 3.91 ns\nLVCMOS33_S12 1.26 1.34 1.41 1.52 3.09 3.21 3.46 3.46 3.10 3.24 3.48 3.48 ns\nLVCMOS33_S16 1.26 1.34 1.41 1.52 3.40 3.52 3.77 3.78 3.42 3.55 3.79 3.79 nsLVCMOS33_F4 1.26 1.34 1.41 1.52 3.26 3.38 3.64 3.64 3.28 3.41 3.65 3.65 ns\nLVCMOS33_F8 1.26 1.34 1.41 1.52 2.74 2.87 3.12 3.12 2.76 2.90 3.13 3.13 ns\nLVCMOS33_F12 1.26 1.34 1.41 1.52 2.56 2.68 2.93 2.93 2.57 2.71 2.95 2.95 nsLVCMOS33_F16 1.26 1.34 1.41 1.52 2.56 2.68 2.93 3.06 2.57 2.71 2.95 3.07 ns\nLVCMOS25_S4 1.12 1.20 1.27 1.38 3.13 3.26 3.51 3.51 3.15 3.29 3.52 3.52 ns\nLVCMOS25_S8 1.12 1.20 1.27 1.38 2.88 3.01 3.26 3.26 2.90 3.04 3.27 3.27 ns\nLVCMOS25_S12 1.12 1.20 1.27 1.38 2.48 2.60 2.85 2.85 2.49 2.63 2.87 2.87 ns\nLVCMOS25_S16 1.12 1.20 1.27 1.38 2.82 2.94 3.20 3.20 2.84 2.97 3.21 3.21 ns\nLVCMOS25_F4 1.12 1.20 1.27 1.38 2.74 2.87 3.12 3.12 2.76 2.90 3.13 3.13 ns\nLVCMOS25_F8 1.12 1.20 1.27 1.38 2.18 2.30 2.56 2.56 2.20 2.33 2.57 2.57 ns\nLVCMOS25_F12 1.12 1.20 1.27 1.38 2.16 2.29 2.54 2.54 2.18 2.32 2.55 2.56 ns\nLVCMOS25_F16 1.12 1.20 1.27 1.38 2.01 2.13 2.39 2.63 2.03 2.16 2.40 2.65 nsLVCMOS18_S4 0.74 0.83 0.89 0.97 1.62 1.74 1.99 1.99 1.63 1.77 2.01 2.01 ns\nLVCMOS18_S8 0.74 0.83 0.89 0.97 2.18 2.30 2.56 2.56 2.20 2.33 2.57 2.57 ns\nLVCMOS18_S12 0.74 0.83 0.89 0.97 2.18 2.30 2.56 2.56 2.20 2.33 2.57 2.57 nsLVCMOS18_S16 0.74 0.83 0.89 0.97 1.52 1.65 1.90 1.90 1.54 1.68 1.91 1.91 nsLVCMOS18_S24 0.74 0.83 0.89 0.97 1.60 1.72 1.98 2.40 1.62 1.75 1.99 2.41 ns\nLVCMOS18_F4 0.74 0.83 0.89 0.97 1.45 1.57 1.82 1.82 1.46 1.60 1.84 1.84 ns\nLVCMOS18_F8 0.74 0.83 0.89 0.97 1.68 1.80 2.06 2.06 1.70 1.83 2.07 2.07 ns\nLVCMOS18_F12 0.74 0.83 0.89 0.97 1.68 1.80 2.06 2.06 1.70 1.83 2.07 2.07 ns\nLVCMOS18_F16 0.74 0.83 0.89 0.97 1.40 1.52 1.77 1.78 1.42 1.55 1.79 1.79 nsTable  52: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n-3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 36Table 53  specifies the values of TIOTPHZ  and TIOIBUFDISABLE . TIOTPHZ  is described as the delay from the T pin to the IOB pad \nthrough the output buffer of an IOB pad, when 3- state is enabled (i.e., a high impedance state). TIOIBUFDISABLE is described as \nthe IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T\nIOTPHZ  when the INTERMDISABLE pin is used.LVCMOS18_F24 0.74 0.83 0.89 0.97 1.34 1.46 1.71 2.28 1.35 1.49 1.73 2.29 ns\nLVCMOS15_S4 0.77 0.86 0.93 0.96 2.05 2.18 2.43 2.43 2.07 2.21 2.45 2.45 ns\nLVCMOS15_S8 0.77 0.86 0.93 0.96 2.09 2.21 2.46 2.46 2.10 2.24 2.48 2.48 ns\nLVCMOS15_S12 0.77 0.86 0.93 0.96 1.59 1.71 1.96 1.96 1.60 1.74 1.98 1.98 ns\nLVCMOS15_S16 0.77 0.86 0.93 0.96 1.59 1.71 1.96 1.96 1.60 1.74 1.98 1.98 ns\nLVCMOS15_F4 0.77 0.86 0.93 0.96 1.85 1.97 2.23 2.23 1.87 2.00 2.24 2.24 ns\nLVCMOS15_F8 0.77 0.86 0.93 0.96 1.60 1.72 1.98 1.98 1.62 1.75 1.99 1.99 ns\nLVCMOS15_F12 0.77 0.86 0.93 0.96 1.35 1.47 1.73 1.73 1.37 1.50 1.74 1.74 ns\nLVCMOS15_F16 0.77 0.86 0.93 0.96 1.34 1.46 1.71 2.07 1.35 1.49 1.73 2.09 nsLVCMOS12_S4 0.87 0.95 1.02 1.19 2.57 2.69 2.95 2.95 2.59 2.72 2.96 2.96 ns\nLVCMOS12_S8 0.87 0.95 1.02 1.19 2.09 2.21 2.46 2.46 2.10 2.24 2.48 2.48 ns\nLVCMOS12_S12 0.87 0.95 1.02 1.19 1.79 1.91 2.17 2.17 1.81 1.94 2.18 2.18 nsLVCMOS12_F4 0.87 0.95 1.02 1.19 1.98 2.10 2.35 2.35 1.99 2.13 2.37 2.37 ns\nLVCMOS12_F8 0.87 0.95 1.02 1.19 1.54 1.66 1.92 1.92 1.56 1.69 1.93 1.93 ns\nLVCMOS12_F12 0.87 0.95 1.02 1.19 1.38 1.51 1.76 1.76 1.40 1.54 1.77 1.77 nsSSTL135_S 0.67 0.75 0.82 0.88 1.35 1. 47 1.73 1.73 1.37 1.50 1.74 1.74 ns\nS S T L 1 5 _ S 0 . 6 00 . 6 80 . 7 50 . 7 51 . 3 01 . 4 31 . 6 81 . 7 11 . 3 21 . 4 61 . 6 91 . 7 3 n s\nS S T L 1 8 _ I _ S 0 . 6 70 . 7 50 . 8 20 . 8 61 . 6 71 . 7 92 . 0 42 . 0 41 . 6 81 . 8 22 . 0 62 . 0 6 n sSSTL18_II_S 0.67 0.75 0.82 0.88 1.31 1.43 1.68 1.68 1.32 1.46 1.70 1.70 ns\nDIFF_SSTL135_S 0.68 0.76 0. 83 0.88 1.35 1.47 1.73 1. 73 1.37 1.50 1.74 1.74 ns\nDIFF_SSTL15_S 0.68 0.76 0.83 0.88 1.30 1.43 1.68 1.71 1.32 1.46 1.69 1.73 nsDIFF_SSTL18_I_S 0.71 0.79 0.86 0.88 1.68 1.80 2.06 2.06 1.70 1.83 2.07 2.07 ns\nDIFF_SSTL18_II_S 0.71 0.79 0.86 0.88 1.38 1.51 1.76 1. 76 1.40 1.54 1.77 1.77 ns\nSSTL135_F 0.67 0.75 0.82 0.88 1.12 1. 24 1.49 1.49 1.13 1.27 1.51 1.51 ns\nS S T L 1 5 _ F 0 . 6 00 . 6 80 . 7 50 . 7 51 . 0 71 . 1 91 . 4 51 . 4 51 . 0 91 . 2 21 . 4 61 . 4 6 n s\nS S T L 1 8 _ I _ F 0 . 6 70 . 7 50 . 8 20 . 8 61 . 1 21 . 2 41 . 4 91 . 5 31 . 1 31 . 2 71 . 5 11 . 5 4 n s\nSSTL18_II_F 0.67 0.75 0.82 0.88 1.12 1.24 1.49 1.51 1.13 1.27 1.51 1.52 ns\nDIFF_SSTL135_F 0.68 0.76 0. 83 0.88 1.12 1.24 1.49 1. 49 1.13 1.27 1.51 1.51 ns\nDIFF_SSTL15_F 0.68 0.76 0.83 0.88 1.07 1.19 1.45 1.45 1.09 1.22 1.46 1.46 ns\nDIFF_SSTL18_I_F 0.71 0.79 0.86 0.88 1.23 1.35 1.60 1.60 1.24 1.38 1.62 1.62 nsDIFF_SSTL18_II_F 0.71 0.79 0.86 0.88 1.21 1.33 1.59 1. 59 1.23 1.36 1.60 1.60 nsTable  52: IOB High Range (HR) Switching Characteristics (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnitsSpeed Grade Speed Grade Speed Grade\n-3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q -3 -2-1C/-1I/\n-1LI-1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 37I/O Standard Adjustment Measurement Methodology\nInput Delay Measurements\nTable 54  shows the test setup parameters used for measuring input delay.Table  53: IOB 3-state Output Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTIOTPHZ T input to pad high-impedance 2.06 2.19 2.37 2.37 ns\nTIOIBUFDISABLE IBUF turn-on time from IBUFDISABL E to O output 2.11 2.30 2.60 2.60 ns\nTable  54: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1)(2)VH(1)(2)VMEAS\n(1)(4)(6)VREF\n(1)(3)(5)\nLVCMOS, 1.2V LVCMOS12 0.1 1.1 0.6 –\nLVCMOS, 1.5V LVCMOS15 0.1 1.4 0.75 –\nLVCMOS, 1.8V LVCMOS18 0.1 1.7 0.9 –\nLVCMOS, 2.5V LVCMOS25 0.1 2.4 1.25 –LVCMOS, 3.3V LVCMOS33 0.1 3.2 1.65 –\nLVTTL, 3.3V LVTTL 0.1 3.2 1.65 –\nMOBILE_DDR, 1.8V MOBILE_DDR 0.1 1.7 0.9 –PCI33, 3.3V PCI33_3 0.1 3.2 1.65 –\nHSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 V\nREF–0 . 5 VREF+0 . 5 VREF 0.60\nHSTL, Class I & II, 1.5V HSTL_I, HSTL_II VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 8 VREF+0 . 8 VREF 0.90\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL (Stub Terminated Transceiver Logic), 1.2V SSTL12 VREF–0 . 5 VREF+0 . 5 VREF 0.60\nSSTL, 1.35V SSTL135, SSTL135_R VREF– 0.575 VREF+ 0.575 VREF 0.675\nSSTL, 1.5V SSTL15, SSTL15_R VREF–0 . 6 5 VREF+0 . 6 5 VREF 0.75\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 8 VREF+0 . 8 VREF 0.90\nDIFF_MOBILE_DDR, 1.8V DIFF_MO BILE_DDR 0.9 – 0.125 0.9 + 0.125 0(6)–\nDIFF_HSTL, Class I, 1.2V DI FF_HSTL_I_12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_HSTL, Class I & II,1.5V DIFF_HSTL_I, \nDIFF_HSTL_II0.75 – 0.125 0.75 + 0.125 0(6)–\nDIFF_HSTL, Class I & II, 1.8V DIFF_HSTL_I_18, \nDIFF_HSTL_II_180.9 – 0.125 0.9 + 0.125 0(6)–\nDIFF_HSUL, 1.2V DIFF_HSUL _12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_SSTL, 1.2V DIFF_SST L12 0.6 – 0.125 0.6 + 0.125 0(6)–\nDIFF_SSTL135/DIF F_SSTL135_R, 1.35V DIFF_SSTL135, \nDIFF_SSTL135_R0.675 – 0.125 0.675 + 0.125 0(6)–\nDIFF_SSTL15/DIFF _SSTL15_R, 1.5V DIFF_SSTL15, \nDIFF_SSTL15_R0.75 – 0.125 0.75 + 0.125 0(6)–\nDIFF_SSTL18_I/DI FF_SSTL18_II, 1.8V DIFF_SSTL18_I, \nDIFF_SSTL18_II0.9 – 0.125 0.9 + 0.125 0(6)–\nLVDS (Low-Voltage Differential Si gnaling), 1.8V LVDS 0. 9 – 0.125 0.9 + 0.125 0(6)–\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 38Output Delay Measurements\nOutput delays are measured with short output traces. Standard  termination was used for all testing. The propagation delay \nof the trace is characterized separately and subtracted from the final measurement,  and is therefore not included in the \ngeneralized test setups shown in Figure 18  and Figure 19 .LVDS_25, 2.5V LVDS_2 5 1.2 – 0.125 1.2 + 0.125 0(6)–\nBLVDS_25, 2.5V BLVDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nMINI_LVDS_25, 2.5V MINI_LVDS _25 1.25 – 0.125 1.25 + 0.125 0(6)–\nPPDS_25 PPDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nRSDS_25 RSDS_25 1.25 – 0.125 1.25 + 0.125 0(6)–\nTMDS_33 TMDS_33 3 – 0.125 3 + 0.125 0(6)–\nNotes: \n1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input del ay \nmeasurement methodology parameters for HSLVDCI are the same as fo r HSTL_II standards of the same voltage. Parameters for all ot her \nDCI standards are the same for the corresponding non-DCI standards.\n2. Input waveform switches between VLand VH.\n3. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF \nvalues listed are typical.\n4. Input voltage level from which measurement starts.\n5. This is an input voltage reference that bears no relation to the VREF / VMEAS  parameters found in IBIS models and/or noted in Figure 18 .\n6. The value given is the differential input voltage.\nX-Ref Target - Figure 18\nFigure 18: Single-Ended Test Setup\nX-Ref Target - Figure 19\nFigure 19: Differential Test SetupTable  54: Input Delay Measurement Methodology (Cont’d)\nDescription I/O Standard Attribute VL(1)(2)VH(1)(2)VMEAS\n(1)(4)(6)VREF\n(1)(3)(5)\nVREF\nRREF\nVMEA S\n(Voltage Level When T aking \nDelay Me asurement)\nCREF \n(Probe Capacitance)FPGA O utput\nDS187_20_090914\nRREF VMEA S+\n–CREFFPGA O utput\nDS187_21_090914\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 39Parameters VREF, RREF, CREF, and VMEAS  fully describe the test conditions for each I/O standard. The most accurate prediction \nof propagation delay in any given application can be obtained through IBIS simulation, using this method:\n1. Simulate the output driver of choice into the generalized test setup using values from Table 55 .\n2. Record the time to VMEAS .\n3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance \nvalue to represent the load.\n4. Record the time to VMEAS .\n5. Compare the results of step 2  and step 4 . The increase or decrease in delay yiel ds the actual propagation delay of the \nPCB trace.\nTable  55: Output Delay Measurement Methodology\nDescription I/O Standard AttributeRREF \n(\uf057)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVCMOS, 1.2V LVCMOS12 1M 0 0.6 0\nLVCMOS/LVDCI/HSLVDCI, 1.5V LVCMOS 15, LVDCI_15, HSLVDCI_15 1M 0 0.75 0\nLVCMOS/LVDCI/HSLVDCI, 1.8V LVCMOS 18, LVDCI_15, HSLVDCI_18 1M 0 0.9 0\nLVCMOS, 2.5V LVCMOS25 1M 0 1.25 0\nLVCMOS, 3.3V LVCMOS33 1M 0 1.65 0LVTTL, 3.3V LVTTL 1M 0 1.65 0\nPCI33, 3.3V PCI33_3 25 10 1.65 0\nHSTL (High-Speed Transceiver Logic), Class I, 1.2V HSTL_I_12 50 0 V\nREF 0.6\nHSTL, Class I, 1.5V HSTL_I 50 0 VREF 0.75\nHSTL, Class II, 1.5V HSTL_II 25 0 VREF 0.75\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSUL (High-Speed Unterminated Logic), 1.2V HSUL_12 50 0 VREF 0.6\nSSTL12, 1.2V SSTL12 50 0 VREF 0.6\nSSTL135/SSTL135_R, 1.35V SSTL135, SSTL135_R 50 0 VREF 0.675\nSSTL15/SSTL15_R, 1.5V SSTL15, SSTL15_R 50 0 VREF 0.75\nSSTL (Stub Series Terminated Logic), \nClass I & Class II, 1.8VSSTL18_I, SSTL18_II 50 0 VREF 0.9\nDIFF_MOBILE_DDR, 1.8V DIFF_MOBILE_DDR 50 0 VREF 0.9\nDIFF_HSTL, Class I, 1.2V DIFF_HSTL_I_12 50 0 VREF 0.6\nDIFF_HSTL, Class I & II, 1.5V DIFF_HSTL_I, DIFF_HSTL_II 50 0 VREF 0.75\nDIFF_HSTL, Class I & II, 1.8V DIFF _HSTL_I_18, DIFF_HSTL_II_18 50 0 VREF 0.9\nDIFF_HSUL_12, 1.2V DIFF_HSUL_12 50 0 VREF 0.6\nDIFF_SSTL12, 1.2V DIFF_SSTL12 50 0 VREF 0.6\nDIFF_SSTL135/DIFF_SST L135_R, 1.35V DIFF_SSTL135, DIFF_SSTL135_R 50 0 VREF 0.675\nDIFF_SSTL15/DIFF_ SSTL15_R, 1.5V DIFF_SSTL1 5, DIFF_SSTL15_R 50 0 VREF 0.75\nDIFF_SSTL18, Class I & II, 1.8V DI FF_SSTL18_I, DIFF_SSTL18_II 50 0 VREF 0.9\nLVDS (Low-Voltage Differenti al Signaling), 1.8V LVDS 100 0 0(2) 0\nLVDS, 2.5V LVDS_25 100 0 0(2)0\nBLVDS (Bus LVDS), 2.5V BLVDS_25 100 0 0(2)0\nMini LVDS, 2.5V MINI_LVDS_25 100 0 0(2) 0\nPPDS_25 PPDS_25 100 0 0(2)0\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 40Input/Output Logic Switching CharacteristicsRSDS_25 RSDS_25 100 0 0(2) 0\nTMDS_33 TMDS_33 50 0 0(2)3.3\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF.\n2. The value given is the differential output voltage.\nTable  56: ILOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSetup/Hold\nTICE1CK /\nTICKCE1CE1 pin setup/hold with respect to CLK 0.48/0.02 0.54/0.02 0.76/0.02 0.76/0.02 ns\nTISRCK /\nTICKSRSR pin setup/hold with respect to CLK 0.60/0.01 0.70/0.01 1.13/0.01 1.13/0.01 ns\nTIDOCK /\nTIOCKDD pin setup/hold with respect to CLK without Delay 0.01/0.27 0.01/0.29 0.01/0.33 0.01/0.33 ns\nTIDOCKD /\nTIOCKDDDDLY pin setup/hold with respect to CLK (using IDELAY) 0.02/0.27 0.02/0.29 0.02/0.33 0.02/0.33 ns\nCombinatorial\nTIDI D pin to O pin propagation delay, no Delay 0.11 0.11 0.13 0.13 ns\nTIDID DDLY pin to O pin propagation delay (using IDELAY) 0.11 0.12 0.14 0.14 ns\nSequential Delays\nTIDLO D pin to Q1 pin using flip-flop as a latch without Delay 0.41 0.44 0.51 0.51 ns\nTIDLODDDLY pin to Q1 pin using flip-flop as a latch (using \nIDELAY)0.41 0.44 0.51 0.51 ns\nTICKQ CLK to Q outputs 0.53 0.57 0.66 0.66 ns\nTRQ_ILOGIC SR pin to OQ/TQ out 0.96 1.08 1.32 1.32 ns\nTGSRQ_ILOGIC Global set/reset to Q outputs 7.60 7.60 10.51 10.51 ns\nSet/ResetT\nRPW_ILOGIC Minimum pulse width, SR input s 0.61 0.72 0.72 0.72 ns, Min\nTable  57: OLOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSetup/Hold\nTODCK /\nTOCKDD1/D2 pins setup/hold with respect to CL K 0.67/–0.11 0.71/–0.11 0. 84/–0.11 0.84/–0.06 ns\nTOOCECK /\nTOCKOCEOCE pin setup/hold with respect to CLK 0 .32/0.58 0.34/0.58 0.51/0.58 0.51/0.58 ns\nTOSRCK /\nTOCKSRSR pin setup/hold with respect to CLK 0.37/0.21 0.44/0.21 0.80/0.21 0.80/0.21 ns\nTOTCK /\nTOCKTT1/T2 pins setup/hold with respect to CLK 0.69/–0.14 0.73/–0.14 0. 89/–0.14 0.89/–0.11 nsTable  55: Output Delay Measurement Methodology (Cont’d)\nDescription I/O Standard AttributeRREF \n(\uf057)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 41Input Serializer/Deserializer Switching Characteristics\n TOTCECK /\nTOCKTCETCE pin setup/hold with respect to CLK 0 .32/0.01 0.34/0.01 0.51/0.01 0.51/0.01 ns\nCombinatorial\nTODQ D1 to OQ out or T1 to TQ out 0.83 0.96 1.16 1.16 ns\nSequential Delays\nTOCKQ CLK to OQ/TQ out 0.47 0.49 0.56 0.56 ns\nTRQ_OLOGIC SR pin to OQ/TQ ou t 0.72 0.80 0.95 0.95 ns\nTGSRQ_OLOGIC Global set/reset to Q outputs 7.60 7.60 10.51 10.51 ns\nSet/Reset\nTRPW_OLOGIC Minimum pulse width, SR inputs 0.64 0.74 0.74 0.74 ns, Min\nTable  58: ISERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSetup/Hold for Control Lines\nTISCCK_BITSLIP / \nTISCKC_BITSLIPBITSLIP pin setup/hold with respect to CL KDIV 0.01/0.14 0.02/0.15 0.02/0.17 0.02/0.17 ns\nTISCCK_CE  / \nTISCKC_CE(2) CE pin setup/hold with respect to CLK (for CE1) 0.45/–0.01 0.50/–0.0 1 0.72/–0.01 0.72/–0.01 ns\nTISCCK_CE2  / \nTISCKC_CE2(2)CE pin setup/hold with respect to CLKDIV (for \nCE2)–0.10/0.33 –0.10/0.36 – 0.10/0.40 –0.10/0.40 ns\nSetup/Hold for Data Lines\nTISDCK_D /TISCKD_D D pin setup/hold with respect to CLK – 0.02/0.12 –0.02/0.14 –0. 02/0.17 –0.02/0.17 ns\nTISDCK_DDLY /\nTISCKD_DDLYDDLY pin setup/hold with respect to CLK (using IDELAY)\n(1) –0.02/0.12 –0.02/0.14 – 0.02/0.17 –0.02/0.17 ns\nTISDCK_D_DDR /\nTISCKD_D_DDRD pin setup/hold with respect to CLK at DDR mode–0.02/0.12 –0.02/0.14 – 0.02/0.17 –0.02/0.17 ns\nT\nISDCK_DDLY_DDR / \nTISCKD_DDLY_DDRDDLY pin setup/hold with respect to CLK at DDR \nmode (using IDELAY)(1) 0.12/0.12 0.14/0.14 0. 17/0.17 0.17/0.17 ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 0.53 0.54 0.66 0.66 ns\nPropagation DelaysT\nISDO_DO D input to DO output pin 0.11 0.11 0.13 0.13 ns\nNotes:\n1. Recorded at 0 tap value.\n2. TISCCK_CE2  and TISCKC_CE2  are reported as TISCCK_CE /TISCKC_CE  in the timing report.Table  57: OLOGIC Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 42Output Serializer/Deserializer Switching Characteristics\nInput/Output Delay Switching CharacteristicsTable  59: OSERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSetup/Hold\nTOSDCK_D /\nTOSCKD_DD input setup/hold with respect to CLKDIV0.42/0.03 0.45/0.03 0. 63/0.03 0.63/0.08 ns\nTOSDCK_T /\nTOSCKD_T(1)T input setup/hold with respect to CLK0.69/–0.13 0.73/–0.13 0. 88/–0.13 0.88/–0.13 ns\nTOSDCK_T2 /\nTOSCKD_T2(1)T input setup/hold with respect to CLKDIV0.31/–0.13 0.34/–0.13 0. 39/–0.13 0.39/–0.13 ns\nTOSCCK_OCE /\nTOSCKC_OCEOCE input setup/hold with respect to CLK0.32/0.58 0.34/0.58 0. 51/0.58 0.51/0.58 ns\nTOSCCK_S SR (reset) input setup with respect to CLKDIV 0.47 0.52 0.85 0.85 ns\nTOSCCK_TCE /\nTOSCKC_TCETCE input setup/hold with respect to CLK0.32/0.01 0.34/0.01 0. 51/0.01 0.51/0.10 ns\nSequential Delays\nTOSCKO_OQ Clock to out from CLK to OQ 0.40 0.42 0.48 0.48 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.47 0.49 0.56 0.56 ns\nCombinatorial\nTOSDO_TTQ T input to TQ out 0.83 0.92 1.11 1.11 ns\nNotes:\n1. TOSDCK_T2  and TOSCKD_T2  are reported as TOSDCK_T /TOSCKD_T  in the timing report.\nTable  60: Input Delay Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nIDELAYCTRL\nTDLYCCO_RDY Reset to ready for IDEL AYCTRL 3.67 3.67 3.67 3.67 µs\nFIDELAYCTRL_REFAttribute REFCLK frequency = 200.0(1) 200 200 200 200 MHz\nAttribute REFCLK frequency = 300.0(1) 300 300 N/A N/A MHz\nAttribute REFCLK frequency = 400.0(1)400 400 N/A N/A MHz\nIDELAYCTRL_\nREF_PRECISIONREFCLK precision ±10 ±10 ±10 ±10 MHz\nTIDELAYCTRL_RPW Minimum reset pulse width 59.28 59.28 59.28 59.28 ns\nIDELAY\nTIDELAYRESOLUTION IDELAY chain delay resolution 1/(32 x 2 x FREF)µ s\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 43TIDELAYPAT_JIT  and\nTODELAYPAT_JITPattern dependent period jitter in delay chain for \nclock pattern.(2) 0 0 0 0 ps per tap\nPattern dependent period \njitter in delay chain for \nrandom data pattern(PRBS 23)\n(3)REFCLK 200 MHz ±5 ±5 ±5 ±5 ps per tap\nREFCLK 300 MHz ±3.33 ±3.33 ±3.33 N/A ps per tapREFCLK 400 MHz ±2.50 ±2.50 N/A N/A ps per tap\nPattern dependent period \njitter in delay chain for \nrandom data pattern \n(PRBS 23)\n(4)REFCLK 200 MHz ±9.0 ±9.0 ±9.0 ±9.0 ps per tap\nREFCLK 300 MHz ±6.0 ±6.0 ±6.0 N/A ps per tapREFCLK 400 MHz ±4.5 ±4.5 N/A N/A ps per tap\nT\nIDELAY_CLK_MAX Maximum frequency of CLK input to  IDELAY 680.00 680.00 600.00 600.00 MHz\nTIDCCK_CE / TIDCKC_CE CE pin setup/hold with respect to C for ID ELAY 0.12/0.11 0.16/0.13 0.21/0.16 0.21/0.16 ns\nTIDCCK_INC / TIDCKC_INC INC pin setup/hold with respect to C for ID ELAY 0.12/0.16 0.14/0.18 0.16/0.22 0.16/0.23 ns\nTIDCCK_RST / TIDCKC_RST RST pin setup/hold with respect to C for IDELAY 0.15/0.09 0.16/0.11 0.18/0.14 0.18/0.14 ns\nTIDDO_IDATAIN Propagation delay through IDELAY Note 5 Note 5 Note 5 Note 5 ps\nNotes:\n1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.\n2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.\n3. When HIGH_PERFORMANCE mode is set to TRUE.\n4. When HIGH_PERFORMANCE mode is set to FALSE.\n5. Delay depends on IDELAY tap setting. See the timing report for actual values.\nTable  61: IO_FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nIO_FIFO Clock to Out Delays\nTOFFCKO_DO RDCLK to Q outputs 0.55 0.60 0.68 0.68 ns\nTCKO_FLAGS Clock to IO_FIFO flags 0.55 0.61 0.77 0.77 ns\nSetup/HoldT\nCCK_D /TCKC_D D inputs to WRCLK 0.47/0.02 0. 51/0.02 0.58/0.02 0.58/0.18 ns\nTIFFCCK_WREN  /\nTIFFCKC_WRENWREN to WRCLK 0.42/–0.01 0. 47/–0.01 0.53/–0.0 1 0.53/–0.01 ns\nTOFFCCK_RDEN /\nTOFFCKC_RDENRDEN to RDCLK 0.53/0.02 0.58/ 0.02 0.66/0.02 0.66/0.02 ns\nMinimum Pulse Width\nTPWH_IO_FIFO RESET, RDCLK, WRCLK 1.62 2.15 2.15 2.15 ns\nTPWL_IO_FIFO RESET, RDCLK, WRCLK 1.62 2.15 2.15 2.15 ns\nMaximum FrequencyF\nMAX RDCLK and WRCLK 266.67 200.00 200.00 200.00 MHzTable  60: Input Delay Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 44CLB Switching Characteristics\nCLB Distributed RAM Switching Characteristics (SLICEM Only)Table  62: CLB Switching Ch aracteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nCombinatorial Delays\nTILO An – Dn LUT address to A 0.10 0.11 0.13 0.13 ns, Max\nTILO_2 An – Dn LUT address to AMUX/CMUX 0.27 0.30 0.36 0.36 ns, Max\nTILO_3 An – Dn LUT address to BMUX _A 0.42 0.46 0.55 0.55 ns, Max\nTITO An – Dn inputs to A – D Q outpu ts 0.94 1.05 1.27 1.27 ns, Max\nTAXA AX inputs to AMUX output 0.62 0.69 0.84 0.84 ns, Max\nTAXB AX inputs to BMUX output 0.58 0.66 0.83 0.83 ns, Max\nTAXC AX inputs to CMUX output 0.60 0.68 0.82 0.82 ns, Max\nTAXD AX inputs to DMUX output 0.68 0.75 0.90 0.90 ns, Max\nTBXB BX inputs to BMUX output 0.51 0.57 0.69 0.69 ns, Max\nTBXD BX inputs to DMUX output 0.62 0.69 0.82 0.82 ns, Max\nTCXC CX inputs to CMUX output 0.42 0.48 0.58 0.58 ns, Max\nTCXD CX inputs to DMUX output 0.53 0.59 0.71 0.71 ns, Max\nTDXD DX inputs to DMUX output 0.52 0.58 0.70 0.70 ns, Max\nSequential DelaysT\nCKO Clock to AQ – DQ outputs 0.40 0.44 0.53 0.53 ns, Max\nTSHCKO Clock to AMUX – DMUX outputs 0.47 0.53 0.66 0.66 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTAS/TAH AN – DN input to CLK on A – D flip-flops 0.07/0.12 0.09/0.14 0.11/0.18 0.11/0.28 ns, Min\nTDICK/TCKDIAX–DX input to CLK on A – D flip-flops 0.06/0.19 0.07/0.21 0.09/0.26 0.09/0.35 ns, Min\nAX–DX input through MUXs and/or carry logic to \nCLK on A – D flip-flops0.59/0.08 0.66/0.09 0.81/0.11 0.81/0.20 ns, Min\nTCECK_CLB /\nTCKCE_CLBCE input to CLK on A – D flip-flops 0.15/0.00 0.17/0.00 0.21/0.01 0.21/0.13 ns, Min\nTSRCK /TCKSR SR input to CLK on A – D flip-flops 0.38/0.03 0.43/0.04 0.53/0.05 0.53/0.18 ns, Min\nSet/Reset\nTSRMIN SR input minimum pulse width 0.52 0.78 1.04 1.04 ns, Min\nTRQ Delay from SR input to AQ – DQ fl ip-flops 0.53 0.59 0.71 0.71 ns, Max\nTCEO Delay from CE input to AQ – DQ fl ip-flops 0.52 0.58 0.70 0.70 ns, Max\nFTOG Toggle frequency (for export control) 1412 1286 1098 1098 MHz\nTable  63: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSequential Delays\nTSHCKO(1)Clock to A – B outputs 0.98 1.09 1.32 1.32 ns, Max\nTSHCKO_1 Clock to AMUX – BMUX outputs 1.37 1.53 1.86 1.86 ns, Max\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 45CLB Shift Register Switching Characteristics (SLICEM Only)Setup and Hold Times Before/After Clock CLK\nTDS_LRAM /\nTDH_LRAMA – D inputs to CLK0.54/0.28 0.60/0.30 0.72/0.35 0.72/0.37 ns, Min\nTAS_LRAM /\nTAH_LRAMAddress An inputs to clock 0.27/0.55 0.30/0.60 0.37/0.70 0.37/0.71 ns, Min\nAddress An inputs through MUXs and/or carry \nlogic to clock0.69/0.18 0.77/0.21 0.94/0.26 0.94/0.35 ns, Min\nTWS_LRAM /\nTWH_LRAMWE input to clock0.38/0.10 0.43/0.12 0.53/0.17 0.53/0.17 ns, Min\nTCECK_LRAM /\nTCKCE_LRAMCE input to CLK0.39/0.10 0.44/0.11 0.53/0.17 0.53/0.17 ns, Min\nClock CLK\nTMPW_LRAM Minimum pulse width 1.05 1.13 1.25 1.25 ns, Min\nTMCP Minimum clock period 2.10 2.26 2.50 2.50 ns, Min\nNotes:\n1. TSHCKO  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.\nTable  64: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSequential Delays\nTREG Clock to A – D outputs 1.19 1.33 1.61 1.61 ns, Max\nTREG_MUX Clock to AMUX – DMUX output 1.58 1.77 2.15 2.15 ns, Max\nTREG_M31 Clock to DMUX output via M31 output 1.12 1.23 1.46 1.46 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTWS_SHFREG /\nTWH_SHFREGWE input 0.37/0.10 0.41/0.12 0.51/0.17 0.51/ 0.17 ns, Min\nTCECK_SHFREG /\nTCKCE_SHFREGCE input to CLK 0.37/0.10 0.42 /0.11 0.52/0.17 0. 52/0.17 ns, Min\nTDS_SHFREG /\nTDH_SHFREGA – D inputs to CLK 0.33/0.34 0.37 /0.37 0.44/0.43 0. 44/0.44 ns, Min\nClock CLK\nTMPW_SHFREG Minimum pulse width 0.77 0.86 0.98 0.98 ns, MinTable  63: CLB Distributed RAM Swit ching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 46Block RAM and FIFO Switching Characteristics\nTable  65: Block RAM and FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nBlock RAM and FIFO Clock to Out Delays\nTRCKO_DO and \nTRCKO_DO_REG(1)Clock CLK to DOUT outp ut (without output \nregister)(2)(3) 1.85 2.13 2.46 2.46 ns, Max\nClock CLK to DOUT output (with output \nregister)(4)(5) 0.64 0.74 0.89 0.89 ns, Max\nTRCKO_DO_ECC and\nTRCKO_DO_ECC_REGClock CLK to DOUT output with ECC (without \noutput register)(2)(3) 2.77 3.04 3.84 3.84 ns, Max\nClock CLK to DOUT ou tput with ECC (with \noutput register)(4)(5) 0.73 0.81 0.94 0.94 ns, Max\nTRCKO_DO_CASCOUT  and\nTRCKO_DO_CASCOUT_REGClock CLK to DOUT output with cascade \n(without output register)(2) 2.61 2.88 3.30 3.30 ns, Max\nClock CLK to DOUT output with cascade (with \noutput register)(4) 1.16 1.28 1.46 1.46 ns, Max\nTRCKO_FLAGS Clock CLK to FIFO flags outputs(6) 0.76 0.87 1.05 1.05 ns, Max\nTRCKO_POINTERS Clock CLK to FIFO pointers outputs(7) 0.94 1.02 1.15 1.15 ns, Max\nTRCKO_PARITY_ECCClock CLK to ECCPARIT Y in ECC encode only \nmode0.78 0.85 0.94 0.94 ns, Max\nTRCKO_SDBIT_ECC  and\nTRCKO_SDBIT_ECC_REGClock CLK to BITERR (without output register) 2.56 2.81 3.55 3.55 ns, Max\nClock CLK to BITERR (with output register) 0.68 0.76 0.89 0.89 ns, Max\nTRCKO_RDADDR_ECC and \nTRCKO_RDADDR_ECC_REGClock CLK to RDADDR output with ECC \n(without output register)0.75 0.88 1.07 1.07 ns, Max\nClock CLK to RDADDR output with ECC \n(with output register)0.84 0.93 1.08 1.08 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTRCCK_ADDRA /\nTRCKC_ADDRAADDR inputs(8) 0.45/0.31 0.49/0.33 0.57/0.36 0.57/0.52 ns, Min\nTRDCK_DI_WF_NC /\nTRCKD_DI_WF_NCData input setup/hold time when block RAM is \nconfigured in WRITE_FIRST or NO_CHANGE \nmode(9)0.58/0.60 0.65/0.63 0.74/0.67 0.74/0.67 ns, Min\nTRDCK_DI_RF /\nTRCKD_DI_RFData input setup/hold time when block RAM is configured in READ_FIRST mode\n(9) 0.20/0.29 0.22/0.34 0.25/0.41 0.25/0.50 ns, Min\nTRDCK_DI_ECC /\nTRCKD_DI_ECCDIN inputs with block RAM ECC in standard \nmode(9) 0.50/0.43 0.55/0.46 0.63/0.50 0.63/0.50 ns, Min\nDIN inputs with block RAM ECC encode only(9)0.93/0.43 1.02/0.46 1.17/0.50 1.17/0.50 ns, Min\nDIN inputs with FIFO ECC in standard mode(9)1.04/0.56 1.15/0.59 1.32/0.64 1.32/0.64 ns, Min\nTRDCK_DI_ECCW /\nTRCKD_DI_ECCWDIN inputs with block RAM ECC encode only(9)0.93/0.43 1.02/0.46 1.17/0.50 1.17/0.50 ns, Min\nTRDCK_DI_ECC_FIFO /\nTRCKD_DI_ECC_FIFODIN inputs with FIFO ECC in standard mode(9)1.04/0.56 1.15/0.59 1.32/0.64 1.32/0.64 ns, Min\nTRCCK_INJECTBITERR /\nTRCKC_INJECTBITERRInject single/double bit error in ECC mode 0.58/0.35 0.64/0.37 0.74/0.40 0.74/0.52 ns, Min\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 47TRCCK_EN /\nTRCKC_ENBlock RAM enable (EN) input 0.35/0.20 0.39/0.21 0.45/0.23 0.45/0.41 ns, Min\nTRCCK_REGCE /\nTRCKC_REGCECE input of output register 0.24/0.1 5 0.29/0.15 0.36/0.16 0.36/0.39 ns, Min\nTRCCK_RSTREG /\nTRCKC_RSTREGSynchronous RSTREG input 0.29/0.07 0 .32/0.07 0.35/0.07 0.35/0.17 ns, Min\nTRCCK_RSTRAM /\nTRCKC_RSTRAMSynchronous RSTRAM input 0.32/0.42 0. 34/0.43 0.36/0.46 0.36/0.57 ns, Min\nTRCCK_WEA /\nTRCKC_WEAWrite enable (WE) input (block RAM only) 0.44 /0.18 0.48/0.19 0.54/0.20 0.54/0.42 ns, Min\nTRCCK_WREN /\nTRCKC_WRENWREN FIFO inputs 0.46/0.30 0.46/ 0.35 0.47/0.43 0.47/0.43 ns, Min\nTRCCK_RDEN /\nTRCKC_RDENRDEN FIFO inputs 0.42/ 0.30 0.43/0.35 0.43/0.43 0.43/0.62 ns, Min\nReset Delays\nTRCO_FLAGS Reset RST to FIFO flags/pointers(10) 0.90 0.98 1.10 1.10 ns, Max\nTRREC_RST /\nTRREM_RSTFIFO reset recovery  and removal timing(11)\n1.87/–0.81 2.07/–0.81 2.37/ –0.81 2.37/–0.58 ns, Max\nMaximum Frequency\nFMAX_BRAM_WF_NCBlock RAM (write first and no change modes)\nWhen not in SDP RF mode.509.68 460.83 388.20 388.20 MHz\nFMAX_BRAM_RF_PERFORMA\nNCEBlock RAM (read first, performance mode)\nWhen in SDP RF mode but no address overlap \nbetween port A and port B.509.68 460.83 388.20 388.20 MHz\nFMAX_BRAM_RF_DELAYED_\nWRITEBlock RAM (read first, delayed write mode)\nWhen in SDP RF mode and there is possibility \nof overlap between port A and port B \naddresses.447.63 404.53 339.67 339.67 MHz\nFMAX_CAS_WF_NCBlock RAM cascade (write first, no change \nmode)\nWhen cascade but not in RF mode.467.07 418.59 345.78 345.78 MHz\nFMAX_CAS_RF_PERFORMAN\nCEBlock RAM cascade\n(read first, performance mode)\nWhen in cascade with RF mode and no \npossibility of address overlap/one port is \ndisabled.467.07 418.59 345.78 345.78 MHz\nFMAX_CAS_RF_DELAYED_W\nRITEWhen in cascade RF mode and there is a \npossibility of address overlap between port A \nand port B.405.35 362.19 297.35 297.35 MHzTable  65: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 48FMAX_FIFO FIFO in all modes without ECC 509.68 460.83 388.20 388.20 MHz\nFMAX_ECC Block RAM and FIFO in ECC conf iguration 410.34 365.10 297.53 297.53 MHz\nNotes: \n1. The timing report shows all of these parameters as TRCKO_DO .\n2. TRCKO_DOR includes TRCKO_DOW , TRCKO_DOPR , and TRCKO_DOPW  as well as the B port equivalent timing parameters.\n3. These parameters also apply to synchronous FIFO with DO_REG = 0.4. T\nRCKO_DO  includes TRCKO_DOP as well as the B port equivalent timing parameters.\n5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.\n6. TRCKO_FLAGS  includes the following parameters: TRCKO_AEMPTY , TRCKO_AFULL , TRCKO_EMPTY , TRCKO_FULL , TRCKO_RDERR , and \nTRCKO_WRERR.\n7. TRCKO_POINTERS  includes both TRCKO_RDCOUNT  and TRCKO_WRCOUNT.\n8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is  \npossible.\n9. These parameters include both A and B inputs as well as the parity inputs of A and B.10. T\nRCO_FLAGS  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.\n11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock e dges of the \nslowest clock (WRCLK or RDCLK). Table  65: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 49DSP48E1 Switching Characteristics\nTable  66: DSP48E1 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSetup and Hold Times of Data/Control Pins to the Input Register Clock\nTDSPDCK_A_AREG / TDSPCKD_A_AREG A input to A register CLK 0.26/0. 12 0.30/0.13 0.37/ 0.14 0.37/0.28 ns\nTDSPDCK_B_BREG /TDSPCKD_B_BREG B input to B register CLK 0.33/0. 15 0.38/0.16 0.45/ 0.18 0.45/0.25 ns\nTDSPDCK_C_CREG /TDSPCKD_C_CREG C input to C register CLK 0.17/0. 17 0.20/0.19 0.24/ 0.21 0.24/0.26 ns\nTDSPDCK_D_DREG /TDSPCKD_D_DREG D input to D register CLK 0.25/0. 25 0.32/0.27 0.42/ 0.27 0.42/0.42 ns\nTDSPDCK_ACIN_AREG /\nTDSPCKD_ACIN_AREGACIN input to A register CLK 0.2 3/0.12 0.27/0.13 0. 32/0.14 0.32/0.17 ns\nTDSPDCK_BCIN_BREG /\nTDSPCKD_BCIN_BREGBCIN input to B register CLK 0.2 5/0.15 0.29/0.16 0. 36/0.18 0.36/0.18 ns\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nTDSPDCK_ {A, B}_MREG_MULT / \nTDSPCKD_ {A, B}_MREG_MULT{A, B} input to M register CLK \nusing multiplier2.40/–0.01 2.76/–0.01 3. 29/–0.01 3.29/–0.01 ns\nTDSPDCK_ {A, D}_ADREG / \nTDSPCKD_ {A, D}_ADREG{A, D} input to AD register CLK 1.2 9/–0.02 1.48/–0. 02 1.76/–0.02 1.76/–0.02 ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_ {A, B}_PREG_MULT / \nTDSPCKD_ {A, B} _PREG_MULT{A, B} input to P register CLK \nusing multiplier4.02/–0.28 4.60/–0.28 5. 48/–0.28 5.48/–0.28 ns\nTDSPDCK_D_PREG_MULT / \nTDSPCKD_D_PREG_MULTD input to P register CLK using multiplier3.93/–0.73 4.50/–0.73 5. 35/–0.73 5.35/–0.73 ns\nT\nDSPDCK_ {A, B} _PREG /\nTDSPCKD_ {A, B} _PREGA or B input to P register CLK not \nusing multiplier1.73/–0.28 1.98/–0.28 2. 35/–0.28 2.35/–0.28 ns\nTDSPDCK_C_PREG / \nTDSPCKD_C_PREGC input to P register CLK not using multiplier1.54/–0.26 1.76/–0.26 2. 10/–0.26 2.10/–0.26 ns\nT\nDSPDCK_PCIN_PREG / \nTDSPCKD_PCIN_PREGPCIN input to P register CLK 1.32/ –0.15 1.51/–0.15 1.80/–0.15 1.80/–0.15 ns\nSetup and Hold Times of the CE Pins\nTDSPDCK_ {CEA;CEB}_ {AREG;BREG} / \nTDSPCKD_ {CEA;CEB}_ {AREG;BREG}{CEA; CEB} input to {A; B} register \nCLK0.35/0.06 0.42/0.08 0.52/0.11 0.52/0.11 ns\nTDSPDCK_CEC_CREG / \nTDSPCKD_CEC_CREGCEC input to C register CLK 0.28/ 0.10 0.34/0.11 0. 42/0.13 0.42/0.13 ns\nTDSPDCK_CED_DREG / \nTDSPCKD_CED_DREGCED input to D register CLK 0.36/–0. 03 0.43/–0.03 0.52/–0.03 0.52/–0.03 ns\nTDSPDCK_CEM_MREG / \nTDSPCKD_CEM_MREGCEM input to M register CLK 0.17/ 0.18 0.21/0.20 0. 27/0.23 0.27/0.23 ns\nTDSPDCK_CEP_PREG / \nTDSPCKD_CEP_PREGCEP input to P register CLK 0.36/ 0.01 0.43/0.01 0. 53/0.01 0.53/0.01 ns\nSetup and Hold Times of the RST Pins\nTDSPDCK_ {RSTA; RSTB}_ {AREG; BREG} / \nTDSPCKD_ {RSTA; RSTB}_ {AREG; BREG}{RSTA, RSTB} input to {A, B} \nregister CLK0.41/0.11 0.46/0.13 0.55/0.15 0.55/0.24 ns\nTDSPDCK_RSTC_CREG / \nTDSPCKD_RSTC_CREGRSTC input to C register CLK 0.07/ 0.10 0.08/0.11 0. 09/0.12 0.09/0.25 ns\nTDSPDCK_RSTD_DREG / \nTDSPCKD_RSTD_DREGRSTD input to D register CLK 0.44/ 0.07 0.50/0.08 0. 59/0.09 0.59/0.09 ns\nTDSPDCK_RSTM_MREG / \nTDSPCKD_RSTM_MREGRSTM input to M register CLK 0.21/ 0.22 0.23/0.24 0. 27/0.28 0.27/0.28 ns\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 50TDSPDCK_RSTP_PREG / \nTDSPCKD_RSTP_PREGRSTP input to P register CLK 0.27/ 0.01 0.30/0.01 0. 35/0.01 0.35/0.03 ns\nCombinatorial Delays from Input Pins to Output PinsT\nDSPDO_A_CARRYOUT_MULTA input to CARRYOUT output \nusing multiplier3.79 4.35 5.18 5.18 ns\nTDSPDO_D_P_MULT D input to P output using multiplier 3.72 4.26 5.07 5.07 ns\nTDSPDO_A_PA input to P output not using \nmultiplier1.53 1.75 2.08 2.08 ns\nTDSPDO_C_P C input to P output 1.33 1.53 1.82 1.82 ns\nCombinatorial Delays from Input Pins to Cascading Output Pins\nTDSPDO_ {A; B}_ {ACOUT; BCOUT}{A, B} input to {ACOUT, BCOUT} \noutput0.55 0.63 0.74 0.74 ns\nTDSPDO_ {A, B}_CARRYCASCOUT_MULT{A, B} input to CARRYCASCOUT \noutput using multiplier4.06 4.65 5.54 5.54 ns\nTDSPDO_D_CARR YCASCOUT_MULTD input to CARRYCASCOUT \noutput using multiplier3.97 4.54 5.40 5.40 ns\nTDSPDO_ {A, B}_CARRYCASCOUT{A, B} input to CARRYCASCOUT \noutput not using multiplier1.77 2.03 2.41 2.41 ns\nTDSPDO_C_CARRYCASCOUTC input to CARRYCASCOUT \noutput1.58 1.81 2.15 2.15 ns\nCombinatorial Delays from Cascading Input Pins to All Output PinsT\nDSPDO_ACIN_P_MULTACIN input to P output using \nmultiplier3.65 4.19 5.00 5.00 ns\nTDSPDO_ACIN_PACIN input to P output not using \nmultiplier1.37 1.57 1.88 1.88 ns\nTDSPDO_ACIN_ACOUT ACIN input to ACOUT output 0.38 0.44 0.53 0.53 ns\nTDSPDO_ACIN_CAR RYCASCOUT_MULTACIN input to CARRYCASCOUT \noutput using multiplier3.90 4.47 5.33 5.33 ns\nTDSPDO_ACIN_CARRYCASCOUTACIN input to CARRYCASCOUT \noutput not using multiplier1.61 1.85 2.21 2.21 ns\nTDSPDO_PCIN_P PCIN input to P output 1.11 1.28 1.52 1.52 ns\nTDSPDO_PCIN_CARRYCASCOUTPCIN input to CARRYCASCOUT \noutput1.36 1.56 1.85 1.85 ns\nClock to Outs from Output Re gister Clock to Output Pins\nTDSPCKO_P_PREG CLK PREG to P output 0.33 0.37 0.44 0.44 ns\nTDSPCKO_CARRYCASCOUT_PREGCLK PREG to CARRYCASCOUT \noutput0.52 0.59 0.69 0.69 ns\nClock to Outs from Pipeline Register Clock to Output Pins\nTDSPCKO_P_MREG CLK MREG to P output 1.68 1.93 2.31 2.31 ns\nTDSPCKO_CARRYCASCOUT_MREGCLK MREG to CARRYCASCOUT \noutput1.92 2.21 2.64 2.64 ns\nTDSPCKO_P_ADREG_MULTCLK ADREG to P output using \nmultiplier2.72 3.10 3.69 3.69 ns\nTDSPCKO_CARRYCASCOUT_ADREG_MULTCLK ADREG to \nCARRYCASCOUT output using \nmultiplier2.96 3.38 4.02 4.02 nsTable  66: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 51Clock to Outs from Input Re gister Clock to Output Pins\nTDSPCKO_P_AREG_MULTCLK AREG to P output using \nmultiplier3.94 4.51 5.37 5.37 ns\nTDSPCKO_P_BREGCLK BREG to P output not using \nmultiplier1.64 1.87 2.22 2.22 ns\nTDSPCKO_P_CREGCLK CREG to P output not using \nmultiplier1.69 1.93 2.30 2.30 ns\nTDSPCKO_P_DREG_MULTCLK DREG to P output using \nmultiplier3.91 4.48 5.32 5.32 ns\nClock to Outs from Input Register  Clock to Cascadi ng Output Pins\nTDSPCKO_ {ACOUT; BCOUT}_ {AREG; BREG}CLK (ACOUT, BCOUT) to {A,B} \nregister output0.64 0.73 0.87 0.87 ns\nTDSPCKO_CARRYCASCOUT_\n{AREG, BREG}_MULTCLK (AREG, BREG) to \nCARRYCASCOUT output using \nmultiplier4.19 4.79 5.70 5.70 ns\nTDSPCKO_CARRYCASCOUT_BREGCLK BREG to CARRYCASCOUT \noutput not using multiplier1.88 2.15 2.55 2.55 ns\nTDSPCKO_CARRYCASCOUT_DREG_MULTCLK DREG to CARRYCASCOUT \noutput using multiplier4.16 4.76 5.65 5.65 ns\nTDSPCKO_CARRYCASCOUT_CREGCLK CREG to CARRYCASCOUT \noutput1.94 2.21 2.63 2.63 ns\nMaximum Frequency\nFMAX With all registers used 628.93 550.66 464.25 464.25 MHz\nFMAX_PATDET With pattern detector 531.63 465.77 392.93 392.93 MHz\nFMAX_MULT_NOMREGTwo register multiply without \nMREG349.28 305.62 257.47 257.47 MHz\nFMAX_MULT_NOMREG_PATDETTwo register multiply without \nMREG with pattern detect317.26 277.62 233.92 233.92 MHz\nFMAX_PREADD_MULT_NOADREG Without ADREG 397.30 346.26 290.44 290.44 MHz\nFMAX_PREADD_MULT_NOADREG_PATDETWithout ADREG with pattern \ndetect397.30 346.26 290.44 290.44 MHz\nFMAX_NOPIPELINEREGWithout pipeline registers (MREG, \nADREG)260.01 227.01 190.69 190.69 MHz\nFMAX_NOPIPELINEREG_PATDETWithout pipeline registers (MREG, \nADREG) with pattern detect241.72 211.15 177.43 177.43 MHzTable  66: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 52Clock Buffers and Networks\nTable  67: Global Clock Switching Charac teristics (Including BUFGCTRL)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTBCCCK_CE /TBCCKC_CE(1)CE pins setup/hold 0.13/0.39 0. 14/0.41 0.18/0.42 0.18/0.84 ns\nTBCCCK_S /TBCCKC_S(1) S pins setup/hold 0.13/0.39 0. 14/0.41 0.18/0.42 0.18/0.84 ns\nTBCCKO_O(2) BUFGCTRL delay from I0/I1 to O 0.08 0.09 0.11 0.11 ns\nMaximum Frequency\nFMAX_BUFG Global clock tree (BUFG) 628.00 628.00 464.00 464.00 MHz\nNotes:\n1. TBCCCK_CE  and TBCCKC_CE  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These \nparameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold time s are \noptional; only needing to be satisfied if device operation requires simulation matc hes on a cycle-for-cycle basis when switchin g between \nclocks.\n2. TBGCKO_O  (BUFG delay from I0 to O) values are the same as TBCCKO_O  values.\nTable  68: Input/Output Clock Switching Characteristics (BUFIO)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTBIOCKO_O Clock to out delay from I to O 1.16 1.32 1.61 1.61 ns\nMaximum Frequency\nFMAX_BUFIO I/O clock tree (BUFIO) 680.00 680.00 600.00 600.00 MHz\nTable  69: Regional Clock Buffer Swit ching Characteristics (BUFR)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTBRCKO_O Clock to out delay from I to O 0.64 0.80 1.04 1.04 ns\nTBRCKO_O_BYPClock to out delay from I to O with Divide \nBypass attribute set0.35 0.41 0.54 0.54 ns\nTBRDO_O Propagation delay from CLR to O 0.85 0.89 1.14 1.14 ns\nMaximum FrequencyF\nMAX_BUFR(1) Regional clock tree (BUFR) 420.00 375.00 315.00 315.00 MHz\nNotes:\n1. The maximum input frequency to the BUFR and BUFMR is the BUFIO FMAX frequency.\nTable  70: Horizontal Clock Buffer Swit ching Characteristics (BUFH)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTBHCKO_O BUFH delay from I to O 0.11 0.11 0.14 0.14 ns\nTBHCCK_CE /TBHCKC_CE CE pin setup and hold 0.20/0.13 0.23/0.16 0.29/0.21 0.29/0.43 ns\nMaximum Frequency\nFMAX_BUFH Horizontal clock buffer (B UFH) 628.00 628.00 464.00 464.00 MHz\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 53MMCM Switching CharacteristicsTable  71: Duty-Cycle Distortion and Clock-Tree Skew\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTDCD_CLK Global clock tree duty-cycle distortion(1) All 0.20 0.20 0.20 0.20 ns\nTCKSKEW Global clock tree skew(2)XC7Z007S N/A 0.27 0.27 N/A ns\nXC7Z012S N/A 0.39 0.42 N/A ns\nXC7Z014S N/A 0.38 0.42 N/A nsXC7Z010 0.27 0.27 0.27 N/A nsXC7Z015 0.33 0.39 0.42 N/A ns\nXC7Z020 0.33 0.38 0.42 N/A ns\nXA7Z010 N/A N/A 0.27 0.27 nsXA7Z020 N/A N/A 0.42 0.42 ns\nXQ7Z020 N/A 0.38 0.42 0.42 ns\nT\nDCD_BUFIO I/O clock tree duty-cycle dist ortion All 0.14 0.14 0.14 0.14 ns\nTBUFIOSKEW I/O clock tree skew across one cl ock region All 0.03 0.03 0.03 0.03 ns\nTDCD_BUFR Regional clock tree duty-cycle distortion All 0.18 0.18 0.18 0.18 ns\nNotes:\n1. These parameters represent the worst-case du ty-cycle distortion observable at the pins of the device using LVDS output buffer s. For cases \nwhere other I/O standards are used, IBIS can be used to calcul ate any additional duty-cycle distortion that might be caused by asymmetrical \nrise/fall times. \n2. The TCKSKEW  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree \nskew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer \ntools to evaluate application specific clock skew.\nTable  72: MMCM Specification\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nMMCM_FINMAX Maximum input clock frequency 800.00 800.00 800.00 800.00 MHz\nMMCM_FINMIN Minimum input clock frequ ency 10.00 10.00 10.00 10.00 MHz\nMMCM_FINJITTER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nMMCM_FINDUTYAllowable input duty cycle: 10—49 MHz 25 25 25 25 %\nAllowable input duty cycle: 50—199 MHz 30 30 30 30 %\nAllowable input duty cycle: 200—399 MHz 35 35 35 35 %\nAllowable input duty cycle: 400—499 MHz 40 40 40 40 %Allowable input duty cycle: >500 MHz 45 45 45 45 %\nMMCM_F\nMIN_PSCLK Minimum dynamic phase-shift clock frequency 0.01 0.01 0.01 0.01 MHz\nMMCM_FMAX_PSCLK Maximum dynamic phase-shift clock frequency 550.00 500.00 450.00 450.00 MHz\nMMCM_FVCOMIN Minimum MMCM VCO frequency 600.00 600.00 600.00 600.00 MHz\nMMCM_FVCOMAX Maximum MMCM VCO frequency 1600.00 1440.00 1200.00 1200.00 MHz\nMMCM_FBANDWIDTHLow MMCM bandwidth at typical(1)1.00 1.00 1.00 1.00 MHz\nHigh MMCM bandwidth at typical(1) 4.00 4.00 4.00 4.00 MHz\nMMCM_TSTATPHAOFFSET Static phase offset of the MMCM outputs(2)0.12 0.12 0.12 0.12 ns\nMMCM_TOUTJITTER MMCM output jitter Note 3\nMMCM_TOUTDUTY MMCM output clock duty-cycle precision(4)0.20 0.20 0.20 0.20 ns\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 54MMCM_TLOCKMAX MMCM maximum lock time 100.00 100.00 100.00 100.00 µs\nMMCM_FOUTMAX MMCM maximum output frequency 800.00 800.00 800.00 800.00 MHz\nMMCM_FOUTMIN MMCM minimum output frequency(5)(6) 4.69 4.69 4.69 4.69 MHz\nMMCM_TEXTFDVAR External clock feedback variation < 20% of clock input period or 1 ns Max\nMMCM_RSTMINPULSE Minimum reset pulse width 5.00 5.00 5.00 5.00 ns\nMMCM_FPFDMAXMaximum frequency at the phase frequency \ndetector550.00 500.00 450.00 450.00 MHz\nMMCM_FPFDMINMinimum frequency at the phase frequency \ndetector10.00 10.00 10.00 10.00 MHz\nMMCM_TFBDELAY Maximum delay in the feedback path 3 ns Max or one CLKIN cycle\nMMCM Switching Character istics Setup and Hold\nTMMCMDCK_PSEN /\nTMMCMCKD_PSENSetup and hold of phase-shift enable 1 .04/0.00 1.04/0.00 1. 04/0.00 1.04/0.00 ns\nTMMCMDCK_PSINCDEC /\nTMMCMCKD_PSINCDECSetup and hold of phase-shift increment/decrement1.04/0.00 1.04/0.00 1. 04/0.00 1.04/0.00 ns\nT\nMMCMCKO_PSDONE Phase shift clock-to-out of PSDONE 0.59 0.68 0.81 0.81 ns\nDynamic Reconfiguration Port (DRP ) for MMCM Before  and After DCLK\nTMMCMDCK_DADDR /\nTMMCMCKD_DADDRDADDR setup/hold 1.25/0.15 1.40/0. 15 1.63/0.15 1.63/0.15 ns, Min\nTMMCMDCK_DI /\nTMMCMCKD_DIDI setup/hold 1.25/0.15 1.40/0. 15 1.63/0.15 1.63/0.15 ns, Min\nTMMCMDCK_DEN /\nTMMCMCKD_DENDEN setup/hold 1.76/0. 00 1.97/0.00 2.29/0.00 2.29/0.00 ns, Min\nTMMCMDCK_DWE /\nTMMCMCKD_DWEDWE setup/hold 1.25/0.15 1.40/0. 15 1.63/0.15 1.63/0.15 ns, Min\nTMMCMCKO_DRDY CLK to out of DRDY 0.65 0.72 0.99 0.99 ns, Max\nFDCK DCLK frequency 200.00 200.00 200.00 200.00 MHz, Max\nNotes:\n1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequen cies.\n2. The static offset is measured between any MMCM outputs with identical phase.3. Values for this parameter are available in the Clocking Wizard.\nSee http://www.xilinx.c om/products/intell ectual-property/cl ocking_wizard.htm\n.\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\n6. When CLKOUT4_CASCADE = TRUE, MMCM_FOUTMIN  is 0.036 MHz.Table  72: MMCM Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 55PLL Switching Characteristics\nTable  73: PLL Specification\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nPLL_FINMAX Maximum input clock frequency 800.00 800.00 800.00 800.00 MHz\nPLL_FINMIN Minimum input clock frequency 19.00 19.00 19.00 19.00 MHz\nPLL_FINJITTER Maximum input clock period jitter < 20% of clock input period or 1 ns Max\nPLL_FINDUTYAllowable input duty cycle: 19—49 MHz 25 25 25 25 %\nAllowable input duty cycl e: 50—199 MHz 30 30 30 30 %\nAllowable input duty cycl e: 200—399 MHz 35 35 35 35 %\nAllowable input duty cycl e: 400—499 MHz 40 40 40 40 %\nAllowable input duty cycle: >500 MHz 45 45 45 45 %\nPLL_FVCOMIN Minimum PLL VCO frequency 800.00 800.00 800.00 800.00 MHz\nPLL_FVCOMAX Maximum PLL VCO frequency 213 3.00 1866.00 1600.00 1600.00 MHz\nPLL_FBANDWIDTHLow PLL bandwidth at typical(1) 1.00 1.00 1.00 1.00 MHz\nHigh PLL bandwidth at typical(1) 4.00 4.00 4.00 4.00 MHz\nPLL_TSTATPHAOFFSET Static phase offset of the PLL outputs(2) 0.12 0.12 0.12 0.12 ns\nPLL_TOUTJITTER PLL output jitter Note 3\nPLL_TOUTDUTY PLL output clock duty-cycle precision(4) 0.20 0.20 0.20 0.20 ns\nPLL_TLOCKMAX PLL maximum lock time 100.00 100.00 100.00 100.00 µs\nPLL_FOUTMAX PLL maximum output frequenc y 800.00 800.00 800.00 800.00 MHz\nPLL_FOUTMIN PLL minimum output frequency(5) 6.25 6.25 6.25 6.25 MHz\nPLL_TEXTFDVAR External clock feedback variation < 20% of clock input period or 1 ns Max\nPLL_RSTMINPULSE Minimum reset pulse width 5.00 5.00 5.00 5.00 ns\nPLL_FPFDMAXMaximum frequency at the phase frequency \ndetector550.00 500.00 450.00 450.00 MHz\nPLL_FPFDMINMinimum frequency at the phase frequency \ndetector19.00 19.00 19.00 19.00 MHz\nPLL_TFBDELAY Maximum delay in the feedback path 3 ns Max or one CLKIN cycle\nDynamic Reconfiguration Port (DRP ) for PLL Before  and After DCLK\nTPLLCCK_DADDR /TPLLCKC\n_DADDRSetup and hold of D address 1.25/0.15 1.40/0.15 1.63/0.15 1.63/0.15 ns, Min\nTPLLCCK_DI /TPLLCKC_DI Setup and hold of D input 1.25/0.15 1 .40/0.15 1.63/0.15 1. 63/0.15 ns, Min\nTPLLCCK_DEN /TPLLCKC_\nDENSetup and hold of D enable 1.76/0.00 1.97/0.00 2.29/0.00 2.29/0.00 ns, Min\nTPLLCCK_DWE /TPLLCKC_\nDWESetup and hold of D write enable 1.25/0. 15 1.40/0.15 1.63/0.15 1.63/0.15 ns, Min\nTPLLCKO_DRDY CLK to out of DRDY 0.65 0.72 0.99 0.99 ns, Max\nFDCK DCLK frequency 200.00 200.00 200.00 200.00 MHz, Max\nNotes:\n1. The PLL does not filter typical spread-spectrum input clocks  because they are usually far below the bandwidth filter frequenc ies.\n2. The static offset is measured between any PLL outputs with identical phase.\n3. Values for this parameter are available in the Clocking Wizard.\nSee http://www.xilinx.c om/products/intell ectual-property/cl ocking_wizard.htm .\n4. Includes global clock buffer.\n5. Calculated as FVCO/128 assuming output duty cycle is 50%.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 56Device Pin ‐to‐Pin Output Parameter Guidelines\nTable  74: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Near Clock Region)(1)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flops, Fast Slew Rate, without  MMCM/PLL.\nTICKOF Clock-capable clock input and OUTFF at \npins/banks closest to the BUFGs without  \nMMCM/PLL (near clock region)(2)XC7Z007S N/A 5.68 6.65 N/A ns\nXC7Z012S N/A 5.96 6.90 N/A ns\nXC7Z014S N/A 6.05 7.08 N/A nsXC7Z010 5.08 5.68 6.65 N/A ns\nXC7Z015 5.34 5.96 6.90 N/A ns\nXC7Z020 5.42 6.05 7.08 N/A nsXA7Z010 N/A N/A 6.65 6.65 ns\nXA7Z020 N/A N/A 7.08 7.08 ns\nXQ7Z020 N/A 6.05 7.08 7.08 ns\nNotes:\n1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview  section of Zynq-7000 SoC Packaging and Pinout Specification (UG865).\nTable  75: Clock-Capable Clock Input to Output De lay Without MMCM/PLL (Far Clock Region)(1)\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flops, Fast Slew Rate, without  MMCM/PLL.\nTICKOFFAR Clock-capable clock input and OUTFF at \npins/banks farthest from the BUFGs without  \nMMCM/PLL (far clock region)(2)XC7Z007S N/A 5.68 6.65 N/A ns\nXC7Z012S N/A 6.25 7.21 N/A nsXC7Z014S N/A 6.34 7.40 N/A ns\nXC7Z010 5.08 5.68 6.65 N/A ns\nXC7Z015 5.60 6.25 7.21 N/A nsXC7Z020 5.69 6.34 7.40 N/A ns\nXA7Z010 N/A N/A 6.65 6.65 ns\nXA7Z020 N/A N/A 7.40 7.40 nsXQ7Z020 N/A 6.34 7.40 7.40 ns\nNotes:\n1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Refer to the Die Level Bank Numbering Overview  section of Zynq-7000 SoC Packaging and Pinout Specification (UG865 ).\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 57Table  76: Clock-Capable Clock Input to Output Delay With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flops, Fast Slew Rate, with MMCM.\nTICKOFMMCMCC Clock-capable clock input and OUTFF with \nMMCMXC7Z007S N/A 1.03 1.03 N/A ns\nXC7Z012S N/A 1.04 1.06 N/A ns\nXC7Z014S N/A 1.04 1.05 N/A nsXC7Z010 1.04 1.03 1.03 N/A nsXC7Z015 1.05 1.04 1.06 N/A ns\nXC7Z020 1.05 1.04 1.05 N/A ns\nXA7Z010 N/A N/A 1.03 1.03 nsXA7Z020 N/A N/A 1.05 1.05 ns\nXQ7Z020 N/A 1.04 1.05 1.05 ns\nNotes:\n1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. MMCM output jitter is already included in the timing calculation.\nTable  77: Clock-Capable Clock Input to Output Delay With PLL\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSSTL15 Clock-Capable Clock Input to Output Dela y using Output Flip-Flops, Fast Slew Rate, with PLL.\nTICKOFPLLCC Clock-capable clock input and OUTFF \nwith PLLXC7Z007S N/A 0.82 0.82 N/A ns\nXC7Z012S N/A 0.82 0.82 N/A ns\nXC7Z014S N/A 0.82 0.82 N/A nsXC7Z010 0.82 0.82 0.82 N/A ns\nXC7Z015 0.82 0.82 0.82 N/A ns\nXC7Z020 0.82 0.82 0.82 N/A nsXA7Z010 N/A N/A 0.82 0.82 ns\nXA7Z020 N/A N/A 0.82 0.82 ns\nXQ7Z020 N/A 0.82 0.82 0.82 ns\nNotes:\n1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. PLL output jitter is already included in the timing calculation.\nTable  78: Pin-to-Pin, Clock-to-Out using BUFIO\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nSSTL15 Clock-Capable Clock Input to Output Delay us ing Output Flip-Flop, Fast Slew Rate, with BUFIO.\nTICKOFCS Clock to out of I/O clock 5.14 5.76 6.81 6.81 ns\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 58Device Pin ‐to‐Pin Input Parameter Guidelines\nTable  79: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSFD / TPHFD Full delay (legacy delay or default delay)\nglobal clock input and IFF(2) without \nMMCM/PLL with ZHOLD_DELAY on HR \nI/O banksXC7Z007S N/A 2.13/–0. 17 2.44/–0.17 N/A ns\nXC7Z012S N/A 2.55/–0. 18 3.03/–0.18 N/A ns\nXC7Z014S N/A 2.74/–0. 25 3.18/–0.25 N/A ns\nXC7Z010 2.00/–0.17 2.13 /–0.17 2.44/–0.17 N/A ns\nXC7Z015 2.38/–0.18 2.55 /–0.18 3.03/–0.18 N/A ns\nXC7Z020 2.55/–0.25 2.74 /–0.25 3.18/–0.25 N/A ns\nXA7Z010 N/A N/A 2.44/ –0.17 2.44/–0.17 ns\nXA7Z020 N/A N/A 3.18/ –0.25 3.18/–0.25 ns\nXQ7Z020 N/A 2.74/–0.25 3.18/–0.25 3.18/–0.25 ns\nNotes:\n1. Setup and hold times are measured over worst case conditions (pro cess, voltage, temperature). Setup time is measured relative  to the \nglobal clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the global \nclock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch.\nTable  80: Clock-Capable Clock Input Setup and Hold With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nInput Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.(1)\nTPSMMCMCC / \nTPHMMCMCCNo delay clock-capable clock input and IFF\n(2) with MMCMXC7Z007S N/A 2.68/–0. 62 3.22/–0.62 N/A ns\nXC7Z012S N/A 2.80/–0. 62 3.34/–0.62 N/A ns\nXC7Z014S N/A 2.82/–0. 62 3.38/–0.62 N/A ns\nXC7Z010 2.36/–0.62 2.68/ –0.62 3.22/–0.62 N/A ns\nXC7Z015 2.47/–0.62 2.80/ –0.62 3.34/–0.62 N/A ns\nXC7Z020 2.48/–0.62 2.82/ –0.62 3.38/–0.62 N/A ns\nXA7Z010 N/A N/A 3.22/–0.62 3.22/–0.62 ns\nXA7Z020 N/A N/A 3.38/–0.62 3.38/–0.62 ns\nXQ7Z020 N/A 2.82/–0.62 3. 38/–0.62 3.38/–0.62 ns\nNotes:\n1. Setup and hold times are measured over worst case conditions (p rocess, voltage, temperature). Setup time is measured relative  to the global \nclock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the gl obal clock input \nsignal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch\n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 59Table  81: Clock-Capable Clock Input Setup and Hold With PLL\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nInput Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard.(1)\nTPSPLLCC / \nTPHPLLCCNo delay clock-capable clock input and IFF\n(2) with PLLXC7Z007S N/A 3.03/–0.19 3.64/–0.19 N/A ns\nXC7Z012S N/A 3.15/–0.20 3.76/–0.20 N/A ns\nXC7Z014S N/A 3.17/–0.20 3.80/–0.20 N/A nsXC7Z010 2.67/–0.19 3.03/– 0.19 3.64/–0.19 N/A ns\nXC7Z015 2.78/–0.20 3.15/– 0.20 3.76/–0.20 N/A ns\nXC7Z020 2.79/–0.20 3.17/– 0.20 3.80/–0.20 N/A ns\nXA7Z010 N/A N/A 3.6 4/–0.19 3.64/–0.19 ns\nXA7Z020 N/A N/A 3.8 0/–0.20 3.80/–0.20 ns\nXQ7Z020 N/A 3.17/–0.20 3 .80/–0.20 3.80/–0.20 ns\nNotes:\n1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the global \nclock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the gl obal clock input \nsignal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input flip-flop or latch\n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nTable  82: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nInput Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard.\nTPSCS /TPHCS Setup and hold of I/O clock –0.38/ 1.39 –0.38/1.55 –0.38/ 1.86 –0.38/1.86 ns\nTable  83: Sample Window\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nTSAMP Sampling error at receiver pins(1) 0.59 0.64 0.70 0.70 ns\nTSAMP_BUFIO Sampling error at receiver pins using BUFIO(2) 0.35 0.40 0.46 0.46 ns\nNotes:\n1. This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and pr ocess. The \ncharacterization methodology uses the MMCM to capture the DDR i nput registers’ edges of operation. These measurements include:\n- CLK0 MMCM jitter - MMCM accuracy (phase offset)- MMCM phase shift resolutionThese measurements do not include package or clock tree skew.\n2. This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and pr ocess. The \ncharacterization methodology uses the BUFIO clock network and IDEL AY to capture the DDR input registers’ edges of operation. Th ese \nmeasurements do not include package or clock tree skew.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 60Additional Package Parameter Guidelines\nThe parameters in this section provide the necessary values for calculating timing budgets for PL clock transmitter and \nreceiver data-valid windows.\nTable  84: Package Skew\nSymbol Description Devi ce Package Value Units\nTPKGSKEW Package skew(1)\nXC7Z007SCLG225 101 ps\nCLG400 155 ps\nXC7Z012S CLG485 182 ps\nXC7Z014SCLG400 166 ps\nCLG484 248 ps\nXC7Z010CLG225 101 ps\nCLG400 155 ps\nXC7Z015 CLG485 182 ps\nXC7Z020CLG400 166 ps\nCLG484 248 ps\nXA7Z010CLG225 101 ps\nCLG400 155 ps\nXA7Z020CLG400 166 ps\nCLG484 248 ps\nXQ7Z020CL400 166 ps\nCL484 248 ps\nNotes:\n1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay  from die \npad to ball.\n2. Package delay information is available for these device/package combinations. This information can be used to deskew the pack age.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 61GTP Transceiver Specifications (Onl y available in the XC7Z012S and XC7Z015)\nGTP Transceiver DC Input and Output Levels\nTable 85  summarizes the DC output specifications of the GTP transceivers in the XC7Z012S and XC7Z015. Consult the \n7 Series FPGAs GTP Transceiver User Guide  (UG482 ) for further details.\n \nNote: In Figure 21 , differential peak-to-peak voltage = si ngle-ended peak-to-peak voltage x 2.Table  85: GTP Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPOUTDifferential peak-t o-peak output \nvoltage(1)Transmitter output swing is set to maximum setting1000 – – mV\nV\nCMOUTDCDC common mode output \nvoltageEquation based VMGTAVTT –D VPPOUT /4 mV\nROUT Differential output resistance – 100 – \uf057\nVCMOUTAC Common mode output voltage: AC coupled 1/2 VMGTAVTT mV\nTOSKEW Transmitter output pair (TXP and TXN) intra-pair skew – – 12 ps\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled 150 – 2000 mV\nVIN Single-ended input voltage(2) DC coupled VMGTAVTT = 1.2V –200 –  VMGTAVTT mV\nVCMIN Common mode input voltage DC coupled VMGTAVTT = 1.2V – 2/3 VMGTAVTT –m V\nRIN Differential input resistance – 100 – \uf057\nCEXT Recommended external AC coupling capacitor(3) – 100 – nF\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in the 7 Series FPGAs GTP Transceiver User \nGuide  (UG482 ) and can result in values lower than reported in this table.\n2. Voltage measured at the pin referenced to GND.\n3. Other values can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 20\nFigure 20: Single-Ended Peak-to-Peak Voltage\nX-Ref Target - Figure 21\nFigure 21: Differential Peak-to-Peak Voltage0+V P\nN\nds187_17_070 314Single-Ended\nPeak-to-Pe ak \nVoltage\n0 +V \n–V  \n \nP–N\nds187_18_070 314Differenti al\nPeak-to-Pe ak\nVoltage\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 62Table 86  summarizes the DC specifications of the cl ock input of the GTP transceiver. Consult the 7S e r i e s  F P G A s  G T P  \nTransceiver User Guide  (UG482 ) for further details.\nGTP Transceiver Switching Characteristics\nConsult the 7 Series FPGAs GTP Transceiver User Guide  (UG482 ) for further information.\n Table  86: GTP Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 350 – 2000 mV\nRIN Differential input resistance – 100 – \uf057\nCEXT Required external AC coupling capacitor – 100 – nF\nTable  87: GTP Transceiver Performance\nSymbol DescriptionOutput \nDividerSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFGTPMAX Maximum GTP transceiver data rate 6.25 6.25 3.75 N/A Gb/s\nFGTPMIN Minimum GTP transceiver data rate 0.500 0.500 0.500 N/A Gb/s\nFGTPRANGE PLL line rate range1 3.2–6.25 3.2–6.25 3.2–3.75 N/A Gb/s\n2 1.6–3.3 1.6–3.3 1.6–3.2 N/A Gb/s\n4 0.8–1.65 0.8–1.65 0.8–1.6 N/A Gb/s8 0.5–0.825 0.5–0.825 0.5–0.8 N/A Gb/s\nF\nGTPPLLRANGE GTP transceiver PLL frequency range 1.6–3.3 1.6–3.3 1.6–3.3 N/A GHz\nTable  88: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFGTPDRPCLK GTPDRPCLK maximum frequency 175 175 156 N/A MHz\nTable  89: GTP Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range 60 – 660 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle Tr ansceiver PLL only 40 – 60 %\nX-Ref Target - Figure 22\nFigure 22: Reference Clock Ti ming Parametersds187_19_0 8151380% \n20% \nT FCLK T RCLK \nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 63Table  90: GTP Transceiver PLL/Lock Time Adaptation\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nTLOCK Initial PLL lock – – 1 ms\nTDLOCKClock recovery phase acquisition and \nadaptation time.After the PLL is locked to the \nreference clock, this is the time it \ntakes to lock the clock data recovery (CDR) to the data present at the input.– 50,000 2.3 x10\n6 UI\nTable  91: GTP Transceiver User Clock Switching Characteristics(1)\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFTXOUT TXOUTCLK maximum frequency 390.625 390.625 234.375 N/A MHz\nFRXOUT RXOUTCLK maximum frequency 390.625 390.625 234.375 N/A MHz\nFTXIN TXUSRCLK maximum frequency 16-bit data path 390.625 390.625 234.375 N/A MHz\nFRXIN RXUSRCLK maximum frequency 16-bit data path 390.625 390.625 234.375 N/A MHz\nFTXIN2 TXUSRCLK2 maximum frequency 16-bi t data path 390.625 390.625 234.375 N/A MHz\nFRXIN2 RXUSRCLK2 maximum frequency 16-bit data path 390.625 390.625 234.375 N/A MHz\nNotes: \n1. Clocking must be implemented as described in the 7 Series FPGAs GTP Transceiver User Guide  (UG482 ).\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 64 Table  92: GTP Transceiver Transmitter Switching Characteristics\nSymbol Description Cond ition Min Typ Max Units\nFGTPTX Serial data rate range 0.500 – FGTPMAX Gb/s\nTRTX TX rise time 20%–80% – 50 – ps\nTFTX TX fall time 80%–20% – 50 – ps\nTLLSKEW TX lane-to-lane skew(1)– – 500 ps\nVTXOOBVDPP Electrical idle amplitude – – 20 mV\nTTXOOBTRANSITION Electrical idle transition time – – 140 ns\nTJ6.25 Total Jitter(2)(3)\n6.25 Gb/s– – 0.30 UI\nDJ6.25 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ5.0 Total Jitter(2)(3)\n5.0 Gb/s– – 0.30 UI\nDJ5.0 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ4.25 Total Jitter(2)(3)\n4.25 Gb/s– – 0.30 UI\nDJ4.25 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ3.75 Total Jitter(2)(3)\n3.75 Gb/s– – 0.30 UI\nDJ3.75 Deterministic Jitter(2)(3) – – 0.15 UI\nTJ3.2 Total Jitter(2)(3)\n3.20 Gb/s(4)–– 0 . 2 U I\nDJ3.2 Deterministic Jitter(2)(3) –– 0 . 1 U I\nTJ3.2L Total Jitter(2)(3)\n3.20 Gb/s(5)– – 0.32 UI\nDJ3.2L Deterministic Jitter(2)(3) – – 0.16 UI\nTJ2.5 Total Jitter(2)(3)\n2.5 Gb/s(6)– – 0.20 UI\nDJ2.5 Deterministic Jitter(2)(3) – – 0.08 UI\nTJ1.25 Total Jitter(2)(3)\n1.25 Gb/s(7)– – 0.15 UI\nDJ1.25 Deterministic Jitter(2)(3) – – 0.06 UI\nTJ500 Total Jitter(2)(3)\n500 Mb/s–– 0 . 1 U I\nDJ500 Deterministic Jitter(2)(3) – – 0.03 UI\nNotes: \n1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad ).\n2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinat ions.\n3. All jitter values are based on a bit-error ratio of 1e-12.\n4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.\n5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.\n6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 65Table  93: GTP Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTPRX Serial data rate RX oversampler not enabled 0.500 – FGTPMAX Gb/s\nTRXELECIDLE Time for RXELECIDLE to respond to loss or restoration of data – 10 – ns\nRXOOBVDPP OOB detect threshold peak-to-peak 60 – 150 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 KHz–5000 – 5000 ppm\nRXRL Run length (CID) – – 512 UI\nRXPPMTOL Data/REFCLK PPM offset tolerance –1250 – 1250 ppm\nSJ Jitter Tolerance(2)\nJT_SJ6.25 Sinusoidal Jitter(3) 6.25 Gb/s 0.44 – – UI\nJT_SJ5.0 Sinusoidal Jitter(3) 5.0 Gb/s 0.44 – – UI\nJT_SJ4.25 Sinusoidal Jitter(3)4.25 Gb/s 0.44 – – UI\nJT_SJ3.75 Sinusoidal Jitter(3) 3.75 Gb/s 0.44 – – UI\nJT_SJ3.2 Sinusoidal Jitter(3) 3.2 Gb/s(4) 0.45 – – UI\nJT_SJ3.2L Sinusoidal Jitter(3) 3.2 Gb/s(5) 0.45 – – UI\nJT_SJ2.5 Sinusoidal Jitter(3) 2.5 Gb/s(6) 0.5 – – UI\nJT_SJ1.25 Sinusoidal Jitter(3) 1.25 Gb/s(7) 0.5 – – UI\nJT_SJ500 Sinusoidal Jitter(3) 500 Mb/s 0.4 – – UI\nSJ Jitter Tolerance with Stressed Eye(2)\nJT_TJSE3.2Total Jitter with Stressed Eye(8)3.2 Gb/s 0.70 – – UI\nJT_TJSE6.25 6.25 Gb/s 0.70 – – UI\nJT_SJSE3.2 Sinusoidal Jitter with Stressed \nEye(8)3.2 Gb/s 0.1 – – UI\nJT_SJSE6.25 6.25 Gb/s 0.1 – – UI\nNotes: \n1. Using RXOUT_DIV = 1, 2, and 4.\n2. All jitter values are based on a bit error ratio of 1e–12.\n3. The frequency of the injected sinusoidal jitter is 10 MHz.\n4. PLL frequency at 3.2 GHz and RXOUT_DIV = 2.5. PLL frequency at 1.6 GHz and RXOUT_DIV = 1.\n6. PLL frequency at 2.5 GHz and RXOUT_DIV = 2.\n7. PLL frequency at 2.5 GHz and RXOUT_DIV = 4.8. Composite jitter.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 66GTP Transceiver Protocol Jitter Characteristics\nFor Table 94  through Table 98 , the 7 Series FPGAs GTP Transceiver User Guide  (UG482 ) contains recommended settings for \noptimal usage of protocol specific characteristics.\nTable  94: Gigabit Ethernet Protocol Characteristics\nDescription Line Rate  (Mb/s) Min Max Units\nGigabit Ethernet Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 1250 – 0.24 UI\nGigabit Ethernet Receiver High Frequency Jitter Tolerance\nTotal receiver jitter tolerance 1250 0.749 – UI\nTable  95: XAUI Protocol Characteristics\nDescription Line Rate (Mb/s) Min Max Units\nXAUI Transmitter Jitter Generation\nTotal transmitter jitter (T_TJ) 3125 – 0.35 UI\nXAUI Receiver High Freq uency Jitter Tolerance\nTotal receiver jitter tolerance 3125 0.65 – UI\nTable  96: PCI Express Protocol Characteristics(1)\nStandard Description Line Rate (Mb/s) Min Max Units\nPCI Express Transmitter Jitter Generation\nPCI Express Gen 1 Total transmitter jitter 2500 – 0.25 UI\nPCI Express Gen 2 Total transmitter jitter 5000 – 0.25 UI\nPCI Express Receiver High Frequency Jitter Tolerance\nPCI Express Gen 1 Total receiver jitter tolerance 2500 0.65 – UI\nPCI Express Gen 2(2)Receiver inherent timing error\n50000.40 – UI\nReceiver inherent deterministic timing error 0.30 – UI\nNotes: \n1. Tested per card electromechanical (CEM) methodology.\n2. Using common REFCLK.\nTable  97: CEI-6G Protocol Characteristics\nDescription Line Rate (M b/s) Interface Min Max Units\nCEI-6G Transmitter Jitter Generation\nTotal transmitter jitter(1) 4976–6375 CEI-6G-SR – 0.3 UI\nCEI-6G Receiver High Fr equency Jitter Tolerance\nTotal receiver jitter tolerance(1) 4976–6375 CEI-6G-SR 0.6 – UI\nNotes: \n1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 67 \nIntegrated Interface Block for PCI Express De signs Switching Characteristics (XC7Z012S and \nXC7Z015 Only)\nThis block is only available in the XC7Z012S and XC7Z015. Mo re information and documentation on solutions for PCI Express \ndesigns can be found at: www.xilinx.com/technology/p rotocols/pciexpress.htm .Table  98: CPRI Protocol Characteristics\nDescription Line Rate (Mb/s) Min Max Units\nCPRI Transmitter Jitter Generation\nTotal transmitter jitter614.4 – 0.35 UI\n1228.8 – 0.35 UI\n2457.6 – 0.35 UI\n3072.0 – 0.35 UI4915.2 – 0.3 UI6144.0 – 0.3 UI\nCPRI Receiver Frequency Jitter Tolerance\nTotal receiver jitter tolerance614.4 0.65 – UI\n1228.8 0.65 – UI2457.6 0.65 – UI\n3072.0 0.65 – UI\n4915.2\n(1)0.60 – UI\n6144.0(1) 0.60 – UI\nNotes: \n1. Tested to CEI-6G-SR.\nTable  99: Maximum Performance for PCI Express Designs (XC7Z012S and XC7Z015 only)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nFPIPECLK Pipe clock maximum frequency 250.00 250.00 250.00 N/A MHz\nFUSERCLK User clock maximum frequency 250.00 250.00 250.00 N/A MHz\nFUSERCLK2 User clock 2 maximum frequency 250.00 250.00 250.00 N/A MHz\nFDRPCLK DRP clock maximum frequency 250.00 250.00 250.00 N/A MHz\nNotes: \n1. Refer to the 7 Series FPGAs Integrated Block for PCI Express Product Guide  (PG054 ) for specific supported core configurations.\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 68XADC Specifications\nTable  100: XADC Specifications\nParameter Symbol Comments/Conditions Min Typ Max Units\nVCCADC = 1.8V ± 5%, VREFP = 1.25V, VREFN = 0V, ADCCLK = 26 MHz, –55°C \uf0a3Tj\uf0a3125°C, Typical values at Tj=+40°C\nADC Accuracy(1) \nResolution 12 – – Bits\nIntegral Nonlinearity(2)INL –40°C \uf0a3Tj\uf0a3100°C – – ±2 LSBs\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±3 LSBs\nDifferential Nonlinearity DNL No missing codes, guaranteed monotonic – – ±1 LSBs\nOffset Error Unipolar –40°C \uf0a3Tj\uf0a3100°C – – ±8 LSBs\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C ±12 LSBs\nBipolar –55°C \uf0a3Tj\uf0a3125°C – – ±4 LSBs\nGain Error –– ± 0 . 5%\nOffset Matching – – 4 LSBs\nGain Matching –– 0 . 3 %\nSample Rate –– 1M S / s\nSignal to Noise Ratio(2)SNR FSAMPLE = 500KS/s, FIN= 20KHz 60 – – dB\nRMS Code Noise External 1.25V reference – – 2 LSBs\nOn-chip reference – 3 – LSBs\nTotal Harmonic Distortion(2)THD FSAMPLE = 500KS/s, FIN= 20KHz 70 – – dB\nAnalog Inputs(3)\nADC Input Ranges Unipolar operation 0 – 1 V\nBipolar operation –0.5 – +0.5 V\nUnipolar common mode range (FS input) 0 – +0.5 V\nBipolar common mode range (FS input) +0.5 – +0.6 V\nMaximum External Channel Input Ranges Adjacent analog channels set within these \nranges should not corrupt measurements on \nadjacent channels–0.1 – VCCADC V\nAuxiliary Channel Full \nResolution BandwidthFRBW 250 – – KHz\nOn-Chip Sensors\nTemperature Sensor Error –40°C \uf0a3Tj\uf0a3100°C – – ±4 °C\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±6 °C\nSupply Sensor Error –40°C \uf0a3Tj\uf0a3100°C – – ±1 %\n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C – – ±2 %\nConversion Rate(4)\nConversion Time - Continuous tCONV Number of ADCCLK cycles 26 – 32 Cycles\nConversion Time - Event tCONV Number of CLK cycles – – 21 Cycles\nDRP Clock Frequency DCLK DRP clock frequency 8 – 250 MHz\nADC Clock Frequency ADCCLK Derived from DCLK 1 – 26 MHz\nDCLK Duty Cycle 40 – 60 %\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 69Configuration Switching CharacteristicsXADC Reference(5)\nExternal Reference VREFP Externally supplied reference voltage 1.20 1.25 1.30 V\nOn-Chip Reference Ground VREFP  pin to AGND, \n–40°C\uf0a3Tj\uf0a3100°C1.2375 1.25 1.2625 V\nGround VREFP  pin to AGND, \n–55°C\uf0a3Tj< –40°C; 100°C < Tj\uf0a3125°C1.225 1.25 1.275 V\nNotes:\n1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when  this feature \nis enabled.\n2. Only specified for bitstream option XADCEnhancedLinearity = ON.\n3. See the ADC chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide  \n(UG480 ) for a detailed description.\n4. See the Timing chapter in the 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide  \n(UG480 ) for a detailed description.\n5. Any variation in the reference voltage from the nominal VREFP  = 1.25V and VREFN  = 0V will result in a deviation from the ideal transfer \nfunction. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for  external \nratiometric type applications allowing reference to vary by ±4% is permitted.\nTable  101: Configuration Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1C/-1I/-1LI -1Q\nPower-up Timing Characteristics\nTPL(1) Program latency 5.00 5.00 5.00 5.00 ms, Max\nTPORPower-on reset (50 ms ramp ra te time) 10/50 10/50 10/50 10/50ms, \nMin/Max\nPower-on reset (1 ms ramp rate time) with the \npower-on reset override function disabled; \n(devcfg.CTRL.PCFG_POR_CNT_4K = 0 ).(2)10/35 10/35 10/35 10/35ms, \nMin/Max\nPower-on reset (1 ms ramp rate time) with the \npower-on reset override function enabled; \n(devcfg.CTRL.PCFG_POR_CNT_4K = 1 ).(2)2/8 2/8 2/8 2/8ms, \nMin/Max\nTPROGRAM Program pulse width 250.00 250.00 250.00 250.00 ns, Min\nBoundary-Scan Port Timing Specifications\nTTAPTCK /TTCKTAP TMS and TDI setup/hold 3.00/2.00 3. 00/2.00 3.00/2.00 3.00/2.00 ns, Min\nTTCKTDO TCK falling edge to TDO output 7.00 7.00 7.00 7.00 ns, Max\nFTCK TCK frequency 66.00 66.00 66.00 66.00 MHz, Max\nInternal Configuration Access Port\nFICAPCK Internal configuration access port (ICAPE2) 100.00 100.00 100.00 100.00 MHz, Max\nDevice DNA Access Port\nFDNACK DNA access port (DNA_PORT) 100.00 100.00 100.00 100.00 MHz, Max\nNotes:\n1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide  (UG470 ).\n2. For non-secure boot only. Measurement is made when the PS  is already powered and stable, before power cycling the PL.Table  100: XADC Specifications (Cont’d)\nParameter Symbol Comments/Conditions Min Typ Max Units\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 70eFUSE Programming Conditions\nTable 102  lists the programming conditions specifically for eFUSE. For more information, see the 7 Series FPGA Configuration \nUser Guide  (UG470 ).\nRevision History\nThe following table shows the revi sion history for this document:Table  102: eFUSE Programming Conditions(1)\nSymbol Description Min Typ Max Units\nIPLFS PL VCCAUX  supply current – – 115 mA\nIPSFS PS VCCPAUX  supply current – – 115 mA\ntj Temperature range 15 – 125 °C\nNotes: \n1. The Zynq-7000 device must not be configured during eFUSE programming.\nDate Version Description of Revisions\n05/07/2012 1.0 Initial Xilinx release.\n06/27/2012 1.1 Updated the descriptions, changed VIN, Note 3 , Note 4 , and added VPREF , VPIN, and Note 5  in \nTable 1 . In Table 2 , updated descriptions and notes. Updated Table 3  and added RIN_TERM . Removed \nICCMIOQ  from Table 5 . Removed ICCMIOQ and updated XC7Z020 in Table 6 . Updated LVCMOS12, \nSSTL135, and SSTL15 in Table 10 . Updated Table 18 .\nIn PS Performance Characteristics  section, added timing diagrams and revised many tables.\nUpdated Table 50  and removed notes 2 and 3. Added Note 2  and Note 3  to Table 51 . Changed \nTable 53  by adding TIOIBUFDISABLE . Removed many of the combinatorial delay specifications and \nTCINCK /TCKCIN  from Table 62 .\nIn Table 100  updated Offset Error and Matching descriptions and Gain Error and Matching \ndescriptions, and added Note 2  to Integral Nonlinearity.\n09/12/2012 1.2 Changed Note 3  and added Note 5  in Table 1 . Updated Tj in Table 2 , also revised Note 4  and Note 9 . \nUpdated specifications including RIN_TERM in Table 3 . Added Table 4 . Updated the XC7Z020 \nspecifications in Table 6 . Updated standards in Table 8 . Updated specifications in Table 12 .\nUpdated the AC Switching Characteristics  section for the ISE tools 14.2 speed specifications \nthroughout the document.\nIn PS Performance Characteristics  section introduction, revised tables, updated Figure 4, and added \nFigure 5. Updated parameters in Figure 6  through Figure 13. Updated values in Table 17 . Added \nNote 2 to Table 23. Added Note 3 to Table 36 . Updated descriptions and revised FMSPICLK  in Table 41 .\nUpdated Note 3  in Table 51 . Changed FPFDMAX  conditions in Table 72  and Table 73 . Updated devices \nand added values to Table 84 .\n02/11/2013 1.3 Updated the AC Switching Characteristics  based upon ISE tools 14.4 and Vivado tools 2012.4, both at \nv1.05 for the -3, -2, and -1 speed specif ications throughout the document. Updated Table 15  and \nTable 16  to the product status of production for the XC7Z020 devices with -2 and -1 speed \nspecifications.\nUpdated description in Introduction . Revised VPIN in Table 1 . Revised VPIN and IIN and added Note 2  \nto Table 2 . Clarified PS specifications, added CPIN, and removed Note 3 on IRPD in Table 3 . Added \nvalues to Table 5 . Updated Power Supply Requirements  section. Revised descriptions in Table 7 . \nRevised Note 1 , removed LVTTL, notes 2 and 3, and added SSTL135 to Table 8 . Added Table 9 . \nRemoved HSTL_I_12 and SSTL_12 from Table 10 . Removed DIFF_SSTL12 from Table 12 . Revise in \nVCCO min/max in Table 13 .\nMany changes to the PS Switching Characteristics  section including adding tables, figures, notes with \ntest conditions where applicable. In Table 17 , updated the 6:2:1 clock ratio frequencies. Updated \nminimum value for TULPIDCK  in Table 35 . Added a 2:1 memory controller section to Table 51 .\nUpdated Note 1  in Table 69 . Updated Note 1  and Note 2  in Table 84 .Updated the rows on offset error \nand matching and gain error and matching and the maximum external channel input ranges in Table 100 . Added Internal Configuration Access Port  section to Table 101 .\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 7102/14/2013 1.4 Corrected TQSPICKD2  minimum equation in Table 34 . Updated timing parameter names in Figure 4  and \nFigure 5  to match those in the accompanying table.\n02/19/2013 1.4.1 Corrected version history.\n03/19/2013 1.5 Updated Table 15  and Table 16  to the product status of production for the XC7Z010 devices with -2 and \n-1 speed specifications.\nUpdated Figure 4  by adding OUT0. Added Note 2  to Table 33 . Added Table 38  and Figure 9 .\n04/24/2013 1.6 All the devices listed in this data sheet are production released. Updated the AC Switching \nCharacteristics  based upon ISE tools 14.5 and Vivado tools 2013.1, both at v1.06 for the -3, -2, and -1 \nspeed specifications throu ghout the document. Updated Table 15  and Table 16  for production release \nof the XC7Z010 and XC7Z020 in the -3 speed designations. \nRemoved the PS Power-on Reset  section. Updated the PS—PL Power Sequencing  section.\nIn Table 1 , revised VIN (I/O input voltage) to match values in Table 4 , and combined Note 4  with old \nNote 5 and then added new Note 6 . Revised VIN description and added Note 8  in Table 2 . Updated first \n3 rows in Table 4 . Revised PCI33_3 voltage minimum in Table 10  to match values in Table 1  and \nTable 4 . Added Note 1  to Table 13 . Clarified the load conditions in Table 34  by adding new data. \nClarified title of Table 51 . Throughout the data sheet ( Table 62 , Table 63 , Table 64 , and Table 79 ) \nremoved the obvious note “A Zero “0” Hold Time listing indicates no hold time or a negative hold time.” \n07/08/2013 1.7 Added Note 5  to Table 2 . Revised the frequency of CPU clock performance (6:2:1) in Table 17 . \nUpdated FDDR3L_MAX  values in Table 18 . Moved and added FAXI_MAX  to Table 19 . Updated the \nminimum TDQVALID  values in Table 25  and Table 26 . In Table 37 , corrected the FSDSCLK  maximum \nvalue. In Table 38 , corrected FSDSCLK  and fixed the FSDIDCLK  typographical unit error. Values in \nTable 78  and Table 82  were reported incorrectly and have been updated to match speed specifications.\n09/12/2013 1.8 Added the XC7Z015 throughout  the document. The XC7Z015 is the onl y device in this data sheet that \nincludes GTP transceivers. Added the GTP transceivers specifications to Table 1 , Table 2 , and Table 7 , \nand the PL Power-On/Off Power Supply Sequencing , PS—PL Power Sequencing , GTP Transceiver \nSpecifications (Only available in the XC7Z012S and XC7Z015) , Integrated Interface Block for PCI \nExpress Designs Switching Characteristics (XC7Z012S and XC7Z015 Only)  and sections. Added \nUSRCCLK Output section and clarified values for TPOR in Table 101 . Added IPSFS  to Table 102 . \nUpdated Notice of Disclaimer .\n11/26/2013 1.9 Added specifications fo r the XQ7Z020 with the -1Q speed sp ecification/temperature range. Added \nspecifications for the XA7Z010 and XA7Z020 with the -1Q speed s pecification/temperature range. \nRemoved Note 1 and Note 2 from Table 6 . Added Table 14 . Updated Table 100  specifications. In \nTable 101 , removed the USRCCLK Output section, added TPL, TPROGRAM , Note 1 , and the Device \nDNA Access Port  section, and updated the TPOR description.\n01/20/2014 1.10 Update Note 7  in Table 2 . Added Note 2  to Table 4 . Updated speed files in data sheet and Table 14 . \nUpdated Table 15  and Table 16  for production release of the XA7Z010 and XA7Z020 in the -1I and -1Q \nspeed designations. Added I/O standards to Table 52  and improved all of the TIOTP speed \nspecifications.\n02/25/2014 1.11 Production release of t he XC7Z015 for all speed specifications and temperature ranges, including \nfinalizing information in Table 15  and Table 16 . Added XC7Z015 data to Table 5 , Table 6 , and Table 71 . \nAdded Table 27 .\n07/14/2014 1.12 In Table 4 , updated Note 2  per the customer notice 7 Series FPGA and Zynq-7000 AP SoC I/O \nUndershoot Voltage Data Sheet Update (XCN14014 ). Added heading LVDS DC Specifications \n(LVDS_25) . Fixed units for TDQSS  in Table 27 . Updated heading Input/Output Delay Switching \nCharacteristics . Updated FIDELAYCTRL_REF , TIDELAYPAT_JIT  and TODELAYPAT_JIT , and Note 1  in Table 60 .\nRemoved note from Table 62 . Updated description of TICKOF  and added Note 2  to Table 74 . Updated \ndescription of TICKOFFAR  and added Note 2  to Table 75 . Revised DVPPOUT  and VIN, and added Note 2  \nto Table 85 . Revised labels in Figure 20  and Figure 21  and added a note after Figure 21 . Added Note 1  \nto Table 99 .\n10/09/2014 1.13 Added -1LI sp eed grade throughout. Updated Introduction . Removed 3.3V as descriptor of HR I/O \nbanks throughout. In PL Power-On/Off Power Supply Sequencing , added sentence about there being \nno recommended sequence for supplies not shown. In PS—PL Power Sequencing , removed list of PL \npower supplies. In Table 20 , removed typical value and added maximum value for TRFPSCLK . Added\nnote about measurement being taken from VREF to VREF in Table 25  to Table 32 . Added I/O Standard \nAdjustment Measurement Methodology .Date Version Description of Revisions\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 72Notice of Disclaimer\nThe information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are ma de available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OFMERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICUL AR PURPOSE; and (2) Xilinx sh all not be liable (whether in\ncontract or tort, including negligence, or und er any other theory of liability) for any loss or damage of any kind or nature re lated to, arising\nunder, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,  incidental, or\nconsequential loss or damage (including loss  of data, profits, goodwill, or any type of  loss or damage suffered as a result of any action\nbrought by a third party) even if such damage or loss was reas onably foreseeable or Xilinx had been advised of the possibility of the same.\nXilinx assumes no obligation to correct any errors contained in the Materials or to not ify you of updates to the Materials or t o product\nspecifications. You may not reprod uce, modify, distribute, or publicly display th e Materials without prior written consent. Cer tain products\nare subject to the terms and conditions of Xilinx’s limited warran ty, please refer to Xilinx’s Terms of Sale which can be viewe d at\nwww.xilinx.com/legal.htm#tos\n; IP cores may be subject to warranty and support terms contained in a license issued  to you by Xilinx. Xilinx\nproducts are not designed or in tended to be fail-safe or for use in any applic ation requiring fail-safe performance; you assume  sole risk\nand liability for use of Xilinx products in such critical applications, please refer to  Xilinx’s Terms of Sale which can be vie wed at\nwww.xilinx.com/legal.htm#tos .11/19/2014 1.14 Added VCCBRAM  to Introduction . Replaced -1L speed grade with -1LI and removed 1.0V row for VCCINT\nand VCCBRAM  in Table 2 . Updated the AC Switching Characteristics  based upon Vivado 2014.4. \nUpdated Vivado software version in Table 14 . In Table 15 , moved -1LI speed grade for XC7Z010, \nXC7Z015, and XC7Z020 devices from Advance to Production. In Table 16 , added Vivado 2013.1 \nsoftware version to -2 E, -2I, -1C, and -1I speed grades of XC7Z010 and XC7Z020 devices, added \nVivado 2014.4 software version to -1LI speed grade for all commercial devices, and removed table \nnote. Added Selecting the Correct Speed Grade and Voltage in the Vivado Tools . Added Note 1  to \nTable 49 . In Table 51 , moved LPDDR2 row to end of 2: 1 Memory Controllers section.\n02/23/2015 1.15 Updated descriptions of VCCPINT in Table 1  and Table 2 . Added Note 6  to Table 11 . In Table 13 ,\nchanged maximum VICM value from 1.425V to 1.500V. Updated Table 22  title. Added Figure 1  and\nTable 23 . In Table 34 , updated minimum TQSPIDCK2  and TQSPICKD2  to 6 ns and 12.5 ns, respectively,\nand removed note 5. In Table 65 , added TRDCK_DI_ECCW /TRCKD_DI_ECCW and TRDCK_DI_ECC_FIFO /\nTRCKD_DI_ECC_FIFO , updated TRCCK_EN /TRCKC_EN  symbols, and updated Note 1 . In Table 66 , updated\nTDSPDCK_ {A, B}_MREG_MULT /TDSPCKD_ {A, B}_MREG_MULT  and TDSPDCK_ {A, D}_ADREG /\nTDSPCKD_ {A, D}_ADREG  symbols, and replaced B input with A input for TDSPDO_A_P . Removed minimum\nsample rate specification from Table 100 .\n09/22/2015 1.16 Updated data sheet per the customer notice XCN15034: Zynq-7000 AP SoC Requirement for the PS \nPower-Off Sequence . Assigned quiescent supply currents to -1LI speed grade XQ7Z020 device in \nTable 5 . Updated PS Power-On/Off Power Supply Sequencing . Removed N/A from -1LI speed \ngradeXQ7Z020 device production software cell in Table 16 . Added FSMC_REF_CLK  to Table 33 .\n11/24/2015 1.17 Updated the AC Switching Characteristics  based upon Vivado 2015.4. In Table 15 , added -1LI speed \ngrade to Production column for XQ7Z020. In Table 16 , added Vivado 2015.4 software version to -1LI \nspeed grade column for XQ7Z020. In Figure 4  and Figure 5 , added extra clock pulse on \nQSPI_SCLK_OUT.\n07/26/2016 1.18 Updated first sentence in PS Power-On/Off Power Supply Sequencing . Added TPSPOR  to Note 1  in \nTable 22 . In Table 54 , changed VMEAS  for LVCMOS (3.3V), LVTTL (3.3V), and PCI33 (3.3V) to 1.65V.\n10/03/2016 1.19 Added XC7Z007S, XC7Z012S, and XC7Z014S throughout. Updated the AC Switching Characteristics  \nbased upon Vivado 2016.3.\n06/15/2017 1.20 Added 1.35V to Note 7  in Table 2 . Updated to Vivado 2016.3 in first paragraph of AC Switching \nCharacteristics . In Table 60 , changed TIDELAYRESOLUTION  units from ps to µs.\n07/02/2018 1.20.1 Editorial updates on ly. No technical content updates.\n12/01/2020 1.21 Updated headings in Table 1 , Table 2 , and PL Power-On/Off Power Supply Sequencing  to reflect GTP \ntransceiver support in XC7Z012S devices. Replaced D with DDLY in description of TISDCK_DDLY_DDR / \nTISCKD_DDLY_DDR  in Table 58 .Date Version Description of Revisions\nSend Feedback\nZynq-7000 SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)\nDS187 (v1.21) December 1, 2020 www.xilinx.com\nProduct Specification 73AUTOMOTIVE APPLICATIONS DISCLAIMER\nAUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS\nOR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICL E (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR\nREDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL,PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY\nPURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT\nONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.\nSend Feedback\n'}]
!==============================================================================!
### Component Summary: XC7Z020-2CLG400I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCPINT (PS internal logic supply voltage): 0.95V to 1.05V
  - VCCPAUX (PS auxiliary supply voltage): 1.71V to 1.89V
  - VCCPLL (PS PLL supply): 1.71V to 1.89V
  - VCCO_DDR (PS DDR I/O supply voltage): 1.14V to 1.89V
  - VCCO_MIO (PS MIO I/O supply voltage): 1.71V to 3.465V
  - VCCINT (PL internal supply voltage): 0.95V to 1.05V
  - VCCBRAM (PL supply voltage for block RAM): 0.95V to 1.05V
  - VCCO (PL supply voltage for HR I/O banks): 1.14V to 3.465V

- **Current Ratings:**
  - Typical quiescent supply current (ICCPINTQ): 122 mA
  - Typical quiescent supply current (ICCAUXQ): 13 mA
  - Typical quiescent supply current (ICCDDRQ): 4 mA
  - Typical quiescent supply current (ICCBRAMQ): 6 mA

- **Power Consumption:**
  - Power-on current requirements vary based on configuration and usage.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Expanded: -40°C to 125°C

- **Package Type:**
  - CLG400 (400-ball FBG package)

- **Special Features:**
  - Integrated ARM Cortex-A9 dual-core processor.
  - Programmable logic (PL) and processing system (PS) integration.
  - Supports various I/O standards including LVCMOS, SSTL, HSTL, and LVDS.
  - GTP transceivers available in specific variants (XC7Z012S and XC7Z015).

- **Moisture Sensitive Level (MSL):**
  - MSL rating according to JEDEC J-STD-020E is typically MSL 3.

#### Description:
The **XC7Z020-2CLG400I** is a member of the Xilinx Zynq-7000 SoC family, which combines a dual-core ARM Cortex-A9 processor with Xilinx 7-series FPGA logic. This integration allows for high-performance processing alongside flexible hardware programmability, making it suitable for a wide range of applications.

#### Typical Applications:
- **Embedded Systems:** Ideal for applications requiring both processing and hardware acceleration, such as robotics, automotive, and industrial control systems.
- **Signal Processing:** Used in applications that require real-time data processing, such as video processing and communications.
- **Data Acquisition:** Suitable for systems that need to interface with various sensors and data sources.
- **Networking:** Can be utilized in network processing applications due to its high-speed transceiver capabilities.
- **IoT Devices:** Supports various connectivity options, making it suitable for Internet of Things applications.

This component is designed for versatility and performance, making it a popular choice in both commercial and industrial applications.