Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu.qsys --block-symbol-file --output-directory=/home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fpga_signal_path/nios2_cpu.qsys
Progress: Reading input file
Progress: Adding accel_data_interrupt [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_data_interrupt
Progress: Adding accel_xread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_xread
Progress: Adding accel_yread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_yread
Progress: Adding accel_zread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_zread
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding print0 [altera_avalon_pio 20.1]
Progress: Parameterizing module print0
Progress: Adding print1 [altera_avalon_pio 20.1]
Progress: Parameterizing module print1
Progress: Adding switch [altera_avalon_pio 20.1]
Progress: Parameterizing module switch
Progress: Adding sysclk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sysclk_timer
Progress: Adding update_control [altera_avalon_pio 20.1]
Progress: Parameterizing module update_control
Progress: Adding update_value [altera_avalon_pio 20.1]
Progress: Parameterizing module update_value
Progress: Adding x_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module x_coeff_bank
Progress: Adding y_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module y_coeff_bank
Progress: Adding z_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module z_coeff_bank
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_cpu.accel_data_interrupt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_xread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_yread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_zread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_cpu.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu.qsys --synthesis=VERILOG --output-directory=/home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading fpga_signal_path/nios2_cpu.qsys
Progress: Reading input file
Progress: Adding accel_data_interrupt [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_data_interrupt
Progress: Adding accel_xread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_xread
Progress: Adding accel_yread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_yread
Progress: Adding accel_zread [altera_avalon_pio 20.1]
Progress: Parameterizing module accel_zread
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 20.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding print0 [altera_avalon_pio 20.1]
Progress: Parameterizing module print0
Progress: Adding print1 [altera_avalon_pio 20.1]
Progress: Parameterizing module print1
Progress: Adding switch [altera_avalon_pio 20.1]
Progress: Parameterizing module switch
Progress: Adding sysclk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sysclk_timer
Progress: Adding update_control [altera_avalon_pio 20.1]
Progress: Parameterizing module update_control
Progress: Adding update_value [altera_avalon_pio 20.1]
Progress: Parameterizing module update_value
Progress: Adding x_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module x_coeff_bank
Progress: Adding y_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module y_coeff_bank
Progress: Adding z_coeff_bank [altera_avalon_pio 20.1]
Progress: Parameterizing module z_coeff_bank
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_cpu.accel_data_interrupt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_xread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_yread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.accel_zread: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_cpu.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_cpu: Generating nios2_cpu "nios2_cpu" for QUARTUS_SYNTH
Info: accel_data_interrupt: Starting RTL generation for module 'nios2_cpu_accel_data_interrupt'
Info: accel_data_interrupt:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_accel_data_interrupt --dir=/tmp/alt8703_2490435038334709230.dir/0033_accel_data_interrupt_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0033_accel_data_interrupt_gen//nios2_cpu_accel_data_interrupt_component_configuration.pl  --do_build_sim=0  ]
Info: accel_data_interrupt: Done RTL generation for module 'nios2_cpu_accel_data_interrupt'
Info: accel_data_interrupt: "nios2_cpu" instantiated altera_avalon_pio "accel_data_interrupt"
Info: accel_xread: Starting RTL generation for module 'nios2_cpu_accel_xread'
Info: accel_xread:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_accel_xread --dir=/tmp/alt8703_2490435038334709230.dir/0034_accel_xread_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0034_accel_xread_gen//nios2_cpu_accel_xread_component_configuration.pl  --do_build_sim=0  ]
Info: accel_xread: Done RTL generation for module 'nios2_cpu_accel_xread'
Info: accel_xread: "nios2_cpu" instantiated altera_avalon_pio "accel_xread"
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_cpu_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_cpu_jtag_uart --dir=/tmp/alt8703_2490435038334709230.dir/0035_jtag_uart_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0035_jtag_uart_gen//nios2_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_cpu_jtag_uart'
Info: jtag_uart: "nios2_cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'nios2_cpu_led'
Info: led:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_led --dir=/tmp/alt8703_2490435038334709230.dir/0036_led_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0036_led_gen//nios2_cpu_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios2_cpu_led'
Info: led: "nios2_cpu" instantiated altera_avalon_pio "led"
Info: onchip_memory2_0: Starting RTL generation for module 'nios2_cpu_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_cpu_onchip_memory2_0 --dir=/tmp/alt8703_2490435038334709230.dir/0037_onchip_memory2_0_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0037_onchip_memory2_0_gen//nios2_cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios2_cpu_onchip_memory2_0'
Info: onchip_memory2_0: "nios2_cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: print0: Starting RTL generation for module 'nios2_cpu_print0'
Info: print0:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_print0 --dir=/tmp/alt8703_2490435038334709230.dir/0038_print0_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0038_print0_gen//nios2_cpu_print0_component_configuration.pl  --do_build_sim=0  ]
Info: print0: Done RTL generation for module 'nios2_cpu_print0'
Info: print0: "nios2_cpu" instantiated altera_avalon_pio "print0"
Info: switch: Starting RTL generation for module 'nios2_cpu_switch'
Info: switch:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_switch --dir=/tmp/alt8703_2490435038334709230.dir/0039_switch_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0039_switch_gen//nios2_cpu_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios2_cpu_switch'
Info: switch: "nios2_cpu" instantiated altera_avalon_pio "switch"
Info: sysclk_timer: Starting RTL generation for module 'nios2_cpu_sysclk_timer'
Info: sysclk_timer:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_cpu_sysclk_timer --dir=/tmp/alt8703_2490435038334709230.dir/0040_sysclk_timer_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0040_sysclk_timer_gen//nios2_cpu_sysclk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sysclk_timer: Done RTL generation for module 'nios2_cpu_sysclk_timer'
Info: sysclk_timer: "nios2_cpu" instantiated altera_avalon_timer "sysclk_timer"
Info: update_control: Starting RTL generation for module 'nios2_cpu_update_control'
Info: update_control:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_update_control --dir=/tmp/alt8703_2490435038334709230.dir/0041_update_control_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0041_update_control_gen//nios2_cpu_update_control_component_configuration.pl  --do_build_sim=0  ]
Info: update_control: Done RTL generation for module 'nios2_cpu_update_control'
Info: update_control: "nios2_cpu" instantiated altera_avalon_pio "update_control"
Info: update_value: Starting RTL generation for module 'nios2_cpu_update_value'
Info: update_value:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_update_value --dir=/tmp/alt8703_2490435038334709230.dir/0042_update_value_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0042_update_value_gen//nios2_cpu_update_value_component_configuration.pl  --do_build_sim=0  ]
Info: update_value: Done RTL generation for module 'nios2_cpu_update_value'
Info: update_value: "nios2_cpu" instantiated altera_avalon_pio "update_value"
Info: x_coeff_bank: Starting RTL generation for module 'nios2_cpu_x_coeff_bank'
Info: x_coeff_bank:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_cpu_x_coeff_bank --dir=/tmp/alt8703_2490435038334709230.dir/0043_x_coeff_bank_gen/ --quartus_dir=/home/firefly/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8703_2490435038334709230.dir/0043_x_coeff_bank_gen//nios2_cpu_x_coeff_bank_component_configuration.pl  --do_build_sim=0  ]
Info: x_coeff_bank: Done RTL generation for module 'nios2_cpu_x_coeff_bank'
Info: x_coeff_bank: "nios2_cpu" instantiated altera_avalon_pio "x_coeff_bank"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_cpu_cpu_cpu'
Info: cpu:   Generation command is [exec /home/firefly/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/firefly/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/firefly/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/firefly/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios2_cpu_cpu_cpu --dir=/tmp/alt8703_2490435038334709230.dir/0046_cpu_gen/ --quartus_bindir=/home/firefly/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8703_2490435038334709230.dir/0046_cpu_gen//nios2_cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.03.18 02:04:30 (*) Starting Nios II generation
Info: cpu: # 2021.03.18 02:04:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.03.18 02:04:30 (*)   Creating all objects for CPU
Info: cpu: # 2021.03.18 02:04:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.03.18 02:04:30 (*)   Creating plain-text RTL
Info: cpu: # 2021.03.18 02:04:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_cpu_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/firefly/Documents/Info_Pro/InfoPro-CW/hardware/fpga_signal_path/nios2_cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_cpu: Done "nios2_cpu" with 35 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
