/* autogenerated with parsecfg: do not edit. */

/* gotta drop vi_vga_input_offset_red@vi_vga_input_offset_control: 0x00ffffff [23:16] */
/* gotta drop vi_vga_input_offset_green@vi_vga_input_offset_control: 0x00ffffff [15:8] */
/* gotta drop vi_vga_input_offset_blue@vi_vga_input_offset_control: 0x00ffffff [7:0] */
union vi_vga_input_window_offset_yReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_window_offset_y_top_SHIFT 0
#define vi_vga_input_window_offset_y_top_WIDTH 11
#define vi_vga_input_window_offset_y_bot_SHIFT 16
#define vi_vga_input_window_offset_y_bot_WIDTH 11

 top:11, /*[10:0]  */
 hole0:5,
 bot:11, /*[26:16]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union vi_vga_input_window_offset_xReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_window_offset_x_vi_vga_input_xoffset_SHIFT 0
#define vi_vga_input_window_offset_x_vi_vga_input_xoffset_WIDTH 12

 vi_vga_input_xoffset:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vi_vga_input_windowReg {
 struct { uint32_t

 /* sorting 3 */
#define vi_vga_input_window_height_SHIFT 0
#define vi_vga_input_window_height_WIDTH 11
#define vi_vga_input_window_width_SHIFT 16
#define vi_vga_input_window_width_WIDTH 12
#define vi_vga_input_window_window_overflow_SHIFT 31
#define vi_vga_input_window_window_overflow_WIDTH 1

 height:11, /*[10:0]  */
 hole0:5,
 width:12, /*[27:16]  */
 hole1:3,
 window_overflow:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vi_vga_input_vbi_data_resultReg {
 struct { uint32_t

 /* sorting 3 */
#define vi_vga_input_vbi_data_result_data_4_SHIFT 0
#define vi_vga_input_vbi_data_result_data_4_WIDTH 8
#define vi_vga_input_vbi_data_result_data_error_SHIFT 8
#define vi_vga_input_vbi_data_result_data_error_WIDTH 1
#define vi_vga_input_vbi_data_result_not_detected_SHIFT 9
#define vi_vga_input_vbi_data_result_not_detected_WIDTH 1

 data_4:8, /*[7:0]  */
 data_error:1, /*[8:8]  */
 not_detected:1, /*[9:9]  */
 hole0:22;
 } bits;

 uint32_t value;
};

union vi_vga_input_vbi_data_levelReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_vbi_data_level_low_SHIFT 0
#define vi_vga_input_vbi_data_level_low_WIDTH 10
#define vi_vga_input_vbi_data_level_high_SHIFT 16
#define vi_vga_input_vbi_data_level_high_WIDTH 10

 low:10, /*[9:0]  */
 hole0:6,
 high:10, /*[25:16]  */
 hole1:6;
 } bits;

 uint32_t value;
};

union vi_vga_input_vbi_controlReg {
 struct { uint32_t

 /* sorting 4 */
#define vi_vga_input_vbi_control_line_top_SHIFT 0
#define vi_vga_input_vbi_control_line_top_WIDTH 6
#define vi_vga_input_vbi_control_line_bot_SHIFT 6
#define vi_vga_input_vbi_control_line_bot_WIDTH 6
#define vi_vga_input_vbi_control_line_position_SHIFT 12
#define vi_vga_input_vbi_control_line_position_WIDTH 10
#define vi_vga_input_vbi_control_wss625_mode_SHIFT 22
#define vi_vga_input_vbi_control_wss625_mode_WIDTH 1

 line_top:6, /*[5:0]  */
 line_bot:6, /*[11:6]  */
 line_position:10, /*[21:12]  */
 wss625_mode:1, /*[22:22]  */
 hole0:9;
 } bits;

 uint32_t value;
};

union vi_vga_input_vbi_configReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_vbi_config_data_size_SHIFT 0
#define vi_vga_input_vbi_config_data_size_WIDTH 8
#define vi_vga_input_vbi_config_symbol_size_SHIFT 8
#define vi_vga_input_vbi_config_symbol_size_WIDTH 11

 data_size:8, /*[7:0]  */
 symbol_size:11, /*[18:8]  */
 hole0:13;
 } bits;

 uint32_t value;
};

union vi_vga_input_sync_pulseReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_sync_pulse_vi_vga_input_sync_pulse_config_SHIFT 0
#define vi_vga_input_sync_pulse_vi_vga_input_sync_pulse_config_WIDTH 2

 vi_vga_input_sync_pulse_config:2, /*[1:0]  */
 hole0:30;
 } bits;

 uint32_t value;
};

union vi_vga_input_sad_measure_configReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_sad_measure_config_vi_vga_input_sad_measure_threshold_SHIFT 0
#define vi_vga_input_sad_measure_config_vi_vga_input_sad_measure_threshold_WIDTH 10

 vi_vga_input_sad_measure_threshold:10, /*[9:0]  */
 hole0:22;
 } bits;

 uint32_t value;
};

union vi_vga_input_offset_controlReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_offset_control_vi_vga_input_offset_SHIFT 0
#define vi_vga_input_offset_control_vi_vga_input_offset_WIDTH 24

 vi_vga_input_offset:24, /*[23:0]  */
 hole0:8;
 } bits;

 uint32_t value;
};

union vi_vga_input_macrovision_windowReg {
 struct { uint32_t

 /* sorting 3 */
#define vi_vga_input_macrovision_window_pixel_end_SHIFT 0
#define vi_vga_input_macrovision_window_pixel_end_WIDTH 12
#define vi_vga_input_macrovision_window_pixel_beg_SHIFT 12
#define vi_vga_input_macrovision_window_pixel_beg_WIDTH 10
#define vi_vga_input_macrovision_window_first_line_SHIFT 22
#define vi_vga_input_macrovision_window_first_line_WIDTH 4

 pixel_end:12, /*[11:0]  */
 pixel_beg:10, /*[21:12]  */
 first_line:4, /*[25:22]  */
 hole0:6;
 } bits;

 uint32_t value;
};

union vi_vga_input_macrovision_resultReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_macrovision_result_vi_vga_input_macrovision_detected_SHIFT 0
#define vi_vga_input_macrovision_result_vi_vga_input_macrovision_detected_WIDTH 8

 vi_vga_input_macrovision_detected:8, /*[7:0]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union vi_vga_input_macrovision_configReg {
 struct { uint32_t

 /* sorting 4 */
#define vi_vga_input_macrovision_config_level_low_detection_SHIFT 0
#define vi_vga_input_macrovision_config_level_low_detection_WIDTH 10
#define vi_vga_input_macrovision_config_pseudo_sync_min_width_SHIFT 10
#define vi_vga_input_macrovision_config_pseudo_sync_min_width_WIDTH 8
#define vi_vga_input_macrovision_config_pseudo_sync_max_width_SHIFT 18
#define vi_vga_input_macrovision_config_pseudo_sync_max_width_WIDTH 8
#define vi_vga_input_macrovision_config_pseudo_syncs_per_line_SHIFT 26
#define vi_vga_input_macrovision_config_pseudo_syncs_per_line_WIDTH 3

 level_low_detection:10, /*[9:0]  */
 pseudo_sync_min_width:8, /*[17:10]  */
 pseudo_sync_max_width:8, /*[25:18]  */
 pseudo_syncs_per_line:3, /*[28:26]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_red_min_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_red_min_measure_backporch_SHIFT 0
#define vi_vga_input_level_red_min_measure_backporch_WIDTH 19
#define vi_vga_input_level_red_min_measure_delta_SHIFT 19
#define vi_vga_input_level_red_min_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_red_max_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_red_max_measure_backporch_SHIFT 0
#define vi_vga_input_level_red_max_measure_backporch_WIDTH 19
#define vi_vga_input_level_red_max_measure_delta_SHIFT 19
#define vi_vga_input_level_red_max_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_line_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_line_control_art_SHIFT 0
#define vi_vga_input_level_line_control_art_WIDTH 11
#define vi_vga_input_level_line_control_op_SHIFT 11
#define vi_vga_input_level_line_control_op_WIDTH 11

 art:11, /*[10:0]  */
 op:11, /*[21:11]  */
 hole0:10;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_green_min_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_green_min_measure_backporch_SHIFT 0
#define vi_vga_input_level_green_min_measure_backporch_WIDTH 19
#define vi_vga_input_level_green_min_measure_delta_SHIFT 19
#define vi_vga_input_level_green_min_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_green_max_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_green_max_measure_backporch_SHIFT 0
#define vi_vga_input_level_green_max_measure_backporch_WIDTH 19
#define vi_vga_input_level_green_max_measure_delta_SHIFT 19
#define vi_vga_input_level_green_max_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_delta_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_delta_control_start_SHIFT 0
#define vi_vga_input_level_delta_control_start_WIDTH 8
#define vi_vga_input_level_delta_control_width_SHIFT 16
#define vi_vga_input_level_delta_control_width_WIDTH 9

 start:8, /*[7:0]  */
 hole0:8,
 width:9, /*[24:16]  */
 hole1:7;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_blue_min_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_blue_min_measure_backporch_SHIFT 0
#define vi_vga_input_level_blue_min_measure_backporch_WIDTH 19
#define vi_vga_input_level_blue_min_measure_delta_SHIFT 19
#define vi_vga_input_level_blue_min_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_blue_max_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_blue_max_measure_backporch_SHIFT 0
#define vi_vga_input_level_blue_max_measure_backporch_WIDTH 19
#define vi_vga_input_level_blue_max_measure_delta_SHIFT 19
#define vi_vga_input_level_blue_max_measure_delta_WIDTH 10

 backporch:19, /*[18:0]  */
 delta:10, /*[28:19]  */
 hole0:3;
 } bits;

 uint32_t value;
};

union vi_vga_input_level_backporch_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_level_backporch_control_start_SHIFT 0
#define vi_vga_input_level_backporch_control_start_WIDTH 9
#define vi_vga_input_level_backporch_control_width_SHIFT 16
#define vi_vga_input_level_backporch_control_width_WIDTH 9

 start:9, /*[8:0]  */
 hole0:7,
 width:9, /*[24:16]  */
 hole1:7;
 } bits;

 uint32_t value;
};

union vi_vga_input_hsync_per_vsyncReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_hsync_per_vsync_vi_vga_input_format_hsync_per_vsync_SHIFT 0
#define vi_vga_input_hsync_per_vsync_vi_vga_input_format_hsync_per_vsync_WIDTH 12

 vi_vga_input_format_hsync_per_vsync:12, /*[11:0]  */
 hole0:20;
 } bits;

 uint32_t value;
};

union vi_vga_input_format_configReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_format_config_vi_vga_input_format_sync_pulse_config_SHIFT 0
#define vi_vga_input_format_config_vi_vga_input_format_sync_pulse_config_WIDTH 2

 vi_vga_input_format_sync_pulse_config:2, /*[1:0]  */
 hole0:30;
 } bits;

 uint32_t value;
};

union vi_vga_input_clock_per_hsyncReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_clock_per_hsync_clock_per_hsync_SHIFT 0
#define vi_vga_input_clock_per_hsync_clock_per_hsync_WIDTH 20
#define vi_vga_input_clock_per_hsync_line_counter_SHIFT 20
#define vi_vga_input_clock_per_hsync_line_counter_WIDTH 12

 clock_per_hsync:20, /*[19:0]  */
 line_counter:12; /*[31:20]  */
 } bits;

 uint32_t value;
};

union vi_vga_input_clock_in_hsync_lowReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_clock_in_hsync_low_vi_vga_input_format_clock_in_hsync_low_SHIFT 0
#define vi_vga_input_clock_in_hsync_low_vi_vga_input_format_clock_in_hsync_low_WIDTH 20

 vi_vga_input_format_clock_in_hsync_low:20, /*[19:0]  */
 hole0:12;
 } bits;

 uint32_t value;
};

union vi_vga_input_clock_in_hsync_highReg {
 struct { uint32_t

 /* sorting 1 */
#define vi_vga_input_clock_in_hsync_high_vi_vga_input_format_clock_in_hsync_high_SHIFT 0
#define vi_vga_input_clock_in_hsync_high_vi_vga_input_format_clock_in_hsync_high_WIDTH 20

 vi_vga_input_format_clock_in_hsync_high:20, /*[19:0]  */
 hole0:12;
 } bits;

 uint32_t value;
};

union vi_vga_input_clamp_measureReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_clamp_measure_width_SHIFT 0
#define vi_vga_input_clamp_measure_width_WIDTH 9
#define vi_vga_input_clamp_measure_start_SHIFT 16
#define vi_vga_input_clamp_measure_start_WIDTH 9

 width:9, /*[8:0]  */
 hole0:7,
 start:9, /*[24:16]  */
 hole1:7;
 } bits;

 uint32_t value;
};

union vi_vga_input_clamp_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vi_vga_input_clamp_control_art_SHIFT 0
#define vi_vga_input_clamp_control_art_WIDTH 11
#define vi_vga_input_clamp_control_op_SHIFT 11
#define vi_vga_input_clamp_control_op_WIDTH 11

 art:11, /*[10:0]  */
 op:11, /*[21:11]  */
 hole0:10;
 } bits;

 uint32_t value;
};

struct vi_vga_input {
 union vi_vga_input_window_offset_yReg vi_vga_input_window_offset_y; /* +0x00000000  */
 union vi_vga_input_window_offset_xReg vi_vga_input_window_offset_x; /* +0x00000004  */
 union vi_vga_input_windowReg vi_vga_input_window; /* +0x00000008  */
 union vi_vga_input_hsync_per_vsyncReg vi_vga_input_hsync_per_vsync; /* +0x0000000c  */
 union vi_vga_input_clock_per_hsyncReg vi_vga_input_clock_per_hsync; /* +0x00000010  */
 uint32_t vi_vga_input_format_clock_in_vsync_high; /* +0x00000014  */
 uint32_t vi_vga_input_format_clock_in_vsync_low; /* +0x00000018  */
 union vi_vga_input_clock_in_hsync_highReg vi_vga_input_clock_in_hsync_high; /* +0x0000001c  */
 union vi_vga_input_clock_in_hsync_lowReg vi_vga_input_clock_in_hsync_low; /* +0x00000020  */
 union vi_vga_input_format_configReg vi_vga_input_format_config; /* +0x00000024  */
 union vi_vga_input_sad_measure_configReg vi_vga_input_sad_measure_config; /* +0x00000028  */
 uint32_t vi_vga_input_sad_measure_sad_0; /* +0x0000002c  */
 uint32_t vi_vga_input_sad_measure_sad_1; /* +0x00000030  */
 uint32_t vi_vga_input_sad_measure_sad_2; /* +0x00000034  */
 union vi_vga_input_offset_controlReg vi_vga_input_offset_control; /* +0x00000038  */
 union vi_vga_input_sync_pulseReg vi_vga_input_sync_pulse; /* +0x0000003c  */
 union vi_vga_input_clamp_controlReg vi_vga_input_clamp_control; /* +0x00000040  */
 union vi_vga_input_clamp_measureReg vi_vga_input_clamp_measure; /* +0x00000044  */
 union vi_vga_input_level_line_controlReg vi_vga_input_level_line_control; /* +0x00000048  */
 union vi_vga_input_level_delta_controlReg vi_vga_input_level_delta_control; /* +0x0000004c  */
 union vi_vga_input_level_backporch_controlReg vi_vga_input_level_backporch_control; /* +0x00000050  */
 union vi_vga_input_level_red_min_measureReg vi_vga_input_level_red_min_measure; /* +0x00000054  */
 union vi_vga_input_level_green_min_measureReg vi_vga_input_level_green_min_measure; /* +0x00000058  */
 union vi_vga_input_level_blue_min_measureReg vi_vga_input_level_blue_min_measure; /* +0x0000005c  */
 union vi_vga_input_level_red_max_measureReg vi_vga_input_level_red_max_measure; /* +0x00000060  */
 union vi_vga_input_level_green_max_measureReg vi_vga_input_level_green_max_measure; /* +0x00000064  */
 union vi_vga_input_level_blue_max_measureReg vi_vga_input_level_blue_max_measure; /* +0x00000068  */
 union vi_vga_input_vbi_controlReg vi_vga_input_vbi_control; /* +0x0000006c  */
 union vi_vga_input_vbi_data_levelReg vi_vga_input_vbi_data_level; /* +0x00000070  */
 union vi_vga_input_vbi_configReg vi_vga_input_vbi_config; /* +0x00000074  */
 uint32_t vi_vga_input_vbi_data_0; /* +0x00000078  */
 uint32_t vi_vga_input_vbi_data_1; /* +0x0000007c  */
 uint32_t vi_vga_input_vbi_data_2; /* +0x00000080  */
 uint32_t vi_vga_input_vbi_data_3; /* +0x00000084  */
 union vi_vga_input_vbi_data_resultReg vi_vga_input_vbi_data_result; /* +0x00000088  */
 union vi_vga_input_macrovision_windowReg vi_vga_input_macrovision_window; /* +0x0000008c  */
 union vi_vga_input_macrovision_configReg vi_vga_input_macrovision_config; /* +0x00000090  */
 union vi_vga_input_macrovision_resultReg vi_vga_input_macrovision_result; /* +0x00000094  */
};
