

================================================================
== Vitis HLS Report for 'svd_2_Pipeline_VITIS_LOOP_449_26'
================================================================
* Date:           Sun Feb  5 16:55:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.814 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_449_26  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     205|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     106|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      207|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      207|     365|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U1380  |dmul_64ns_64ns_64_1_max_dsp_1  |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |Total                                |                               |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln449_fu_171_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln450_fu_152_p2   |         +|   0|  0|  10|           5|           5|
    |sub_ln450_fu_146_p2   |         -|   0|  0|  10|           5|           5|
    |addr_cmp_fu_180_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln449_fu_166_p2  |      icmp|   0|  0|  20|          33|          33|
    |mul143_fu_91_p0       |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 205|         173|         174|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j_76_fu_52               |   9|          2|   64|        128|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  195|        390|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |U_val_addr_182_reg_248   |   5|   0|    5|          0|
    |addr_cmp_reg_257         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_reg_243            |   5|   0|    5|          0|
    |j_76_fu_52               |  64|   0|   64|          0|
    |reuse_addr_reg_fu_44     |  64|   0|   64|          0|
    |reuse_reg_fu_48          |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 207|   0|  207|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_449_26|  return value|
|zext_ln432      |   in|   31|     ap_none|                        zext_ln432|        scalar|
|U_val_address0  |  out|    5|   ap_memory|                             U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_we0       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_d0        |  out|   64|   ap_memory|                             U_val|         array|
|U_val_address1  |  out|    5|   ap_memory|                             U_val|         array|
|U_val_ce1       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q1        |   in|   64|   ap_memory|                             U_val|         array|
|add_ln441_7     |   in|   33|     ap_none|                       add_ln441_7|        scalar|
|g_88            |   in|   64|     ap_none|                              g_88|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

