\hypertarget{stm32f4xx__hal__smbus_8h}{}\doxysection{inc/stm32f4xx\+\_\+hal\+\_\+smbus.h 文件参考}
\label{stm32f4xx__hal__smbus_8h}\index{inc/stm32f4xx\_hal\_smbus.h@{inc/stm32f4xx\_hal\_smbus.h}}


Header file of S\+M\+B\+US H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
stm32f4xx\+\_\+hal\+\_\+smbus.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__smbus_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=233pt]{stm32f4xx__hal__smbus_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{结构体}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structSMBUS__InitTypeDef}{S\+M\+B\+U\+S\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+M\+B\+US Configuration Structure definition \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct____SMBUS__HandleTypeDef}{\+\_\+\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+M\+B\+US handle Structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_gaf1347759443510417c693350bea020dd}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_ga748dcfd7bf82832e4be95ef863023caf}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+B\+E\+RR}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_ga031e3e9ed49b890fee48da9a2c1f5429}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+LO}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_ga0c91d04983ea5051eebab85906bf7f2c}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+AF}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_gabed68de5f752d9a033db72f18fead376}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+VR}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_ga795224989345d6eecce4592c7e60f48f}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+UT}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_gaea85c97e9cba0fe6f039a2426503812a}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+L\+E\+RT}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Error__Code__definition_ga96a2ce406544e21aa2df2f5d16ec6eda}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+R\+O\+R\+\_\+\+P\+E\+C\+E\+RR}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Analog__Filter_ga4bff3657ddc77b456826db72d25ec893}{S\+M\+B\+U\+S\+\_\+\+A\+N\+A\+L\+O\+G\+F\+I\+L\+T\+E\+R\+\_\+\+E\+N\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Analog__Filter_gaa473e6db00a3ba7817373c2ccf5f9945}{S\+M\+B\+U\+S\+\_\+\+A\+N\+A\+L\+O\+G\+F\+I\+L\+T\+E\+R\+\_\+\+D\+I\+S\+A\+B\+LE}}~I2\+C\+\_\+\+F\+L\+T\+R\+\_\+\+A\+N\+O\+FF
\item 
\#define \mbox{\hyperlink{group__SMBUS__addressing__mode_ga630665bc86be7b93ace8777b26b092b9}{S\+M\+B\+U\+S\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+N\+G\+M\+O\+D\+E\+\_\+7\+B\+IT}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__addressing__mode_gac7037d3b88aa724853034de3701700bd}{S\+M\+B\+U\+S\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+N\+G\+M\+O\+D\+E\+\_\+10\+B\+IT}}~(I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D\+M\+O\+DE $\vert$ 0x00004000U)
\item 
\#define \mbox{\hyperlink{group__SMBUS__dual__addressing__mode_gaf65eef4d4adc4ef07922f87e79c262ce}{S\+M\+B\+U\+S\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__dual__addressing__mode_gada602d6b8322f768b80b130108642dbf}{S\+M\+B\+U\+S\+\_\+\+D\+U\+A\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}}~I2\+C\+\_\+\+O\+A\+R2\+\_\+\+E\+N\+D\+U\+AL
\item 
\#define \mbox{\hyperlink{group__SMBUS__general__call__addressing__mode_gacf546a6d09ae3e6305165bdb19cccf13}{S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__general__call__addressing__mode_gae5ff222f461e5341f341844e6ece7d88}{S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+\_\+\+E\+N\+A\+B\+LE}}~I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+GC
\item 
\#define \mbox{\hyperlink{group__SMBUS__nostretch__mode_ga0e0dcf7850d415b1578c0a0f61d01f8c}{S\+M\+B\+U\+S\+\_\+\+N\+O\+S\+T\+R\+E\+T\+C\+H\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__nostretch__mode_ga1ebf79e0d6ee7245ab3b0bced65c4dee}{S\+M\+B\+U\+S\+\_\+\+N\+O\+S\+T\+R\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}}~I2\+C\+\_\+\+C\+R1\+\_\+\+N\+O\+S\+T\+R\+E\+T\+CH
\item 
\#define \mbox{\hyperlink{group__SMBUS__packet__error__check__mode_ga48763a687d52af10216b13d8308d97f6}{S\+M\+B\+U\+S\+\_\+\+P\+E\+C\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__packet__error__check__mode_ga524481f0ca813a49fed450c5210154b1}{S\+M\+B\+U\+S\+\_\+\+P\+E\+C\+\_\+\+E\+N\+A\+B\+LE}}~I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+H\+O\+ST}}~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+VE}}~I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+RP}}~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferDirection__definition_ga27ee91b82505ce08c6af1b8e1650565f}{S\+M\+B\+U\+S\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+R\+E\+C\+E\+I\+VE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferDirection__definition_gadd448f2cfa054611ca6f875e9e25ac48}{S\+M\+B\+U\+S\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+T\+R\+A\+N\+S\+M\+IT}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_ga0b757f14a97efcaf407555576ee2f606}{S\+M\+B\+U\+S\+\_\+\+F\+I\+R\+S\+T\+\_\+\+F\+R\+A\+ME}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_ga7a7fc60fe48eb76dcb93e1fca63ae3dd}{S\+M\+B\+U\+S\+\_\+\+N\+E\+X\+T\+\_\+\+F\+R\+A\+ME}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_ga37fb621818e1d90dee3a3ed4588a21b2}{S\+M\+B\+U\+S\+\_\+\+F\+I\+R\+S\+T\+\_\+\+A\+N\+D\+\_\+\+L\+A\+S\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+N\+O\+\_\+\+P\+EC}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_ga319828e7fb8ee16869530b9df245525c}{S\+M\+B\+U\+S\+\_\+\+L\+A\+S\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+N\+O\+\_\+\+P\+EC}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_ga06e14f6df3d4d51a98816d8ab40ffd22}{S\+M\+B\+U\+S\+\_\+\+F\+I\+R\+S\+T\+\_\+\+A\+N\+D\+\_\+\+L\+A\+S\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+W\+I\+T\+H\+\_\+\+P\+EC}}~0x00000005U
\item 
\#define \mbox{\hyperlink{group__SMBUS__XferOptions__definition_gac6141ae3264f6372f6bfe4427110c85c}{S\+M\+B\+U\+S\+\_\+\+L\+A\+S\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+W\+I\+T\+H\+\_\+\+P\+EC}}~0x00000006U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+B\+UF}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+VT}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+RR}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga26d33d390ddb455aab183bb574839d23}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+A\+L\+E\+RT}}~0x00018000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gad660216f7833e6a152131b9665a67a2c}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+I\+M\+E\+O\+UT}}~0x00014000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga20d03a26be9838faa6f543194873e3c6}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+P\+E\+C\+E\+RR}}~0x00011000U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gacb6d2207524a59140d65c725cf5b354d}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}}~0x00010800U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga20a20a983bba9f5a470e3add6c93dd5d}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+AF}}~0x00010400U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga4a9e5f0eba90a523abb187e5f72c088e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+R\+LO}}~0x00010200U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga3fe00364b2e5b66053ddf395244ac02d}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+E\+RR}}~0x00010100U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga0c1a8cdceea7aec32cc0ba24894e0f1c}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}}~0x00010080U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gab4dc38eb1d6c122e3e497e330cc57b12}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}}~0x00010040U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga4adeb004eee3c726678cae37cf23d5ef}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+O\+PF}}~0x00010010U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gac381bdbd6bcde016038b115794036678}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+D10}}~0x00010008U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga3dc001d242fe03783a372519057b550a}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+TF}}~0x00010004U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gab8815718b8c301f67386c8820ebfad9e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+DR}}~0x00010002U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga7980cf7eadcacc40d21026c020a84bf3}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+SB}}~0x00010001U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_gadbff9d01c91c3b0bd424421351756297}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+D\+U\+A\+LF}}~0x00100080U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga05916e997bcd6979edb71bf1aca0c6d8}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+H\+O\+ST}}~0x00100040U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga0437455ce205b91dcf4aa96d3d8807a1}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}}~0x00100020U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga5e2266f7feb37caa79fa066772b7a40f}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+G\+E\+N\+C\+A\+LL}}~0x00100010U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga38df5544c077e79f0aa22b239af49fbd}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+RA}}~0x00100004U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga2378691063c5e3f1f71a9075455f52a4}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+U\+SY}}~0x00100002U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Flag__definition_ga3fc1991745847696f37095e3faf35987}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+SL}}~0x00100001U
\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gaf61fb602592d45225b4c7a4f4ac95127}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a5304ea53d67f09fd73371f42f2d510fb}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}})
\begin{DoxyCompactList}\small\item\em Reset S\+M\+B\+US handle state \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_ga5c97c2d61aea9155e23c86106e6d29fc}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable the specified S\+M\+B\+US interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gab7b90ad17b325c2e5a8c50736f148892}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \&= ($\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gae0997d3a0cda636c87cab9d2e2362dcf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) ? S\+ET \+: R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Checks if the specified S\+M\+B\+US interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_ga2beb26cbf2f721fb3f50234121f5362e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+M\+B\+US flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gab4d14f4ae53d4e51b5fb90f3dedfe71e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$S\+R1 = $\sim$((\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) \& \mbox{\hyperlink{group__SMBUS__Private__Constants_gabcc8df77313f2c6eb892d197da66a79e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}}))
\begin{DoxyCompactList}\small\item\em Clears the S\+M\+B\+US pending flags which are cleared by writing 0 in a specific bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_ga01b6d07a3ea06470bf9ff4b276364050}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+D\+D\+R\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the S\+M\+B\+US A\+D\+DR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gab3f2dbc8aa43fb7d0e81eb2c5e0f8863}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+S\+T\+O\+P\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the S\+M\+B\+US S\+T\+O\+PF pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gab33be047be5d261b7a54dc7b11dd49ae}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  I2\+C\+\_\+\+C\+R1\+\_\+\+PE)
\begin{DoxyCompactList}\small\item\em Enable the S\+M\+B\+US peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_gaca1962f9b658f16afb11a888c9bddd8e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$I2\+C\+\_\+\+C\+R1\+\_\+\+PE)
\begin{DoxyCompactList}\small\item\em Disable the S\+M\+B\+US peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Exported__Macros_ga0897cee11905248ab6ad938fe376101f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+N\+A\+CK}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(C\+L\+E\+A\+R\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1, I2\+C\+\_\+\+C\+R1\+\_\+\+A\+CK))
\begin{DoxyCompactList}\small\item\em Generate a Non-\/\+Acknowledge S\+M\+B\+US peripheral in Slave mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Constants_gabcc8df77313f2c6eb892d197da66a79e}{S\+M\+B\+U\+S\+\_\+\+F\+L\+A\+G\+\_\+\+M\+A\+SK}}~0x0000\+F\+F\+F\+FU
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga08a4690d68204ec828f3780b6848e748}{S\+M\+B\+U\+S\+\_\+\+F\+R\+E\+Q\+R\+A\+N\+GE}}(\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+)~((\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+)/1000000U)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga0aea2017e09cdab211f44a9c4ced684d}{S\+M\+B\+U\+S\+\_\+\+R\+I\+S\+E\+\_\+\+T\+I\+ME}}(\+\_\+\+\_\+\+F\+R\+E\+Q\+R\+A\+N\+G\+E\+\_\+\+\_\+)~( ((\+\_\+\+\_\+\+F\+R\+E\+Q\+R\+A\+N\+G\+E\+\_\+\+\_\+) + 1U))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gaaff436911fc74bd78a9fef8202b7b2cf}{S\+M\+B\+U\+S\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+N\+D\+A\+RD}}(\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+,  \+\_\+\+\_\+\+S\+P\+E\+E\+D\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+)/((\+\_\+\+\_\+\+S\+P\+E\+E\+D\+\_\+\+\_\+) $<$$<$ 1U)) \& I2\+C\+\_\+\+C\+C\+R\+\_\+\+C\+CR) $<$ 4U)? 4U\+:((\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+) / ((\+\_\+\+\_\+\+S\+P\+E\+E\+D\+\_\+\+\_\+) $<$$<$ 1U)))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga82996a92637730a5501c8492acff681f}{S\+M\+B\+U\+S\+\_\+7\+B\+I\+T\+\_\+\+A\+D\+D\+\_\+\+W\+R\+I\+TE}}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+) \& ($\sim$I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0)))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gab1a106bdaa258a05e47ce3493b954c7b}{S\+M\+B\+U\+S\+\_\+7\+B\+I\+T\+\_\+\+A\+D\+D\+\_\+\+R\+E\+AD}}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)~((uint8\+\_\+t)((\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+) $\vert$ I2\+C\+\_\+\+O\+A\+R1\+\_\+\+A\+D\+D0))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga7d2dd1f1e2e6c444bb4f2de999c7fc13}{S\+M\+B\+U\+S\+\_\+10\+B\+I\+T\+\_\+\+A\+D\+D\+R\+E\+SS}}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+) \& (uint16\+\_\+t)0x00\+FF)))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga206be31d5e2f6f233ad077574a577aa3}{S\+M\+B\+U\+S\+\_\+10\+B\+I\+T\+\_\+\+H\+E\+A\+D\+E\+R\+\_\+\+W\+R\+I\+TE}}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+) \& (uint16\+\_\+t)0x0300)) $>$$>$ 7) $\vert$ (uint16\+\_\+t)0x00\+F0)))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga3dcaf1e74ae70ef9f031463b97088693}{S\+M\+B\+U\+S\+\_\+10\+B\+I\+T\+\_\+\+H\+E\+A\+D\+E\+R\+\_\+\+R\+E\+AD}}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)~((uint8\+\_\+t)((uint16\+\_\+t)((uint16\+\_\+t)(((uint16\+\_\+t)((\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+) \& (uint16\+\_\+t)0x0300)) $>$$>$ 7) $\vert$ (uint16\+\_\+t)(0x00\+F1))))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga588cb2d814790d4a375f9dbcfff22647}{S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+P\+E\+C\+\_\+\+M\+O\+DE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+P\+EC)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gaa3e3b9f94a51561811e6a7010ec83f93}{S\+M\+B\+U\+S\+\_\+\+G\+E\+T\+\_\+\+P\+E\+C\+\_\+\+V\+A\+L\+UE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Xfer\+P\+EC)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gaef35843081bc3d3aac2312084367090e}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+A\+D\+D\+R\+E\+S\+S\+I\+N\+G\+\_\+\+M\+O\+DE}}(A\+D\+D\+R\+E\+SS)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga528d258bd78d1611f8dc0bfd0f2bb101}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+D\+U\+A\+L\+\_\+\+A\+D\+D\+R\+E\+SS}}(A\+D\+D\+R\+E\+SS)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gaff5ae33b521f066e20f1eb17d221f7b8}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+C\+A\+LL}}(C\+A\+LL)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga9e77fe3d030deebdb78e3b85e317d5fc}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+N\+O\+\_\+\+S\+T\+R\+E\+T\+CH}}(S\+T\+R\+E\+T\+CH)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga0e2e9199406f853bc0cc5894e7acefae}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+P\+EC}}(P\+EC)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga162341992c94027465de5b1bd0d18a9a}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+DE}}(M\+O\+DE)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga714089ee38748adbda076217662f7457}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+P\+E\+ED}}(S\+P\+E\+ED)~(((S\+P\+E\+ED) $>$ 0U) \&\& ((S\+P\+E\+ED) $<$= 100000U))
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gab1fbff33c918c2407b3769b628a161c9}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+O\+W\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S1}}(A\+D\+D\+R\+E\+S\+S1)~(((A\+D\+D\+R\+E\+S\+S1) \& 0x\+F\+F\+F\+F\+F\+C00U) == 0U)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_ga266f3c09ab35cd751c0f62ee05d63026}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+O\+W\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S2}}(A\+D\+D\+R\+E\+S\+S2)~(((A\+D\+D\+R\+E\+S\+S2) \& 0x\+F\+F\+F\+F\+F\+F01U) == 0U)
\item 
\#define \mbox{\hyperlink{group__SMBUS__Private__Macros_gabb6675e795c2cfefae3145eb55d02b19}{I\+S\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+O\+P\+T\+I\+O\+N\+S\+\_\+\+R\+E\+Q\+U\+E\+ST}}(R\+E\+Q\+U\+E\+ST)
\end{DoxyCompactItemize}
\doxysubsection*{类型定义}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct____SMBUS__HandleTypeDef}{\+\_\+\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+M\+B\+US handle Structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{枚举}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__SMBUS__Exported__Types_ga566b6739a68408dafa25ad013868e7b1}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a5304ea53d67f09fd73371f42f2d510fb}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}} = 0x00U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1ab8d285d80ead80f6511d2b5661294020}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY}} = 0x20U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a7d688e385ed51d3cc933b531e2481dce}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY}} = 0x24U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1af272c00743045eb8f94b2122caa7661d}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX}} = 0x21U, 
\newline
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a322c3481fc9e20f4229868909d19d8c2}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX}} = 0x22U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a42b4013979319322978d2005e11f4f12}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+L\+I\+S\+T\+EN}} = 0x28U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1aca8b74f80bce09d25bc4f1c580982869}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+L\+I\+S\+T\+EN}} = 0x29U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1aa450344d78c2844d15e8e5250df04e98}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+X\+\_\+\+L\+I\+S\+T\+EN}} = 0x2\+AU, 
\newline
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a5a32475d7caa3f541b24861730c34b96}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+B\+O\+RT}} = 0x60U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1a0735ed6025e10dff220008904a5d2015}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT}} = 0x\+A0U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gga566b6739a68408dafa25ad013868e7b1abda12af31f2e2fb30d724c29b713e339}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR}} = 0x\+E0U
 \}
\begin{DoxyCompactList}\small\item\em H\+AL State structure definition \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__SMBUS__Exported__Types_gaf3eb99bb66f3e388777f3d123a242f13}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Mode\+Type\+Def}} \{ \mbox{\hyperlink{group__SMBUS__Exported__Types_ggaf3eb99bb66f3e388777f3d123a242f13ad562e6e5129b86642e371116981bdfc5}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+NE}} = 0x00U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_ggaf3eb99bb66f3e388777f3d123a242f13a228afe793c65842ae87e3bdfed9d0271}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER}} = 0x10U, 
\mbox{\hyperlink{group__SMBUS__Exported__Types_ggaf3eb99bb66f3e388777f3d123a242f13affb3fb914f2c8cf1adb72b9ffd5c0915}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}} = 0x20U
 \}
\begin{DoxyCompactList}\small\item\em H\+AL Mode structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group1_ga94cf51c24051d626d26663f5d34141d4}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Init}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group1_ga31b2584cdae5c90cfdd49a0bfdc67e8b}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+De\+Init}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group1_ga6d165f7f7953da1cccd983d66df5879b}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group1_ga9dd1f62881dd6d5063492ca9b688fcbb}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Blocking__mode__Polling_gad1abc80d85c0e0fd9fa0ea66cc700321}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Is\+Device\+Ready}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address, uint32\+\_\+t Trials, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gacbf8f48c6a407d0c7c82fb5d37eb2b8f}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gab9d8d52f797123b8d61ed44adf2b392e}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga753f06add5574ae7a77f1e03796097d5}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+\_\+\+Abort\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint16\+\_\+t Dev\+Address)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_gaed5ff89636397bfbc0d418b9044c1837}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Transmit\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga989041d1840009faf569878c082b5a86}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+\_\+\+Receive\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Xfer\+Options)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga4e4e15f73f1a4b95e51ffe205cd832d8}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Alert\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga41168a506bce0b3d905c2c3c3d27db55}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Alert\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga5be3f13c71b8bfcd3443b50d013c0766}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Enable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__Non-Blocking__mode__Interrupt_ga1551c1e20a89997d55b9cb17ba256ea5}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Disable\+Listen\+\_\+\+IT}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga359d538b1f467d7b562ca9ccf3d07c31}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+V\+\_\+\+I\+R\+Q\+Handler}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_gabcdffc8b0a2f9df905f7c7c38cfb5cab}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+E\+R\+\_\+\+I\+R\+Q\+Handler}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga5b0c11c8ceb53ac2f7c0f78309fe4362}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga4d01fedd1d3ebf6605a2aca56e0f38af}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Master\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_gaa19d5a6fceb7ef7bc213ce7e677ef056}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+Tx\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_gabd6235177a6ab889bbf5792a0d03cda1}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Slave\+Rx\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga6901a2dce77b77f0566565162963b8ad}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Addr\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus, uint8\+\_\+t Transfer\+Direction, uint16\+\_\+t Addr\+Match\+Code)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_gac31d20bd9b7bfd1cbb23075ddbb46f25}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Listen\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga0712f11a6832a4007f96e7b91b29293c}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
void \mbox{\hyperlink{group__SMBUS__IRQ__Handler__and__Callbacks_ga0486f6382fa58708bb759c1f9e20a421}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Abort\+Cplt\+Callback}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{group__SMBUS__Exported__Types_ga566b6739a68408dafa25ad013868e7b1}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group3_ga3ab4650f9b47d0af499e9029ea304a4e}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Get\+State}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
\mbox{\hyperlink{group__SMBUS__Exported__Types_gaf3eb99bb66f3e388777f3d123a242f13}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group3_ga9bf4171e106129c433cd3a33110fdad6}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Get\+Mode}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__SMBUS__Exported__Functions__Group3_ga293b7c153c287b5fabed224d1856326d}{H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group__SMBUS__Exported__Types_ga297c39b0e8c36a57fe7d9ec98da79123}{S\+M\+B\+U\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hsmbus)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of S\+M\+B\+US H\+AL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 