# Architecture description for Intel Cyclone 10 LP.
#
# This replaces the old intel.yml 
# generic-ish altmult_accum block found in Quartus. It's unclear what
# architecture this is actually for. We are adding support for a specific Intel
# architecture (Cyclone 10 LP) instead.
implementations:
  # TODO(@gussmith23): support optional parameters like c-width/d-width in this case.
  - interface: { name: DSP, parameters: { out-width: 36, a-width: 18, b-width: 18, c-width: 1, d-width: 1 } }
    internal_data: 
      dataa_clock: 1
      datab_clock: 1
      signa_clock: 1
      signb_clock: 1
      signa: 1
      signb: 1
    constraints: []
    modules:
      - module_name: cyclone10lp_mac_mult
        instance_name: cyclone10lp_mac_mult
        filepath: unused
        racket_import_filepath: unused
        ports: [
          { name: dataa, direction: input, bitwidth: 18, value: A },
          { name: datab, direction: input, bitwidth: 18, value: B },
          { name: signa, direction: input, bitwidth: 1, value: signa },
          { name: signb, direction: input, bitwidth: 1, value: signb },
          { name: clk, direction: input, bitwidth: 1, value: clk },
          { name: aclr, direction: input, bitwidth: 1, value: (bv 0 1) },
          { name: ena, direction: input, bitwidth: 1, value: (bv 1 1) },
          { name: devclrn, direction: input, bitwidth: 1, value: (bv 1 1) },
          { name: devpor, direction: input, bitwidth: 1, value: (bv 1 1) },

          { name: dataout, direction: output, bitwidth: 36, value: unused },
        ]
        parameters: [
          {name: dataa_clock, value: dataa_clock},
          {name: datab_clock, value: datab_clock},
          {name: signa_clock, value: signa_clock},
          {name: signb_clock, value: signb_clock},
        ]
    outputs: { O : (get cyclone10lp_mac_mult dataout) }