#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 12 18:51:48 2023
# Process ID: 8416
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5956 C:\Users\Miles\Desktop\Interface_Technology\lab1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/lab1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/lab1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4.5 1678 -403} [get_bd_cells axi_interconnect_0]
undo
set_property location {1.5 -174 256} [get_bd_cells axi_interconnect_0]
set_property location {2.5 -10 253} [get_bd_cells axi_interconnect_0]
set_property location {3 334 280} [get_bd_cells axi_interconnect_0]
set_property location {2 406 86} [get_bd_cells axi_gpio_0]
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
set_property location {1 393 474} [get_bd_cells axi_gpio_0]
set_property location {1 396 88} [get_bd_cells axi_interconnect_0]
set_property location {1 347 281} [get_bd_cells axi_gpio_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi2wb_intcon_wrapper_0/o_user_axi4]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins bootrom_wrapper_0/o_wb_rdt]
undo
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_gpio_0/s_axi_aresetn]
save_bd_design
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO2_WIDTH {16} \
  CONFIG.C_GPIO_WIDTH {16} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axi_gpio_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells axi_gpio_0]
make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio2_io_i]
endgroup
set_property name o [get_bd_nets axi_gpio_0_gpio_io_o]
set_property name o_led [get_bd_nets o]
set_property name i_sw [get_bd_nets gpio2_io_i_0_1]
set_property location {2 712 -311} [get_bd_cells axi_interconnect_0]
undo
set_property location {2 1062 281} [get_bd_cells axi2wb_intcon_wrapper_0]
undo
set_property location {2 925 -25} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 908 -7} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 906 -54} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 907 -1} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 895 -51} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property location {2 896 -108} [get_bd_cells axi2wb_intcon_wrapper_0]
set_property name o_led [get_bd_ports gpio_io_o_0]
set_property name i_sw [get_bd_ports gpio2_io_i_0]
set_property location {-512 -346} [get_bd_ports clk_0]
undo
set_property location {-827 -361} [get_bd_ports clk_0]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
set_property offset 0x40000000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_gpio_0_Reg}]
set_property offset 0x0 [get_bd_addr_segs {swerv_wrapper_verilog_0/ifu_axi/SEG_axi2wb_intcon_wrapper_0_reg0}]
set_property offset 0x80100000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_gpio_0_Reg}]
validate_bd_design
validate_bd_design -force
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi_gpio_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/lab1/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
