#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb  5 01:33:22 2021
# Process ID: 15198
# Current directory: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top.vdi
# Journal file: /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/shift_ram_hit/shift_ram_hit.dcp' for cell 'PREPROCESSOR/OLDH_EDGE[0].shift_ram_hit_oldh'
INFO: [Project 1-454] Reading design checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'nolabel_line146/fifo_generator_v11_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'top_tdc/DATA_BUF/fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2163.316 ; gain = 0.000 ; free physical = 2414 ; free virtual = 41098
INFO: [Netlist 29-17] Analyzing 1803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0 UUID: d7f66bbc-6204-5aea-8c9b-20b797086963 
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'top_tdc/DATA_BUF/fifo/U0'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'top_tdc/DATA_BUF/fifo/U0'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0/inst'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'nolabel_line146/fifo_generator_v11_0/U0'
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'nolabel_line146/fifo_generator_v11_0/U0'
Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc]
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/SiTCP_Sample_Code_for_KC705_GMII/SiTCP.xdc]
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_100M'. [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc:202]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets CLK_100M]'. [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc:202]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/extinction.srcs/sources_1/new/kc705fmc.xdc]
Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/from_other_repo/SiTCP.xdc]
Finished Parsing XDC File [/home/nakazawa/8-gev/kc705/firmware/from_other_repo/SiTCP.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.988 ; gain = 0.000 ; free physical = 2287 ; free virtual = 40971
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2225.988 ; gain = 66.891 ; free physical = 2287 ; free virtual = 40971
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.668 ; gain = 73.680 ; free physical = 2282 ; free virtual = 40966

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 17a6ce52e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.797 ; gain = 459.129 ; free physical = 1840 ; free virtual = 40527

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.359 ; gain = 0.000 ; free physical = 2343 ; free virtual = 40357
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cddb41f6

Time (s): cpu = 00:01:12 ; elapsed = 00:02:16 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2343 ; free virtual = 40357

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2c7b9167b

Time (s): cpu = 00:01:13 ; elapsed = 00:02:17 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2357 ; free virtual = 40373
INFO: [Opt 31-389] Phase Retarget created 126 cells and removed 406 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 2d5104a1b

Time (s): cpu = 00:01:13 ; elapsed = 00:02:17 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2357 ; free virtual = 40373
INFO: [Opt 31-389] Phase Constant propagation created 105 cells and removed 272 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2567492fe

Time (s): cpu = 00:01:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2355 ; free virtual = 40371
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Sweep, 982 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1f316d4ce

Time (s): cpu = 00:01:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2355 ; free virtual = 40372
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1f316d4ce

Time (s): cpu = 00:01:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2355 ; free virtual = 40372
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2e062aaf1

Time (s): cpu = 00:01:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2355 ; free virtual = 40372
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             126  |             406  |                                             69  |
|  Constant propagation         |             105  |             272  |                                             51  |
|  Sweep                        |               0  |             107  |                                            982  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2979.359 ; gain = 0.000 ; free physical = 2353 ; free virtual = 40370
Ending Logic Optimization Task | Checksum: 171b9fbab

Time (s): cpu = 00:01:15 ; elapsed = 00:02:19 . Memory (MB): peak = 2979.359 ; gain = 35.691 ; free physical = 2353 ; free virtual = 40370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for IIC_SDA_PU
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 196 BRAM(s) out of a total of 208 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 198 newly gated: 38 Total Ports: 416
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1ede09fd0

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3432.523 ; gain = 0.000 ; free physical = 2278 ; free virtual = 40306
Ending Power Optimization Task | Checksum: 1ede09fd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3432.523 ; gain = 453.164 ; free physical = 2301 ; free virtual = 40329

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 17cd42935

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3432.523 ; gain = 0.000 ; free physical = 2310 ; free virtual = 40339
Ending Final Cleanup Task | Checksum: 17cd42935

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3432.523 ; gain = 0.000 ; free physical = 2311 ; free virtual = 40339

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.523 ; gain = 0.000 ; free physical = 2311 ; free virtual = 40339
Ending Netlist Obfuscation Task | Checksum: 17cd42935

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.523 ; gain = 0.000 ; free physical = 2311 ; free virtual = 40339
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:57 . Memory (MB): peak = 3432.523 ; gain = 1206.535 ; free physical = 2311 ; free virtual = 40339
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3439.523 ; gain = 0.004 ; free physical = 2298 ; free virtual = 40327
INFO: [Common 17-1381] The checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[10] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[7]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[11] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[8]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[12] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[9]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[13] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[10]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[14] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[11]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_11) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[3] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[0]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[4] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[1]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[5] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[2]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[6] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[3]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[7] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[4]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[8] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[5]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[9] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[6]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/srst) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/srst) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: nolabel_line146/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/srst) which is driven by a register (LOC_REG/x02_Reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[3] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[0]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[4] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[1]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[5] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[2]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[6] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[3]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[7] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[4]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[8] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[5]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[9] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/Q[6]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_RAD_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[3] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[0]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[4] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[1]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[5] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[2]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[6] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[3]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[7] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[4]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[8] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[5]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[9] (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_1[6]) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WAD_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i has an input control pin nolabel_line146/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ENBWREN (net: nolabel_line146/AT93C46_IIC/MIRROR_MEM/MEM_WEN) which is driven by a register (nolabel_line146/AT93C46_IIC/MEM_WEN_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[10] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[7]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[11] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[12] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[9]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM has an input control pin nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9] (net: nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]) which is driven by a register (nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2275 ; free virtual = 40315
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1141e84ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2275 ; free virtual = 40315
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2275 ; free virtual = 40315

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cec6f31f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2242 ; free virtual = 40289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156491d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2230 ; free virtual = 40281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156491d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2230 ; free virtual = 40281
Phase 1 Placer Initialization | Checksum: 156491d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2227 ; free virtual = 40279

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1149f33f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2210 ; free virtual = 40264

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 624 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 280 nets or cells. Created 0 new cell, deleted 280 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_34[0] could not be optimized because driver top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74 could not be replicated
INFO: [Physopt 32-117] Net top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_1[1] could not be optimized because driver top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2177 ; free virtual = 40235

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            280  |                   280  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            280  |                   280  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 122472330

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2177 ; free virtual = 40236
Phase 2.2 Global Placement Core | Checksum: 1e9f9a930

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2172 ; free virtual = 40232
Phase 2 Global Placement | Checksum: 1e9f9a930

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2179 ; free virtual = 40239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1efaf11f2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2182 ; free virtual = 40241

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25af39fda

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2177 ; free virtual = 40237

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200a32a39

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2177 ; free virtual = 40237

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a29ba0b4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2177 ; free virtual = 40237

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c0c49f34

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2175 ; free virtual = 40234

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22c654bef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2160 ; free virtual = 40220

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21d2fff66

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2160 ; free virtual = 40221

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 177d26fb4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2160 ; free virtual = 40221

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a4743c15

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2155 ; free virtual = 40216
Phase 3 Detail Placement | Checksum: 1a4743c15

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2155 ; free virtual = 40216

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162bb485e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.379 | TNS=-15.565 |
Phase 1 Physical Synthesis Initialization | Checksum: 18801703c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2147 ; free virtual = 40208
INFO: [Place 46-33] Processed net nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: da4c2902

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2146 ; free virtual = 40207
Phase 4.1.1.1 BUFG Insertion | Checksum: 162bb485e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2146 ; free virtual = 40207
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.206. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d1e97c96

Time (s): cpu = 00:01:07 ; elapsed = 00:00:40 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2146 ; free virtual = 40207
Phase 4.1 Post Commit Optimization | Checksum: 1d1e97c96

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2146 ; free virtual = 40207

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1e97c96

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d1e97c96

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214
Phase 4.4 Final Placement Cleanup | Checksum: 1d15c17d0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d15c17d0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214
Ending Placer Task | Checksum: e9e1919a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2153 ; free virtual = 40214
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2192 ; free virtual = 40253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2151 ; free virtual = 40239
INFO: [Common 17-1381] The checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2160 ; free virtual = 40230
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2176 ; free virtual = 40245
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2145 ; free virtual = 40215

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.206 | TNS=-12.608 |
Phase 1 Physical Synthesis Initialization | Checksum: 13103d8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2135 ; free virtual = 40205
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.206 | TNS=-12.608 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13103d8c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2134 ; free virtual = 40204

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.206 | TNS=-12.608 |
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd[0].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl.  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
INFO: [Physopt 32-81] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl. Replicated 1 times.
INFO: [Physopt 32-735] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.204 | TNS=-12.597 |
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.204 | TNS=-12.597 |
Phase 3 Critical Path Optimization | Checksum: 13103d8c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2129 ; free virtual = 40200

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.204 | TNS=-12.597 |
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1].  Did not re-place instance nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1
INFO: [Physopt 32-702] Processed net nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.204 | TNS=-12.597 |
Phase 4 Critical Path Optimization | Checksum: 13103d8c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2129 ; free virtual = 40200
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2130 ; free virtual = 40201
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.204 | TNS=-12.597 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.002  |          0.011  |            1  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.002  |          0.011  |            1  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2130 ; free virtual = 40201
Ending Physical Synthesis Task | Checksum: 1f33f8e6f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2130 ; free virtual = 40201
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2144 ; free virtual = 40215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 2102 ; free virtual = 40200
INFO: [Common 17-1381] The checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6b90537f ConstDB: 0 ShapeSum: e585fcc9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14a308616

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1871 ; free virtual = 39954
Post Restoration Checksum: NetGraph: d3ac749c NumContArr: 7684117a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a308616

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1872 ; free virtual = 39955

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a308616

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1845 ; free virtual = 39931

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a308616

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1845 ; free virtual = 39931
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 198128d3c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1827 ; free virtual = 39915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.293 | TNS=-12.863| WHS=-2.584 | THS=-897.059|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18129ba94

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1823 ; free virtual = 39911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.293 | TNS=-12.861| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 157ddf62b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1821 ; free virtual = 39911
Phase 2 Router Initialization | Checksum: 17381659e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.547 ; gain = 0.000 ; free physical = 1821 ; free virtual = 39910

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.09371e-05 %
  Global Horizontal Routing Utilization  = 0.000162112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14704
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14669
  Number of Partially Routed Nets     = 35
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 191d7412a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 3500.523 ; gain = 12.977 ; free physical = 1799 ; free virtual = 39889
INFO: [Route 35-580] Design has 23 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 CLK_200M |                 CLK_125M |                                       nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D|
|                 CLK_200M |                 CLK_125M |                                       nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D|
|                 CLK_200M |                 CLK_125M |                                       nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D|
|                 CLK_200M |                 CLK_125M |                                       nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D|
|                 CLK_200M |                 CLK_125M |                                       nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1005
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-307.400| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21efd8a86

Time (s): cpu = 00:02:28 ; elapsed = 00:01:17 . Memory (MB): peak = 3554.523 ; gain = 66.977 ; free physical = 1816 ; free virtual = 39907

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-307.634| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21764abe5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:18 . Memory (MB): peak = 3554.523 ; gain = 66.977 ; free physical = 1819 ; free virtual = 39909
Phase 4 Rip-up And Reroute | Checksum: 21764abe5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:18 . Memory (MB): peak = 3554.523 ; gain = 66.977 ; free physical = 1819 ; free virtual = 39909

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15eabbc96

Time (s): cpu = 00:02:30 ; elapsed = 00:01:19 . Memory (MB): peak = 3554.523 ; gain = 66.977 ; free physical = 1819 ; free virtual = 39910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-298.169| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 993e7697

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1772 ; free virtual = 39863

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 993e7697

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1772 ; free virtual = 39863
Phase 5 Delay and Skew Optimization | Checksum: 993e7697

Time (s): cpu = 00:03:00 ; elapsed = 00:01:27 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1772 ; free virtual = 39863

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: caaf6b77

Time (s): cpu = 00:03:02 ; elapsed = 00:01:28 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1776 ; free virtual = 39867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-238.876| WHS=-0.868 | THS=-11.374|

Phase 6.1 Hold Fix Iter | Checksum: 18ad0b9e6

Time (s): cpu = 00:03:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1775 ; free virtual = 39866
WARNING: [Route 35-468] The router encountered 24 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/I1
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/I0
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
	nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
	.. and 14 more pins.

Phase 6 Post Hold Fix | Checksum: 1f9727b07

Time (s): cpu = 00:03:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1775 ; free virtual = 39866

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1428 %
  Global Horizontal Routing Utilization  = 2.04954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18973576a

Time (s): cpu = 00:03:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1775 ; free virtual = 39866

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18973576a

Time (s): cpu = 00:03:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1774 ; free virtual = 39865

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188a6745f

Time (s): cpu = 00:03:06 ; elapsed = 00:01:30 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1772 ; free virtual = 39863

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f49a5763

Time (s): cpu = 00:03:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1774 ; free virtual = 39865
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.295 | TNS=-265.979| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f49a5763

Time (s): cpu = 00:03:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1774 ; free virtual = 39865
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:08 ; elapsed = 00:01:31 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1852 ; free virtual = 39943

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:34 . Memory (MB): peak = 3656.523 ; gain = 168.977 ; free physical = 1852 ; free virtual = 39943
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.531 ; gain = 0.008 ; free physical = 1806 ; free virtual = 39931
INFO: [Common 17-1381] The checkpoint '/home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nakazawa/8-gev/kc705/firmware/extinction.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3680.539 ; gain = 0.000 ; free physical = 1835 ; free virtual = 39936
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IIC_SDA_PU
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin PLLE2_DEBUG/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
167 Infos, 54 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 01:39:50 2021...
