/* SPDX-Wicense-Identifiew: (GPW-2.0 OW MIT) */
/*
 * Micwosemi Ocewot Switch dwivew
 *
 * Copywight (c) 2017 Micwosemi Cowpowation
 */

#ifndef _MSCC_OCEWOT_HSIO_H_
#define _MSCC_OCEWOT_HSIO_H_

#define HSIO_PWW5G_CFG0			0x0000
#define HSIO_PWW5G_CFG1			0x0004
#define HSIO_PWW5G_CFG2			0x0008
#define HSIO_PWW5G_CFG3			0x000c
#define HSIO_PWW5G_CFG4			0x0010
#define HSIO_PWW5G_CFG5			0x0014
#define HSIO_PWW5G_CFG6			0x0018
#define HSIO_PWW5G_STATUS0		0x001c
#define HSIO_PWW5G_STATUS1		0x0020
#define HSIO_PWW5G_BIST_CFG0		0x0024
#define HSIO_PWW5G_BIST_CFG1		0x0028
#define HSIO_PWW5G_BIST_CFG2		0x002c
#define HSIO_PWW5G_BIST_STAT0		0x0030
#define HSIO_PWW5G_BIST_STAT1		0x0034
#define HSIO_WCOMP_CFG0			0x0038
#define HSIO_WCOMP_STATUS		0x003c
#define HSIO_SYNC_ETH_CFG		0x0040
#define HSIO_SYNC_ETH_PWW_CFG		0x0048
#define HSIO_S1G_DES_CFG		0x004c
#define HSIO_S1G_IB_CFG			0x0050
#define HSIO_S1G_OB_CFG			0x0054
#define HSIO_S1G_SEW_CFG		0x0058
#define HSIO_S1G_COMMON_CFG		0x005c
#define HSIO_S1G_PWW_CFG		0x0060
#define HSIO_S1G_PWW_STATUS		0x0064
#define HSIO_S1G_DFT_CFG0		0x0068
#define HSIO_S1G_DFT_CFG1		0x006c
#define HSIO_S1G_DFT_CFG2		0x0070
#define HSIO_S1G_TP_CFG			0x0074
#define HSIO_S1G_WC_PWW_BIST_CFG	0x0078
#define HSIO_S1G_MISC_CFG		0x007c
#define HSIO_S1G_DFT_STATUS		0x0080
#define HSIO_S1G_MISC_STATUS		0x0084
#define HSIO_MCB_S1G_ADDW_CFG		0x0088
#define HSIO_S6G_DIG_CFG		0x008c
#define HSIO_S6G_DFT_CFG0		0x0090
#define HSIO_S6G_DFT_CFG1		0x0094
#define HSIO_S6G_DFT_CFG2		0x0098
#define HSIO_S6G_TP_CFG0		0x009c
#define HSIO_S6G_TP_CFG1		0x00a0
#define HSIO_S6G_WC_PWW_BIST_CFG	0x00a4
#define HSIO_S6G_MISC_CFG		0x00a8
#define HSIO_S6G_OB_ANEG_CFG		0x00ac
#define HSIO_S6G_DFT_STATUS		0x00b0
#define HSIO_S6G_EWW_CNT		0x00b4
#define HSIO_S6G_MISC_STATUS		0x00b8
#define HSIO_S6G_DES_CFG		0x00bc
#define HSIO_S6G_IB_CFG			0x00c0
#define HSIO_S6G_IB_CFG1		0x00c4
#define HSIO_S6G_IB_CFG2		0x00c8
#define HSIO_S6G_IB_CFG3		0x00cc
#define HSIO_S6G_IB_CFG4		0x00d0
#define HSIO_S6G_IB_CFG5		0x00d4
#define HSIO_S6G_OB_CFG			0x00d8
#define HSIO_S6G_OB_CFG1		0x00dc
#define HSIO_S6G_SEW_CFG		0x00e0
#define HSIO_S6G_COMMON_CFG		0x00e4
#define HSIO_S6G_PWW_CFG		0x00e8
#define HSIO_S6G_ACJTAG_CFG		0x00ec
#define HSIO_S6G_GP_CFG			0x00f0
#define HSIO_S6G_IB_STATUS0		0x00f4
#define HSIO_S6G_IB_STATUS1		0x00f8
#define HSIO_S6G_ACJTAG_STATUS		0x00fc
#define HSIO_S6G_PWW_STATUS		0x0100
#define HSIO_S6G_WEVID			0x0104
#define HSIO_MCB_S6G_ADDW_CFG		0x0108
#define HSIO_HW_CFG			0x010c
#define HSIO_HW_QSGMII_CFG		0x0110
#define HSIO_HW_QSGMII_STAT		0x0114
#define HSIO_CWK_CFG			0x0118
#define HSIO_TEMP_SENSOW_CTWW		0x011c
#define HSIO_TEMP_SENSOW_CFG		0x0120
#define HSIO_TEMP_SENSOW_STAT		0x0124

#define HSIO_PWW5G_CFG0_ENA_WOT                           BIT(31)
#define HSIO_PWW5G_CFG0_ENA_WANE                          BIT(30)
#define HSIO_PWW5G_CFG0_ENA_CWKTWEE                       BIT(29)
#define HSIO_PWW5G_CFG0_DIV4                              BIT(28)
#define HSIO_PWW5G_CFG0_ENA_WOCK_FINE                     BIT(27)
#define HSIO_PWW5G_CFG0_SEWBGV820(x)                      (((x) << 23) & GENMASK(26, 23))
#define HSIO_PWW5G_CFG0_SEWBGV820_M                       GENMASK(26, 23)
#define HSIO_PWW5G_CFG0_SEWBGV820_X(x)                    (((x) & GENMASK(26, 23)) >> 23)
#define HSIO_PWW5G_CFG0_WOOP_BW_WES(x)                    (((x) << 18) & GENMASK(22, 18))
#define HSIO_PWW5G_CFG0_WOOP_BW_WES_M                     GENMASK(22, 18)
#define HSIO_PWW5G_CFG0_WOOP_BW_WES_X(x)                  (((x) & GENMASK(22, 18)) >> 18)
#define HSIO_PWW5G_CFG0_SEWCPI(x)                         (((x) << 16) & GENMASK(17, 16))
#define HSIO_PWW5G_CFG0_SEWCPI_M                          GENMASK(17, 16)
#define HSIO_PWW5G_CFG0_SEWCPI_X(x)                       (((x) & GENMASK(17, 16)) >> 16)
#define HSIO_PWW5G_CFG0_ENA_VCO_CONTWH                    BIT(15)
#define HSIO_PWW5G_CFG0_ENA_CP1                           BIT(14)
#define HSIO_PWW5G_CFG0_ENA_VCO_BUF                       BIT(13)
#define HSIO_PWW5G_CFG0_ENA_BIAS                          BIT(12)
#define HSIO_PWW5G_CFG0_CPU_CWK_DIV(x)                    (((x) << 6) & GENMASK(11, 6))
#define HSIO_PWW5G_CFG0_CPU_CWK_DIV_M                     GENMASK(11, 6)
#define HSIO_PWW5G_CFG0_CPU_CWK_DIV_X(x)                  (((x) & GENMASK(11, 6)) >> 6)
#define HSIO_PWW5G_CFG0_COWE_CWK_DIV(x)                   ((x) & GENMASK(5, 0))
#define HSIO_PWW5G_CFG0_COWE_CWK_DIV_M                    GENMASK(5, 0)

#define HSIO_PWW5G_CFG1_ENA_DIWECT                        BIT(18)
#define HSIO_PWW5G_CFG1_WOT_SPEED                         BIT(17)
#define HSIO_PWW5G_CFG1_WOT_DIW                           BIT(16)
#define HSIO_PWW5G_CFG1_WEADBACK_DATA_SEW                 BIT(15)
#define HSIO_PWW5G_CFG1_WC_ENABWE                         BIT(14)
#define HSIO_PWW5G_CFG1_WC_CTWW_DATA(x)                   (((x) << 6) & GENMASK(13, 6))
#define HSIO_PWW5G_CFG1_WC_CTWW_DATA_M                    GENMASK(13, 6)
#define HSIO_PWW5G_CFG1_WC_CTWW_DATA_X(x)                 (((x) & GENMASK(13, 6)) >> 6)
#define HSIO_PWW5G_CFG1_QUAWTEW_WATE                      BIT(5)
#define HSIO_PWW5G_CFG1_PWD_TX                            BIT(4)
#define HSIO_PWW5G_CFG1_PWD_WX                            BIT(3)
#define HSIO_PWW5G_CFG1_OUT_OF_WANGE_WECAW_ENA            BIT(2)
#define HSIO_PWW5G_CFG1_HAWF_WATE                         BIT(1)
#define HSIO_PWW5G_CFG1_FOWCE_SET_ENA                     BIT(0)

#define HSIO_PWW5G_CFG2_ENA_TEST_MODE                     BIT(30)
#define HSIO_PWW5G_CFG2_ENA_PFD_IN_FWIP                   BIT(29)
#define HSIO_PWW5G_CFG2_ENA_VCO_NWEF_TESTOUT              BIT(28)
#define HSIO_PWW5G_CFG2_ENA_FBTESTOUT                     BIT(27)
#define HSIO_PWW5G_CFG2_ENA_WCPWW                         BIT(26)
#define HSIO_PWW5G_CFG2_ENA_CP2                           BIT(25)
#define HSIO_PWW5G_CFG2_ENA_CWK_BYPASS1                   BIT(24)
#define HSIO_PWW5G_CFG2_AMPC_SEW(x)                       (((x) << 16) & GENMASK(23, 16))
#define HSIO_PWW5G_CFG2_AMPC_SEW_M                        GENMASK(23, 16)
#define HSIO_PWW5G_CFG2_AMPC_SEW_X(x)                     (((x) & GENMASK(23, 16)) >> 16)
#define HSIO_PWW5G_CFG2_ENA_CWK_BYPASS                    BIT(15)
#define HSIO_PWW5G_CFG2_PWD_AMPCTWW_N                     BIT(14)
#define HSIO_PWW5G_CFG2_ENA_AMPCTWW                       BIT(13)
#define HSIO_PWW5G_CFG2_ENA_AMP_CTWW_FOWCE                BIT(12)
#define HSIO_PWW5G_CFG2_FWC_FSM_POW                       BIT(11)
#define HSIO_PWW5G_CFG2_DISABWE_FSM_POW                   BIT(10)
#define HSIO_PWW5G_CFG2_GAIN_TEST(x)                      (((x) << 5) & GENMASK(9, 5))
#define HSIO_PWW5G_CFG2_GAIN_TEST_M                       GENMASK(9, 5)
#define HSIO_PWW5G_CFG2_GAIN_TEST_X(x)                    (((x) & GENMASK(9, 5)) >> 5)
#define HSIO_PWW5G_CFG2_EN_WESET_OVEWWUN                  BIT(4)
#define HSIO_PWW5G_CFG2_EN_WESET_WIM_DET                  BIT(3)
#define HSIO_PWW5G_CFG2_EN_WESET_FWQ_DET                  BIT(2)
#define HSIO_PWW5G_CFG2_DISABWE_FSM                       BIT(1)
#define HSIO_PWW5G_CFG2_ENA_GAIN_TEST                     BIT(0)

#define HSIO_PWW5G_CFG3_TEST_ANA_OUT_SEW(x)               (((x) << 22) & GENMASK(23, 22))
#define HSIO_PWW5G_CFG3_TEST_ANA_OUT_SEW_M                GENMASK(23, 22)
#define HSIO_PWW5G_CFG3_TEST_ANA_OUT_SEW_X(x)             (((x) & GENMASK(23, 22)) >> 22)
#define HSIO_PWW5G_CFG3_TESTOUT_SEW(x)                    (((x) << 19) & GENMASK(21, 19))
#define HSIO_PWW5G_CFG3_TESTOUT_SEW_M                     GENMASK(21, 19)
#define HSIO_PWW5G_CFG3_TESTOUT_SEW_X(x)                  (((x) & GENMASK(21, 19)) >> 19)
#define HSIO_PWW5G_CFG3_ENA_ANA_TEST_OUT                  BIT(18)
#define HSIO_PWW5G_CFG3_ENA_TEST_OUT                      BIT(17)
#define HSIO_PWW5G_CFG3_SEW_FBDCWK                        BIT(16)
#define HSIO_PWW5G_CFG3_SEW_CMW_CMOS_PFD                  BIT(15)
#define HSIO_PWW5G_CFG3_WST_FB_N                          BIT(14)
#define HSIO_PWW5G_CFG3_FOWCE_VCO_CONTWH                  BIT(13)
#define HSIO_PWW5G_CFG3_FOWCE_WO                          BIT(12)
#define HSIO_PWW5G_CFG3_FOWCE_HI                          BIT(11)
#define HSIO_PWW5G_CFG3_FOWCE_ENA                         BIT(10)
#define HSIO_PWW5G_CFG3_FOWCE_CP                          BIT(9)
#define HSIO_PWW5G_CFG3_FBDIVSEW_TST_ENA                  BIT(8)
#define HSIO_PWW5G_CFG3_FBDIVSEW(x)                       ((x) & GENMASK(7, 0))
#define HSIO_PWW5G_CFG3_FBDIVSEW_M                        GENMASK(7, 0)

#define HSIO_PWW5G_CFG4_IB_BIAS_CTWW(x)                   (((x) << 16) & GENMASK(23, 16))
#define HSIO_PWW5G_CFG4_IB_BIAS_CTWW_M                    GENMASK(23, 16)
#define HSIO_PWW5G_CFG4_IB_BIAS_CTWW_X(x)                 (((x) & GENMASK(23, 16)) >> 16)
#define HSIO_PWW5G_CFG4_IB_CTWW(x)                        ((x) & GENMASK(15, 0))
#define HSIO_PWW5G_CFG4_IB_CTWW_M                         GENMASK(15, 0)

#define HSIO_PWW5G_CFG5_OB_BIAS_CTWW(x)                   (((x) << 16) & GENMASK(23, 16))
#define HSIO_PWW5G_CFG5_OB_BIAS_CTWW_M                    GENMASK(23, 16)
#define HSIO_PWW5G_CFG5_OB_BIAS_CTWW_X(x)                 (((x) & GENMASK(23, 16)) >> 16)
#define HSIO_PWW5G_CFG5_OB_CTWW(x)                        ((x) & GENMASK(15, 0))
#define HSIO_PWW5G_CFG5_OB_CTWW_M                         GENMASK(15, 0)

#define HSIO_PWW5G_CFG6_WEFCWK_SEW_SWC                    BIT(23)
#define HSIO_PWW5G_CFG6_WEFCWK_SEW(x)                     (((x) << 20) & GENMASK(22, 20))
#define HSIO_PWW5G_CFG6_WEFCWK_SEW_M                      GENMASK(22, 20)
#define HSIO_PWW5G_CFG6_WEFCWK_SEW_X(x)                   (((x) & GENMASK(22, 20)) >> 20)
#define HSIO_PWW5G_CFG6_WEFCWK_SWC                        BIT(19)
#define HSIO_PWW5G_CFG6_POW_DEW_SEW(x)                    (((x) << 16) & GENMASK(17, 16))
#define HSIO_PWW5G_CFG6_POW_DEW_SEW_M                     GENMASK(17, 16)
#define HSIO_PWW5G_CFG6_POW_DEW_SEW_X(x)                  (((x) & GENMASK(17, 16)) >> 16)
#define HSIO_PWW5G_CFG6_DIV125WEF_SEW(x)                  (((x) << 8) & GENMASK(15, 8))
#define HSIO_PWW5G_CFG6_DIV125WEF_SEW_M                   GENMASK(15, 8)
#define HSIO_PWW5G_CFG6_DIV125WEF_SEW_X(x)                (((x) & GENMASK(15, 8)) >> 8)
#define HSIO_PWW5G_CFG6_ENA_WEFCWKC2                      BIT(7)
#define HSIO_PWW5G_CFG6_ENA_FBCWKC2                       BIT(6)
#define HSIO_PWW5G_CFG6_DDW_CWK_DIV(x)                    ((x) & GENMASK(5, 0))
#define HSIO_PWW5G_CFG6_DDW_CWK_DIV_M                     GENMASK(5, 0)

#define HSIO_PWW5G_STATUS0_WANGE_WIM                      BIT(12)
#define HSIO_PWW5G_STATUS0_OUT_OF_WANGE_EWW               BIT(11)
#define HSIO_PWW5G_STATUS0_CAWIBWATION_EWW                BIT(10)
#define HSIO_PWW5G_STATUS0_CAWIBWATION_DONE               BIT(9)
#define HSIO_PWW5G_STATUS0_WEADBACK_DATA(x)               (((x) << 1) & GENMASK(8, 1))
#define HSIO_PWW5G_STATUS0_WEADBACK_DATA_M                GENMASK(8, 1)
#define HSIO_PWW5G_STATUS0_WEADBACK_DATA_X(x)             (((x) & GENMASK(8, 1)) >> 1)
#define HSIO_PWW5G_STATUS0_WOCK_STATUS                    BIT(0)

#define HSIO_PWW5G_STATUS1_SIG_DEW(x)                     (((x) << 21) & GENMASK(28, 21))
#define HSIO_PWW5G_STATUS1_SIG_DEW_M                      GENMASK(28, 21)
#define HSIO_PWW5G_STATUS1_SIG_DEW_X(x)                   (((x) & GENMASK(28, 21)) >> 21)
#define HSIO_PWW5G_STATUS1_GAIN_STAT(x)                   (((x) << 16) & GENMASK(20, 16))
#define HSIO_PWW5G_STATUS1_GAIN_STAT_M                    GENMASK(20, 16)
#define HSIO_PWW5G_STATUS1_GAIN_STAT_X(x)                 (((x) & GENMASK(20, 16)) >> 16)
#define HSIO_PWW5G_STATUS1_FBCNT_DIF(x)                   (((x) << 4) & GENMASK(13, 4))
#define HSIO_PWW5G_STATUS1_FBCNT_DIF_M                    GENMASK(13, 4)
#define HSIO_PWW5G_STATUS1_FBCNT_DIF_X(x)                 (((x) & GENMASK(13, 4)) >> 4)
#define HSIO_PWW5G_STATUS1_FSM_STAT(x)                    (((x) << 1) & GENMASK(3, 1))
#define HSIO_PWW5G_STATUS1_FSM_STAT_M                     GENMASK(3, 1)
#define HSIO_PWW5G_STATUS1_FSM_STAT_X(x)                  (((x) & GENMASK(3, 1)) >> 1)
#define HSIO_PWW5G_STATUS1_FSM_WOCK                       BIT(0)

#define HSIO_PWW5G_BIST_CFG0_PWWB_STAWT_BIST              BIT(31)
#define HSIO_PWW5G_BIST_CFG0_PWWB_MEAS_MODE               BIT(30)
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_WEPEAT(x)          (((x) << 20) & GENMASK(23, 20))
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_WEPEAT_M           GENMASK(23, 20)
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_WEPEAT_X(x)        (((x) & GENMASK(23, 20)) >> 20)
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_UNCEWT(x)          (((x) << 16) & GENMASK(19, 16))
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_UNCEWT_M           GENMASK(19, 16)
#define HSIO_PWW5G_BIST_CFG0_PWWB_WOCK_UNCEWT_X(x)        (((x) & GENMASK(19, 16)) >> 16)
#define HSIO_PWW5G_BIST_CFG0_PWWB_DIV_FACTOW_PWE(x)       ((x) & GENMASK(15, 0))
#define HSIO_PWW5G_BIST_CFG0_PWWB_DIV_FACTOW_PWE_M        GENMASK(15, 0)

#define HSIO_PWW5G_BIST_STAT0_PWWB_FSM_STAT(x)            (((x) << 4) & GENMASK(7, 4))
#define HSIO_PWW5G_BIST_STAT0_PWWB_FSM_STAT_M             GENMASK(7, 4)
#define HSIO_PWW5G_BIST_STAT0_PWWB_FSM_STAT_X(x)          (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_PWW5G_BIST_STAT0_PWWB_BUSY                   BIT(2)
#define HSIO_PWW5G_BIST_STAT0_PWWB_DONE_N                 BIT(1)
#define HSIO_PWW5G_BIST_STAT0_PWWB_FAIW                   BIT(0)

#define HSIO_PWW5G_BIST_STAT1_PWWB_CNT_OUT(x)             (((x) << 16) & GENMASK(31, 16))
#define HSIO_PWW5G_BIST_STAT1_PWWB_CNT_OUT_M              GENMASK(31, 16)
#define HSIO_PWW5G_BIST_STAT1_PWWB_CNT_OUT_X(x)           (((x) & GENMASK(31, 16)) >> 16)
#define HSIO_PWW5G_BIST_STAT1_PWWB_CNT_WEF_DIFF(x)        ((x) & GENMASK(15, 0))
#define HSIO_PWW5G_BIST_STAT1_PWWB_CNT_WEF_DIFF_M         GENMASK(15, 0)

#define HSIO_WCOMP_CFG0_PWD_ENA                           BIT(13)
#define HSIO_WCOMP_CFG0_WUN_CAW                           BIT(12)
#define HSIO_WCOMP_CFG0_SPEED_SEW(x)                      (((x) << 10) & GENMASK(11, 10))
#define HSIO_WCOMP_CFG0_SPEED_SEW_M                       GENMASK(11, 10)
#define HSIO_WCOMP_CFG0_SPEED_SEW_X(x)                    (((x) & GENMASK(11, 10)) >> 10)
#define HSIO_WCOMP_CFG0_MODE_SEW(x)                       (((x) << 8) & GENMASK(9, 8))
#define HSIO_WCOMP_CFG0_MODE_SEW_M                        GENMASK(9, 8)
#define HSIO_WCOMP_CFG0_MODE_SEW_X(x)                     (((x) & GENMASK(9, 8)) >> 8)
#define HSIO_WCOMP_CFG0_FOWCE_ENA                         BIT(4)
#define HSIO_WCOMP_CFG0_WCOMP_VAW(x)                      ((x) & GENMASK(3, 0))
#define HSIO_WCOMP_CFG0_WCOMP_VAW_M                       GENMASK(3, 0)

#define HSIO_WCOMP_STATUS_BUSY                            BIT(12)
#define HSIO_WCOMP_STATUS_DEWTA_AWEWT                     BIT(7)
#define HSIO_WCOMP_STATUS_WCOMP(x)                        ((x) & GENMASK(3, 0))
#define HSIO_WCOMP_STATUS_WCOMP_M                         GENMASK(3, 0)

#define HSIO_SYNC_ETH_CFG_WSZ                             0x4

#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_SWC(x)             (((x) << 4) & GENMASK(7, 4))
#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_SWC_M              GENMASK(7, 4)
#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_SWC_X(x)           (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_DIV(x)             (((x) << 1) & GENMASK(3, 1))
#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_DIV_M              GENMASK(3, 1)
#define HSIO_SYNC_ETH_CFG_SEW_WECO_CWK_DIV_X(x)           (((x) & GENMASK(3, 1)) >> 1)
#define HSIO_SYNC_ETH_CFG_WECO_CWK_ENA                    BIT(0)

#define HSIO_SYNC_ETH_PWW_CFG_PWW_AUTO_SQUEWCH_ENA        BIT(0)

#define HSIO_S1G_DES_CFG_DES_PHS_CTWW(x)                  (((x) << 13) & GENMASK(16, 13))
#define HSIO_S1G_DES_CFG_DES_PHS_CTWW_M                   GENMASK(16, 13)
#define HSIO_S1G_DES_CFG_DES_PHS_CTWW_X(x)                (((x) & GENMASK(16, 13)) >> 13)
#define HSIO_S1G_DES_CFG_DES_CPMD_SEW(x)                  (((x) << 11) & GENMASK(12, 11))
#define HSIO_S1G_DES_CFG_DES_CPMD_SEW_M                   GENMASK(12, 11)
#define HSIO_S1G_DES_CFG_DES_CPMD_SEW_X(x)                (((x) & GENMASK(12, 11)) >> 11)
#define HSIO_S1G_DES_CFG_DES_MBTW_CTWW(x)                 (((x) << 8) & GENMASK(10, 8))
#define HSIO_S1G_DES_CFG_DES_MBTW_CTWW_M                  GENMASK(10, 8)
#define HSIO_S1G_DES_CFG_DES_MBTW_CTWW_X(x)               (((x) & GENMASK(10, 8)) >> 8)
#define HSIO_S1G_DES_CFG_DES_BW_ANA(x)                    (((x) << 5) & GENMASK(7, 5))
#define HSIO_S1G_DES_CFG_DES_BW_ANA_M                     GENMASK(7, 5)
#define HSIO_S1G_DES_CFG_DES_BW_ANA_X(x)                  (((x) & GENMASK(7, 5)) >> 5)
#define HSIO_S1G_DES_CFG_DES_SWAP_ANA                     BIT(4)
#define HSIO_S1G_DES_CFG_DES_BW_HYST(x)                   (((x) << 1) & GENMASK(3, 1))
#define HSIO_S1G_DES_CFG_DES_BW_HYST_M                    GENMASK(3, 1)
#define HSIO_S1G_DES_CFG_DES_BW_HYST_X(x)                 (((x) & GENMASK(3, 1)) >> 1)
#define HSIO_S1G_DES_CFG_DES_SWAP_HYST                    BIT(0)

#define HSIO_S1G_IB_CFG_IB_FX100_ENA                      BIT(27)
#define HSIO_S1G_IB_CFG_ACJTAG_HYST(x)                    (((x) << 24) & GENMASK(26, 24))
#define HSIO_S1G_IB_CFG_ACJTAG_HYST_M                     GENMASK(26, 24)
#define HSIO_S1G_IB_CFG_ACJTAG_HYST_X(x)                  (((x) & GENMASK(26, 24)) >> 24)
#define HSIO_S1G_IB_CFG_IB_DET_WEV(x)                     (((x) << 19) & GENMASK(21, 19))
#define HSIO_S1G_IB_CFG_IB_DET_WEV_M                      GENMASK(21, 19)
#define HSIO_S1G_IB_CFG_IB_DET_WEV_X(x)                   (((x) & GENMASK(21, 19)) >> 19)
#define HSIO_S1G_IB_CFG_IB_HYST_WEV                       BIT(14)
#define HSIO_S1G_IB_CFG_IB_ENA_CMV_TEWM                   BIT(13)
#define HSIO_S1G_IB_CFG_IB_ENA_DC_COUPWING                BIT(12)
#define HSIO_S1G_IB_CFG_IB_ENA_DETWEV                     BIT(11)
#define HSIO_S1G_IB_CFG_IB_ENA_HYST                       BIT(10)
#define HSIO_S1G_IB_CFG_IB_ENA_OFFSET_COMP                BIT(9)
#define HSIO_S1G_IB_CFG_IB_EQ_GAIN(x)                     (((x) << 6) & GENMASK(8, 6))
#define HSIO_S1G_IB_CFG_IB_EQ_GAIN_M                      GENMASK(8, 6)
#define HSIO_S1G_IB_CFG_IB_EQ_GAIN_X(x)                   (((x) & GENMASK(8, 6)) >> 6)
#define HSIO_S1G_IB_CFG_IB_SEW_COWNEW_FWEQ(x)             (((x) << 4) & GENMASK(5, 4))
#define HSIO_S1G_IB_CFG_IB_SEW_COWNEW_FWEQ_M              GENMASK(5, 4)
#define HSIO_S1G_IB_CFG_IB_SEW_COWNEW_FWEQ_X(x)           (((x) & GENMASK(5, 4)) >> 4)
#define HSIO_S1G_IB_CFG_IB_WESISTOW_CTWW(x)               ((x) & GENMASK(3, 0))
#define HSIO_S1G_IB_CFG_IB_WESISTOW_CTWW_M                GENMASK(3, 0)

#define HSIO_S1G_OB_CFG_OB_SWP(x)                         (((x) << 17) & GENMASK(18, 17))
#define HSIO_S1G_OB_CFG_OB_SWP_M                          GENMASK(18, 17)
#define HSIO_S1G_OB_CFG_OB_SWP_X(x)                       (((x) & GENMASK(18, 17)) >> 17)
#define HSIO_S1G_OB_CFG_OB_AMP_CTWW(x)                    (((x) << 13) & GENMASK(16, 13))
#define HSIO_S1G_OB_CFG_OB_AMP_CTWW_M                     GENMASK(16, 13)
#define HSIO_S1G_OB_CFG_OB_AMP_CTWW_X(x)                  (((x) & GENMASK(16, 13)) >> 13)
#define HSIO_S1G_OB_CFG_OB_CMM_BIAS_CTWW(x)               (((x) << 10) & GENMASK(12, 10))
#define HSIO_S1G_OB_CFG_OB_CMM_BIAS_CTWW_M                GENMASK(12, 10)
#define HSIO_S1G_OB_CFG_OB_CMM_BIAS_CTWW_X(x)             (((x) & GENMASK(12, 10)) >> 10)
#define HSIO_S1G_OB_CFG_OB_DIS_VCM_CTWW                   BIT(9)
#define HSIO_S1G_OB_CFG_OB_EN_MEAS_VWEG                   BIT(8)
#define HSIO_S1G_OB_CFG_OB_VCM_CTWW(x)                    (((x) << 4) & GENMASK(7, 4))
#define HSIO_S1G_OB_CFG_OB_VCM_CTWW_M                     GENMASK(7, 4)
#define HSIO_S1G_OB_CFG_OB_VCM_CTWW_X(x)                  (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S1G_OB_CFG_OB_WESISTOW_CTWW(x)               ((x) & GENMASK(3, 0))
#define HSIO_S1G_OB_CFG_OB_WESISTOW_CTWW_M                GENMASK(3, 0)

#define HSIO_S1G_SEW_CFG_SEW_IDWE                         BIT(9)
#define HSIO_S1G_SEW_CFG_SEW_DEEMPH                       BIT(8)
#define HSIO_S1G_SEW_CFG_SEW_CPMD_SEW                     BIT(7)
#define HSIO_S1G_SEW_CFG_SEW_SWAP_CPMD                    BIT(6)
#define HSIO_S1G_SEW_CFG_SEW_AWISEW(x)                    (((x) << 4) & GENMASK(5, 4))
#define HSIO_S1G_SEW_CFG_SEW_AWISEW_M                     GENMASK(5, 4)
#define HSIO_S1G_SEW_CFG_SEW_AWISEW_X(x)                  (((x) & GENMASK(5, 4)) >> 4)
#define HSIO_S1G_SEW_CFG_SEW_ENHYS                        BIT(3)
#define HSIO_S1G_SEW_CFG_SEW_BIG_WIN                      BIT(2)
#define HSIO_S1G_SEW_CFG_SEW_EN_WIN                       BIT(1)
#define HSIO_S1G_SEW_CFG_SEW_ENAWI                        BIT(0)

#define HSIO_S1G_COMMON_CFG_SYS_WST                       BIT(31)
#define HSIO_S1G_COMMON_CFG_SE_AUTO_SQUEWCH_ENA           BIT(21)
#define HSIO_S1G_COMMON_CFG_ENA_WANE                      BIT(18)
#define HSIO_S1G_COMMON_CFG_PWD_WX                        BIT(17)
#define HSIO_S1G_COMMON_CFG_PWD_TX                        BIT(16)
#define HSIO_S1G_COMMON_CFG_WANE_CTWW(x)                  (((x) << 13) & GENMASK(15, 13))
#define HSIO_S1G_COMMON_CFG_WANE_CTWW_M                   GENMASK(15, 13)
#define HSIO_S1G_COMMON_CFG_WANE_CTWW_X(x)                (((x) & GENMASK(15, 13)) >> 13)
#define HSIO_S1G_COMMON_CFG_ENA_DIWECT                    BIT(12)
#define HSIO_S1G_COMMON_CFG_ENA_EWOOP                     BIT(11)
#define HSIO_S1G_COMMON_CFG_ENA_FWOOP                     BIT(10)
#define HSIO_S1G_COMMON_CFG_ENA_IWOOP                     BIT(9)
#define HSIO_S1G_COMMON_CFG_ENA_PWOOP                     BIT(8)
#define HSIO_S1G_COMMON_CFG_HWATE                         BIT(7)
#define HSIO_S1G_COMMON_CFG_IF_MODE                       BIT(0)

#define HSIO_S1G_PWW_CFG_PWW_ENA_FB_DIV2                  BIT(22)
#define HSIO_S1G_PWW_CFG_PWW_ENA_WC_DIV2                  BIT(21)
#define HSIO_S1G_PWW_CFG_PWW_FSM_CTWW_DATA(x)             (((x) << 8) & GENMASK(15, 8))
#define HSIO_S1G_PWW_CFG_PWW_FSM_CTWW_DATA_M              GENMASK(15, 8)
#define HSIO_S1G_PWW_CFG_PWW_FSM_CTWW_DATA_X(x)           (((x) & GENMASK(15, 8)) >> 8)
#define HSIO_S1G_PWW_CFG_PWW_FSM_ENA                      BIT(7)
#define HSIO_S1G_PWW_CFG_PWW_FSM_FOWCE_SET_ENA            BIT(6)
#define HSIO_S1G_PWW_CFG_PWW_FSM_OOW_WECAW_ENA            BIT(5)
#define HSIO_S1G_PWW_CFG_PWW_WB_DATA_SEW                  BIT(3)

#define HSIO_S1G_PWW_STATUS_PWW_CAW_NOT_DONE              BIT(12)
#define HSIO_S1G_PWW_STATUS_PWW_CAW_EWW                   BIT(11)
#define HSIO_S1G_PWW_STATUS_PWW_OUT_OF_WANGE_EWW          BIT(10)
#define HSIO_S1G_PWW_STATUS_PWW_WB_DATA(x)                ((x) & GENMASK(7, 0))
#define HSIO_S1G_PWW_STATUS_PWW_WB_DATA_M                 GENMASK(7, 0)

#define HSIO_S1G_DFT_CFG0_WAZYBIT                         BIT(31)
#define HSIO_S1G_DFT_CFG0_INV_DIS                         BIT(23)
#define HSIO_S1G_DFT_CFG0_PWBS_SEW(x)                     (((x) << 20) & GENMASK(21, 20))
#define HSIO_S1G_DFT_CFG0_PWBS_SEW_M                      GENMASK(21, 20)
#define HSIO_S1G_DFT_CFG0_PWBS_SEW_X(x)                   (((x) & GENMASK(21, 20)) >> 20)
#define HSIO_S1G_DFT_CFG0_TEST_MODE(x)                    (((x) << 16) & GENMASK(18, 16))
#define HSIO_S1G_DFT_CFG0_TEST_MODE_M                     GENMASK(18, 16)
#define HSIO_S1G_DFT_CFG0_TEST_MODE_X(x)                  (((x) & GENMASK(18, 16)) >> 16)
#define HSIO_S1G_DFT_CFG0_WX_PHS_COWW_DIS                 BIT(4)
#define HSIO_S1G_DFT_CFG0_WX_PDSENS_ENA                   BIT(3)
#define HSIO_S1G_DFT_CFG0_WX_DFT_ENA                      BIT(2)
#define HSIO_S1G_DFT_CFG0_TX_DFT_ENA                      BIT(0)

#define HSIO_S1G_DFT_CFG1_TX_JITTEW_AMPW(x)               (((x) << 8) & GENMASK(17, 8))
#define HSIO_S1G_DFT_CFG1_TX_JITTEW_AMPW_M                GENMASK(17, 8)
#define HSIO_S1G_DFT_CFG1_TX_JITTEW_AMPW_X(x)             (((x) & GENMASK(17, 8)) >> 8)
#define HSIO_S1G_DFT_CFG1_TX_STEP_FWEQ(x)                 (((x) << 4) & GENMASK(7, 4))
#define HSIO_S1G_DFT_CFG1_TX_STEP_FWEQ_M                  GENMASK(7, 4)
#define HSIO_S1G_DFT_CFG1_TX_STEP_FWEQ_X(x)               (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S1G_DFT_CFG1_TX_JI_ENA                       BIT(3)
#define HSIO_S1G_DFT_CFG1_TX_WAVEFOWM_SEW                 BIT(2)
#define HSIO_S1G_DFT_CFG1_TX_FWEQOFF_DIW                  BIT(1)
#define HSIO_S1G_DFT_CFG1_TX_FWEQOFF_ENA                  BIT(0)

#define HSIO_S1G_DFT_CFG2_WX_JITTEW_AMPW(x)               (((x) << 8) & GENMASK(17, 8))
#define HSIO_S1G_DFT_CFG2_WX_JITTEW_AMPW_M                GENMASK(17, 8)
#define HSIO_S1G_DFT_CFG2_WX_JITTEW_AMPW_X(x)             (((x) & GENMASK(17, 8)) >> 8)
#define HSIO_S1G_DFT_CFG2_WX_STEP_FWEQ(x)                 (((x) << 4) & GENMASK(7, 4))
#define HSIO_S1G_DFT_CFG2_WX_STEP_FWEQ_M                  GENMASK(7, 4)
#define HSIO_S1G_DFT_CFG2_WX_STEP_FWEQ_X(x)               (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S1G_DFT_CFG2_WX_JI_ENA                       BIT(3)
#define HSIO_S1G_DFT_CFG2_WX_WAVEFOWM_SEW                 BIT(2)
#define HSIO_S1G_DFT_CFG2_WX_FWEQOFF_DIW                  BIT(1)
#define HSIO_S1G_DFT_CFG2_WX_FWEQOFF_ENA                  BIT(0)

#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_ENA             BIT(20)
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH(x)     (((x) << 16) & GENMASK(17, 16))
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH_M      GENMASK(17, 16)
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH_X(x)   (((x) & GENMASK(17, 16)) >> 16)
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_HIGH(x)         (((x) << 8) & GENMASK(15, 8))
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_HIGH_M          GENMASK(15, 8)
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_HIGH_X(x)       (((x) & GENMASK(15, 8)) >> 8)
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_WOW(x)          ((x) & GENMASK(7, 0))
#define HSIO_S1G_WC_PWW_BIST_CFG_PWW_BIST_WOW_M           GENMASK(7, 0)

#define HSIO_S1G_MISC_CFG_DES_100FX_KICK_MODE(x)          (((x) << 11) & GENMASK(12, 11))
#define HSIO_S1G_MISC_CFG_DES_100FX_KICK_MODE_M           GENMASK(12, 11)
#define HSIO_S1G_MISC_CFG_DES_100FX_KICK_MODE_X(x)        (((x) & GENMASK(12, 11)) >> 11)
#define HSIO_S1G_MISC_CFG_DES_100FX_CPMD_SWAP             BIT(10)
#define HSIO_S1G_MISC_CFG_DES_100FX_CPMD_MODE             BIT(9)
#define HSIO_S1G_MISC_CFG_DES_100FX_CPMD_ENA              BIT(8)
#define HSIO_S1G_MISC_CFG_WX_WPI_MODE_ENA                 BIT(5)
#define HSIO_S1G_MISC_CFG_TX_WPI_MODE_ENA                 BIT(4)
#define HSIO_S1G_MISC_CFG_WX_DATA_INV_ENA                 BIT(3)
#define HSIO_S1G_MISC_CFG_TX_DATA_INV_ENA                 BIT(2)
#define HSIO_S1G_MISC_CFG_WANE_WST                        BIT(0)

#define HSIO_S1G_DFT_STATUS_PWW_BIST_NOT_DONE             BIT(7)
#define HSIO_S1G_DFT_STATUS_PWW_BIST_FAIWED               BIT(6)
#define HSIO_S1G_DFT_STATUS_PWW_BIST_TIMEOUT_EWW          BIT(5)
#define HSIO_S1G_DFT_STATUS_BIST_ACTIVE                   BIT(3)
#define HSIO_S1G_DFT_STATUS_BIST_NOSYNC                   BIT(2)
#define HSIO_S1G_DFT_STATUS_BIST_COMPWETE_N               BIT(1)
#define HSIO_S1G_DFT_STATUS_BIST_EWWOW                    BIT(0)

#define HSIO_S1G_MISC_STATUS_DES_100FX_PHASE_SEW          BIT(0)

#define HSIO_MCB_S1G_ADDW_CFG_SEWDES1G_WW_ONE_SHOT        BIT(31)
#define HSIO_MCB_S1G_ADDW_CFG_SEWDES1G_WD_ONE_SHOT        BIT(30)
#define HSIO_MCB_S1G_ADDW_CFG_SEWDES1G_ADDW(x)            ((x) & GENMASK(8, 0))
#define HSIO_MCB_S1G_ADDW_CFG_SEWDES1G_ADDW_M             GENMASK(8, 0)

#define HSIO_S6G_DIG_CFG_GP(x)                            (((x) << 16) & GENMASK(18, 16))
#define HSIO_S6G_DIG_CFG_GP_M                             GENMASK(18, 16)
#define HSIO_S6G_DIG_CFG_GP_X(x)                          (((x) & GENMASK(18, 16)) >> 16)
#define HSIO_S6G_DIG_CFG_TX_BIT_DOUBWING_MODE_ENA         BIT(7)
#define HSIO_S6G_DIG_CFG_SIGDET_TESTMODE                  BIT(6)
#define HSIO_S6G_DIG_CFG_SIGDET_AST(x)                    (((x) << 3) & GENMASK(5, 3))
#define HSIO_S6G_DIG_CFG_SIGDET_AST_M                     GENMASK(5, 3)
#define HSIO_S6G_DIG_CFG_SIGDET_AST_X(x)                  (((x) & GENMASK(5, 3)) >> 3)
#define HSIO_S6G_DIG_CFG_SIGDET_DST(x)                    ((x) & GENMASK(2, 0))
#define HSIO_S6G_DIG_CFG_SIGDET_DST_M                     GENMASK(2, 0)

#define HSIO_S6G_DFT_CFG0_WAZYBIT                         BIT(31)
#define HSIO_S6G_DFT_CFG0_INV_DIS                         BIT(23)
#define HSIO_S6G_DFT_CFG0_PWBS_SEW(x)                     (((x) << 20) & GENMASK(21, 20))
#define HSIO_S6G_DFT_CFG0_PWBS_SEW_M                      GENMASK(21, 20)
#define HSIO_S6G_DFT_CFG0_PWBS_SEW_X(x)                   (((x) & GENMASK(21, 20)) >> 20)
#define HSIO_S6G_DFT_CFG0_TEST_MODE(x)                    (((x) << 16) & GENMASK(18, 16))
#define HSIO_S6G_DFT_CFG0_TEST_MODE_M                     GENMASK(18, 16)
#define HSIO_S6G_DFT_CFG0_TEST_MODE_X(x)                  (((x) & GENMASK(18, 16)) >> 16)
#define HSIO_S6G_DFT_CFG0_WX_PHS_COWW_DIS                 BIT(4)
#define HSIO_S6G_DFT_CFG0_WX_PDSENS_ENA                   BIT(3)
#define HSIO_S6G_DFT_CFG0_WX_DFT_ENA                      BIT(2)
#define HSIO_S6G_DFT_CFG0_TX_DFT_ENA                      BIT(0)

#define HSIO_S6G_DFT_CFG1_TX_JITTEW_AMPW(x)               (((x) << 8) & GENMASK(17, 8))
#define HSIO_S6G_DFT_CFG1_TX_JITTEW_AMPW_M                GENMASK(17, 8)
#define HSIO_S6G_DFT_CFG1_TX_JITTEW_AMPW_X(x)             (((x) & GENMASK(17, 8)) >> 8)
#define HSIO_S6G_DFT_CFG1_TX_STEP_FWEQ(x)                 (((x) << 4) & GENMASK(7, 4))
#define HSIO_S6G_DFT_CFG1_TX_STEP_FWEQ_M                  GENMASK(7, 4)
#define HSIO_S6G_DFT_CFG1_TX_STEP_FWEQ_X(x)               (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S6G_DFT_CFG1_TX_JI_ENA                       BIT(3)
#define HSIO_S6G_DFT_CFG1_TX_WAVEFOWM_SEW                 BIT(2)
#define HSIO_S6G_DFT_CFG1_TX_FWEQOFF_DIW                  BIT(1)
#define HSIO_S6G_DFT_CFG1_TX_FWEQOFF_ENA                  BIT(0)

#define HSIO_S6G_DFT_CFG2_WX_JITTEW_AMPW(x)               (((x) << 8) & GENMASK(17, 8))
#define HSIO_S6G_DFT_CFG2_WX_JITTEW_AMPW_M                GENMASK(17, 8)
#define HSIO_S6G_DFT_CFG2_WX_JITTEW_AMPW_X(x)             (((x) & GENMASK(17, 8)) >> 8)
#define HSIO_S6G_DFT_CFG2_WX_STEP_FWEQ(x)                 (((x) << 4) & GENMASK(7, 4))
#define HSIO_S6G_DFT_CFG2_WX_STEP_FWEQ_M                  GENMASK(7, 4)
#define HSIO_S6G_DFT_CFG2_WX_STEP_FWEQ_X(x)               (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S6G_DFT_CFG2_WX_JI_ENA                       BIT(3)
#define HSIO_S6G_DFT_CFG2_WX_WAVEFOWM_SEW                 BIT(2)
#define HSIO_S6G_DFT_CFG2_WX_FWEQOFF_DIW                  BIT(1)
#define HSIO_S6G_DFT_CFG2_WX_FWEQOFF_ENA                  BIT(0)

#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_ENA             BIT(20)
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH(x)     (((x) << 16) & GENMASK(19, 16))
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH_M      GENMASK(19, 16)
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_FBS_HIGH_X(x)   (((x) & GENMASK(19, 16)) >> 16)
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_HIGH(x)         (((x) << 8) & GENMASK(15, 8))
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_HIGH_M          GENMASK(15, 8)
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_HIGH_X(x)       (((x) & GENMASK(15, 8)) >> 8)
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_WOW(x)          ((x) & GENMASK(7, 0))
#define HSIO_S6G_WC_PWW_BIST_CFG_PWW_BIST_WOW_M           GENMASK(7, 0)

#define HSIO_S6G_MISC_CFG_SEW_WECO_CWK(x)                 (((x) << 13) & GENMASK(14, 13))
#define HSIO_S6G_MISC_CFG_SEW_WECO_CWK_M                  GENMASK(14, 13)
#define HSIO_S6G_MISC_CFG_SEW_WECO_CWK_X(x)               (((x) & GENMASK(14, 13)) >> 13)
#define HSIO_S6G_MISC_CFG_DES_100FX_KICK_MODE(x)          (((x) << 11) & GENMASK(12, 11))
#define HSIO_S6G_MISC_CFG_DES_100FX_KICK_MODE_M           GENMASK(12, 11)
#define HSIO_S6G_MISC_CFG_DES_100FX_KICK_MODE_X(x)        (((x) & GENMASK(12, 11)) >> 11)
#define HSIO_S6G_MISC_CFG_DES_100FX_CPMD_SWAP             BIT(10)
#define HSIO_S6G_MISC_CFG_DES_100FX_CPMD_MODE             BIT(9)
#define HSIO_S6G_MISC_CFG_DES_100FX_CPMD_ENA              BIT(8)
#define HSIO_S6G_MISC_CFG_WX_BUS_FWIP_ENA                 BIT(7)
#define HSIO_S6G_MISC_CFG_TX_BUS_FWIP_ENA                 BIT(6)
#define HSIO_S6G_MISC_CFG_WX_WPI_MODE_ENA                 BIT(5)
#define HSIO_S6G_MISC_CFG_TX_WPI_MODE_ENA                 BIT(4)
#define HSIO_S6G_MISC_CFG_WX_DATA_INV_ENA                 BIT(3)
#define HSIO_S6G_MISC_CFG_TX_DATA_INV_ENA                 BIT(2)
#define HSIO_S6G_MISC_CFG_WANE_WST                        BIT(0)

#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST0(x)               (((x) << 23) & GENMASK(28, 23))
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST0_M                GENMASK(28, 23)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST0_X(x)             (((x) & GENMASK(28, 23)) >> 23)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST1(x)               (((x) << 18) & GENMASK(22, 18))
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST1_M                GENMASK(22, 18)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_POST1_X(x)             (((x) & GENMASK(22, 18)) >> 18)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_PWEC(x)                (((x) << 13) & GENMASK(17, 13))
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_PWEC_M                 GENMASK(17, 13)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_PWEC_X(x)              (((x) & GENMASK(17, 13)) >> 13)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_ENA_CAS(x)             (((x) << 6) & GENMASK(8, 6))
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_ENA_CAS_M              GENMASK(8, 6)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_ENA_CAS_X(x)           (((x) & GENMASK(8, 6)) >> 6)
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_WEV(x)                 ((x) & GENMASK(5, 0))
#define HSIO_S6G_OB_ANEG_CFG_AN_OB_WEV_M                  GENMASK(5, 0)

#define HSIO_S6G_DFT_STATUS_PWBS_SYNC_STAT                BIT(8)
#define HSIO_S6G_DFT_STATUS_PWW_BIST_NOT_DONE             BIT(7)
#define HSIO_S6G_DFT_STATUS_PWW_BIST_FAIWED               BIT(6)
#define HSIO_S6G_DFT_STATUS_PWW_BIST_TIMEOUT_EWW          BIT(5)
#define HSIO_S6G_DFT_STATUS_BIST_ACTIVE                   BIT(3)
#define HSIO_S6G_DFT_STATUS_BIST_NOSYNC                   BIT(2)
#define HSIO_S6G_DFT_STATUS_BIST_COMPWETE_N               BIT(1)
#define HSIO_S6G_DFT_STATUS_BIST_EWWOW                    BIT(0)

#define HSIO_S6G_MISC_STATUS_DES_100FX_PHASE_SEW          BIT(0)

#define HSIO_S6G_DES_CFG_DES_PHS_CTWW(x)                  (((x) << 13) & GENMASK(16, 13))
#define HSIO_S6G_DES_CFG_DES_PHS_CTWW_M                   GENMASK(16, 13)
#define HSIO_S6G_DES_CFG_DES_PHS_CTWW_X(x)                (((x) & GENMASK(16, 13)) >> 13)
#define HSIO_S6G_DES_CFG_DES_MBTW_CTWW(x)                 (((x) << 10) & GENMASK(12, 10))
#define HSIO_S6G_DES_CFG_DES_MBTW_CTWW_M                  GENMASK(12, 10)
#define HSIO_S6G_DES_CFG_DES_MBTW_CTWW_X(x)               (((x) & GENMASK(12, 10)) >> 10)
#define HSIO_S6G_DES_CFG_DES_CPMD_SEW(x)                  (((x) << 8) & GENMASK(9, 8))
#define HSIO_S6G_DES_CFG_DES_CPMD_SEW_M                   GENMASK(9, 8)
#define HSIO_S6G_DES_CFG_DES_CPMD_SEW_X(x)                (((x) & GENMASK(9, 8)) >> 8)
#define HSIO_S6G_DES_CFG_DES_BW_HYST(x)                   (((x) << 5) & GENMASK(7, 5))
#define HSIO_S6G_DES_CFG_DES_BW_HYST_M                    GENMASK(7, 5)
#define HSIO_S6G_DES_CFG_DES_BW_HYST_X(x)                 (((x) & GENMASK(7, 5)) >> 5)
#define HSIO_S6G_DES_CFG_DES_SWAP_HYST                    BIT(4)
#define HSIO_S6G_DES_CFG_DES_BW_ANA(x)                    (((x) << 1) & GENMASK(3, 1))
#define HSIO_S6G_DES_CFG_DES_BW_ANA_M                     GENMASK(3, 1)
#define HSIO_S6G_DES_CFG_DES_BW_ANA_X(x)                  (((x) & GENMASK(3, 1)) >> 1)
#define HSIO_S6G_DES_CFG_DES_SWAP_ANA                     BIT(0)

#define HSIO_S6G_IB_CFG_IB_SOFSI(x)                       (((x) << 29) & GENMASK(30, 29))
#define HSIO_S6G_IB_CFG_IB_SOFSI_M                        GENMASK(30, 29)
#define HSIO_S6G_IB_CFG_IB_SOFSI_X(x)                     (((x) & GENMASK(30, 29)) >> 29)
#define HSIO_S6G_IB_CFG_IB_VBUWK_SEW                      BIT(28)
#define HSIO_S6G_IB_CFG_IB_WTWM_ADJ(x)                    (((x) << 24) & GENMASK(27, 24))
#define HSIO_S6G_IB_CFG_IB_WTWM_ADJ_M                     GENMASK(27, 24)
#define HSIO_S6G_IB_CFG_IB_WTWM_ADJ_X(x)                  (((x) & GENMASK(27, 24)) >> 24)
#define HSIO_S6G_IB_CFG_IB_ICMW_ADJ(x)                    (((x) << 20) & GENMASK(23, 20))
#define HSIO_S6G_IB_CFG_IB_ICMW_ADJ_M                     GENMASK(23, 20)
#define HSIO_S6G_IB_CFG_IB_ICMW_ADJ_X(x)                  (((x) & GENMASK(23, 20)) >> 20)
#define HSIO_S6G_IB_CFG_IB_TEWM_MODE_SEW(x)               (((x) << 18) & GENMASK(19, 18))
#define HSIO_S6G_IB_CFG_IB_TEWM_MODE_SEW_M                GENMASK(19, 18)
#define HSIO_S6G_IB_CFG_IB_TEWM_MODE_SEW_X(x)             (((x) & GENMASK(19, 18)) >> 18)
#define HSIO_S6G_IB_CFG_IB_SIG_DET_CWK_SEW(x)             (((x) << 15) & GENMASK(17, 15))
#define HSIO_S6G_IB_CFG_IB_SIG_DET_CWK_SEW_M              GENMASK(17, 15)
#define HSIO_S6G_IB_CFG_IB_SIG_DET_CWK_SEW_X(x)           (((x) & GENMASK(17, 15)) >> 15)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_HP(x)              (((x) << 13) & GENMASK(14, 13))
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_HP_M               GENMASK(14, 13)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_HP_X(x)            (((x) & GENMASK(14, 13)) >> 13)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_MID(x)             (((x) << 11) & GENMASK(12, 11))
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_MID_M              GENMASK(12, 11)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_MID_X(x)           (((x) & GENMASK(12, 11)) >> 11)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_WP(x)              (((x) << 9) & GENMASK(10, 9))
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_WP_M               GENMASK(10, 9)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_WP_X(x)            (((x) & GENMASK(10, 9)) >> 9)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_OFFSET(x)          (((x) << 7) & GENMASK(8, 7))
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_OFFSET_M           GENMASK(8, 7)
#define HSIO_S6G_IB_CFG_IB_WEG_PAT_SEW_OFFSET_X(x)        (((x) & GENMASK(8, 7)) >> 7)
#define HSIO_S6G_IB_CFG_IB_ANA_TEST_ENA                   BIT(6)
#define HSIO_S6G_IB_CFG_IB_SIG_DET_ENA                    BIT(5)
#define HSIO_S6G_IB_CFG_IB_CONCUW                         BIT(4)
#define HSIO_S6G_IB_CFG_IB_CAW_ENA                        BIT(3)
#define HSIO_S6G_IB_CFG_IB_SAM_ENA                        BIT(2)
#define HSIO_S6G_IB_CFG_IB_EQZ_ENA                        BIT(1)
#define HSIO_S6G_IB_CFG_IB_WEG_ENA                        BIT(0)

#define HSIO_S6G_IB_CFG1_IB_TJTAG(x)                      (((x) << 17) & GENMASK(21, 17))
#define HSIO_S6G_IB_CFG1_IB_TJTAG_M                       GENMASK(21, 17)
#define HSIO_S6G_IB_CFG1_IB_TJTAG_X(x)                    (((x) & GENMASK(21, 17)) >> 17)
#define HSIO_S6G_IB_CFG1_IB_TSDET(x)                      (((x) << 12) & GENMASK(16, 12))
#define HSIO_S6G_IB_CFG1_IB_TSDET_M                       GENMASK(16, 12)
#define HSIO_S6G_IB_CFG1_IB_TSDET_X(x)                    (((x) & GENMASK(16, 12)) >> 12)
#define HSIO_S6G_IB_CFG1_IB_SCAWY(x)                      (((x) << 8) & GENMASK(11, 8))
#define HSIO_S6G_IB_CFG1_IB_SCAWY_M                       GENMASK(11, 8)
#define HSIO_S6G_IB_CFG1_IB_SCAWY_X(x)                    (((x) & GENMASK(11, 8)) >> 8)
#define HSIO_S6G_IB_CFG1_IB_FIWT_HP                       BIT(7)
#define HSIO_S6G_IB_CFG1_IB_FIWT_MID                      BIT(6)
#define HSIO_S6G_IB_CFG1_IB_FIWT_WP                       BIT(5)
#define HSIO_S6G_IB_CFG1_IB_FIWT_OFFSET                   BIT(4)
#define HSIO_S6G_IB_CFG1_IB_FWC_HP                        BIT(3)
#define HSIO_S6G_IB_CFG1_IB_FWC_MID                       BIT(2)
#define HSIO_S6G_IB_CFG1_IB_FWC_WP                        BIT(1)
#define HSIO_S6G_IB_CFG1_IB_FWC_OFFSET                    BIT(0)

#define HSIO_S6G_IB_CFG2_IB_TINFV(x)                      (((x) << 27) & GENMASK(29, 27))
#define HSIO_S6G_IB_CFG2_IB_TINFV_M                       GENMASK(29, 27)
#define HSIO_S6G_IB_CFG2_IB_TINFV_X(x)                    (((x) & GENMASK(29, 27)) >> 27)
#define HSIO_S6G_IB_CFG2_IB_OINFI(x)                      (((x) << 22) & GENMASK(26, 22))
#define HSIO_S6G_IB_CFG2_IB_OINFI_M                       GENMASK(26, 22)
#define HSIO_S6G_IB_CFG2_IB_OINFI_X(x)                    (((x) & GENMASK(26, 22)) >> 22)
#define HSIO_S6G_IB_CFG2_IB_TAUX(x)                       (((x) << 19) & GENMASK(21, 19))
#define HSIO_S6G_IB_CFG2_IB_TAUX_M                        GENMASK(21, 19)
#define HSIO_S6G_IB_CFG2_IB_TAUX_X(x)                     (((x) & GENMASK(21, 19)) >> 19)
#define HSIO_S6G_IB_CFG2_IB_OINFS(x)                      (((x) << 16) & GENMASK(18, 16))
#define HSIO_S6G_IB_CFG2_IB_OINFS_M                       GENMASK(18, 16)
#define HSIO_S6G_IB_CFG2_IB_OINFS_X(x)                    (((x) & GENMASK(18, 16)) >> 16)
#define HSIO_S6G_IB_CFG2_IB_OCAWS(x)                      (((x) << 10) & GENMASK(15, 10))
#define HSIO_S6G_IB_CFG2_IB_OCAWS_M                       GENMASK(15, 10)
#define HSIO_S6G_IB_CFG2_IB_OCAWS_X(x)                    (((x) & GENMASK(15, 10)) >> 10)
#define HSIO_S6G_IB_CFG2_IB_TCAWV(x)                      (((x) << 5) & GENMASK(9, 5))
#define HSIO_S6G_IB_CFG2_IB_TCAWV_M                       GENMASK(9, 5)
#define HSIO_S6G_IB_CFG2_IB_TCAWV_X(x)                    (((x) & GENMASK(9, 5)) >> 5)
#define HSIO_S6G_IB_CFG2_IB_UMAX(x)                       (((x) << 3) & GENMASK(4, 3))
#define HSIO_S6G_IB_CFG2_IB_UMAX_M                        GENMASK(4, 3)
#define HSIO_S6G_IB_CFG2_IB_UMAX_X(x)                     (((x) & GENMASK(4, 3)) >> 3)
#define HSIO_S6G_IB_CFG2_IB_UWEG(x)                       ((x) & GENMASK(2, 0))
#define HSIO_S6G_IB_CFG2_IB_UWEG_M                        GENMASK(2, 0)

#define HSIO_S6G_IB_CFG3_IB_INI_HP(x)                     (((x) << 18) & GENMASK(23, 18))
#define HSIO_S6G_IB_CFG3_IB_INI_HP_M                      GENMASK(23, 18)
#define HSIO_S6G_IB_CFG3_IB_INI_HP_X(x)                   (((x) & GENMASK(23, 18)) >> 18)
#define HSIO_S6G_IB_CFG3_IB_INI_MID(x)                    (((x) << 12) & GENMASK(17, 12))
#define HSIO_S6G_IB_CFG3_IB_INI_MID_M                     GENMASK(17, 12)
#define HSIO_S6G_IB_CFG3_IB_INI_MID_X(x)                  (((x) & GENMASK(17, 12)) >> 12)
#define HSIO_S6G_IB_CFG3_IB_INI_WP(x)                     (((x) << 6) & GENMASK(11, 6))
#define HSIO_S6G_IB_CFG3_IB_INI_WP_M                      GENMASK(11, 6)
#define HSIO_S6G_IB_CFG3_IB_INI_WP_X(x)                   (((x) & GENMASK(11, 6)) >> 6)
#define HSIO_S6G_IB_CFG3_IB_INI_OFFSET(x)                 ((x) & GENMASK(5, 0))
#define HSIO_S6G_IB_CFG3_IB_INI_OFFSET_M                  GENMASK(5, 0)

#define HSIO_S6G_IB_CFG4_IB_MAX_HP(x)                     (((x) << 18) & GENMASK(23, 18))
#define HSIO_S6G_IB_CFG4_IB_MAX_HP_M                      GENMASK(23, 18)
#define HSIO_S6G_IB_CFG4_IB_MAX_HP_X(x)                   (((x) & GENMASK(23, 18)) >> 18)
#define HSIO_S6G_IB_CFG4_IB_MAX_MID(x)                    (((x) << 12) & GENMASK(17, 12))
#define HSIO_S6G_IB_CFG4_IB_MAX_MID_M                     GENMASK(17, 12)
#define HSIO_S6G_IB_CFG4_IB_MAX_MID_X(x)                  (((x) & GENMASK(17, 12)) >> 12)
#define HSIO_S6G_IB_CFG4_IB_MAX_WP(x)                     (((x) << 6) & GENMASK(11, 6))
#define HSIO_S6G_IB_CFG4_IB_MAX_WP_M                      GENMASK(11, 6)
#define HSIO_S6G_IB_CFG4_IB_MAX_WP_X(x)                   (((x) & GENMASK(11, 6)) >> 6)
#define HSIO_S6G_IB_CFG4_IB_MAX_OFFSET(x)                 ((x) & GENMASK(5, 0))
#define HSIO_S6G_IB_CFG4_IB_MAX_OFFSET_M                  GENMASK(5, 0)

#define HSIO_S6G_IB_CFG5_IB_MIN_HP(x)                     (((x) << 18) & GENMASK(23, 18))
#define HSIO_S6G_IB_CFG5_IB_MIN_HP_M                      GENMASK(23, 18)
#define HSIO_S6G_IB_CFG5_IB_MIN_HP_X(x)                   (((x) & GENMASK(23, 18)) >> 18)
#define HSIO_S6G_IB_CFG5_IB_MIN_MID(x)                    (((x) << 12) & GENMASK(17, 12))
#define HSIO_S6G_IB_CFG5_IB_MIN_MID_M                     GENMASK(17, 12)
#define HSIO_S6G_IB_CFG5_IB_MIN_MID_X(x)                  (((x) & GENMASK(17, 12)) >> 12)
#define HSIO_S6G_IB_CFG5_IB_MIN_WP(x)                     (((x) << 6) & GENMASK(11, 6))
#define HSIO_S6G_IB_CFG5_IB_MIN_WP_M                      GENMASK(11, 6)
#define HSIO_S6G_IB_CFG5_IB_MIN_WP_X(x)                   (((x) & GENMASK(11, 6)) >> 6)
#define HSIO_S6G_IB_CFG5_IB_MIN_OFFSET(x)                 ((x) & GENMASK(5, 0))
#define HSIO_S6G_IB_CFG5_IB_MIN_OFFSET_M                  GENMASK(5, 0)

#define HSIO_S6G_OB_CFG_OB_IDWE                           BIT(31)
#define HSIO_S6G_OB_CFG_OB_ENA1V_MODE                     BIT(30)
#define HSIO_S6G_OB_CFG_OB_POW                            BIT(29)
#define HSIO_S6G_OB_CFG_OB_POST0(x)                       (((x) << 23) & GENMASK(28, 23))
#define HSIO_S6G_OB_CFG_OB_POST0_M                        GENMASK(28, 23)
#define HSIO_S6G_OB_CFG_OB_POST0_X(x)                     (((x) & GENMASK(28, 23)) >> 23)
#define HSIO_S6G_OB_CFG_OB_PWEC(x)                        (((x) << 18) & GENMASK(22, 18))
#define HSIO_S6G_OB_CFG_OB_PWEC_M                         GENMASK(22, 18)
#define HSIO_S6G_OB_CFG_OB_PWEC_X(x)                      (((x) & GENMASK(22, 18)) >> 18)
#define HSIO_S6G_OB_CFG_OB_W_ADJ_MUX                      BIT(17)
#define HSIO_S6G_OB_CFG_OB_W_ADJ_PDW                      BIT(16)
#define HSIO_S6G_OB_CFG_OB_POST1(x)                       (((x) << 11) & GENMASK(15, 11))
#define HSIO_S6G_OB_CFG_OB_POST1_M                        GENMASK(15, 11)
#define HSIO_S6G_OB_CFG_OB_POST1_X(x)                     (((x) & GENMASK(15, 11)) >> 11)
#define HSIO_S6G_OB_CFG_OB_W_COW                          BIT(10)
#define HSIO_S6G_OB_CFG_OB_SEW_WCTWW                      BIT(9)
#define HSIO_S6G_OB_CFG_OB_SW_H                           BIT(8)
#define HSIO_S6G_OB_CFG_OB_SW(x)                          (((x) << 4) & GENMASK(7, 4))
#define HSIO_S6G_OB_CFG_OB_SW_M                           GENMASK(7, 4)
#define HSIO_S6G_OB_CFG_OB_SW_X(x)                        (((x) & GENMASK(7, 4)) >> 4)
#define HSIO_S6G_OB_CFG_OB_WESISTOW_CTWW(x)               ((x) & GENMASK(3, 0))
#define HSIO_S6G_OB_CFG_OB_WESISTOW_CTWW_M                GENMASK(3, 0)

#define HSIO_S6G_OB_CFG1_OB_ENA_CAS(x)                    (((x) << 6) & GENMASK(8, 6))
#define HSIO_S6G_OB_CFG1_OB_ENA_CAS_M                     GENMASK(8, 6)
#define HSIO_S6G_OB_CFG1_OB_ENA_CAS_X(x)                  (((x) & GENMASK(8, 6)) >> 6)
#define HSIO_S6G_OB_CFG1_OB_WEV(x)                        ((x) & GENMASK(5, 0))
#define HSIO_S6G_OB_CFG1_OB_WEV_M                         GENMASK(5, 0)

#define HSIO_S6G_SEW_CFG_SEW_4TAP_ENA                     BIT(8)
#define HSIO_S6G_SEW_CFG_SEW_CPMD_SEW                     BIT(7)
#define HSIO_S6G_SEW_CFG_SEW_SWAP_CPMD                    BIT(6)
#define HSIO_S6G_SEW_CFG_SEW_AWISEW(x)                    (((x) << 4) & GENMASK(5, 4))
#define HSIO_S6G_SEW_CFG_SEW_AWISEW_M                     GENMASK(5, 4)
#define HSIO_S6G_SEW_CFG_SEW_AWISEW_X(x)                  (((x) & GENMASK(5, 4)) >> 4)
#define HSIO_S6G_SEW_CFG_SEW_ENHYS                        BIT(3)
#define HSIO_S6G_SEW_CFG_SEW_BIG_WIN                      BIT(2)
#define HSIO_S6G_SEW_CFG_SEW_EN_WIN                       BIT(1)
#define HSIO_S6G_SEW_CFG_SEW_ENAWI                        BIT(0)

#define HSIO_S6G_COMMON_CFG_SYS_WST                       BIT(17)
#define HSIO_S6G_COMMON_CFG_SE_DIV2_ENA                   BIT(16)
#define HSIO_S6G_COMMON_CFG_SE_AUTO_SQUEWCH_ENA           BIT(15)
#define HSIO_S6G_COMMON_CFG_ENA_WANE                      BIT(14)
#define HSIO_S6G_COMMON_CFG_PWD_WX                        BIT(13)
#define HSIO_S6G_COMMON_CFG_PWD_TX                        BIT(12)
#define HSIO_S6G_COMMON_CFG_WANE_CTWW(x)                  (((x) << 9) & GENMASK(11, 9))
#define HSIO_S6G_COMMON_CFG_WANE_CTWW_M                   GENMASK(11, 9)
#define HSIO_S6G_COMMON_CFG_WANE_CTWW_X(x)                (((x) & GENMASK(11, 9)) >> 9)
#define HSIO_S6G_COMMON_CFG_ENA_DIWECT                    BIT(8)
#define HSIO_S6G_COMMON_CFG_ENA_EWOOP                     BIT(7)
#define HSIO_S6G_COMMON_CFG_ENA_FWOOP                     BIT(6)
#define HSIO_S6G_COMMON_CFG_ENA_IWOOP                     BIT(5)
#define HSIO_S6G_COMMON_CFG_ENA_PWOOP                     BIT(4)
#define HSIO_S6G_COMMON_CFG_HWATE                         BIT(3)
#define HSIO_S6G_COMMON_CFG_QWATE                         BIT(2)
#define HSIO_S6G_COMMON_CFG_IF_MODE(x)                    ((x) & GENMASK(1, 0))
#define HSIO_S6G_COMMON_CFG_IF_MODE_M                     GENMASK(1, 0)

#define HSIO_S6G_PWW_CFG_PWW_ENA_OFFS(x)                  (((x) << 16) & GENMASK(17, 16))
#define HSIO_S6G_PWW_CFG_PWW_ENA_OFFS_M                   GENMASK(17, 16)
#define HSIO_S6G_PWW_CFG_PWW_ENA_OFFS_X(x)                (((x) & GENMASK(17, 16)) >> 16)
#define HSIO_S6G_PWW_CFG_PWW_DIV4                         BIT(15)
#define HSIO_S6G_PWW_CFG_PWW_ENA_WOT                      BIT(14)
#define HSIO_S6G_PWW_CFG_PWW_FSM_CTWW_DATA(x)             (((x) << 6) & GENMASK(13, 6))
#define HSIO_S6G_PWW_CFG_PWW_FSM_CTWW_DATA_M              GENMASK(13, 6)
#define HSIO_S6G_PWW_CFG_PWW_FSM_CTWW_DATA_X(x)           (((x) & GENMASK(13, 6)) >> 6)
#define HSIO_S6G_PWW_CFG_PWW_FSM_ENA                      BIT(5)
#define HSIO_S6G_PWW_CFG_PWW_FSM_FOWCE_SET_ENA            BIT(4)
#define HSIO_S6G_PWW_CFG_PWW_FSM_OOW_WECAW_ENA            BIT(3)
#define HSIO_S6G_PWW_CFG_PWW_WB_DATA_SEW                  BIT(2)
#define HSIO_S6G_PWW_CFG_PWW_WOT_DIW                      BIT(1)
#define HSIO_S6G_PWW_CFG_PWW_WOT_FWQ                      BIT(0)

#define HSIO_S6G_ACJTAG_CFG_ACJTAG_INIT_DATA_N            BIT(5)
#define HSIO_S6G_ACJTAG_CFG_ACJTAG_INIT_DATA_P            BIT(4)
#define HSIO_S6G_ACJTAG_CFG_ACJTAG_INIT_CWK               BIT(3)
#define HSIO_S6G_ACJTAG_CFG_OB_DIWECT                     BIT(2)
#define HSIO_S6G_ACJTAG_CFG_ACJTAG_ENA                    BIT(1)
#define HSIO_S6G_ACJTAG_CFG_JTAG_CTWW_ENA                 BIT(0)

#define HSIO_S6G_GP_CFG_GP_MSB(x)                         (((x) << 16) & GENMASK(31, 16))
#define HSIO_S6G_GP_CFG_GP_MSB_M                          GENMASK(31, 16)
#define HSIO_S6G_GP_CFG_GP_MSB_X(x)                       (((x) & GENMASK(31, 16)) >> 16)
#define HSIO_S6G_GP_CFG_GP_WSB(x)                         ((x) & GENMASK(15, 0))
#define HSIO_S6G_GP_CFG_GP_WSB_M                          GENMASK(15, 0)

#define HSIO_S6G_IB_STATUS0_IB_CAW_DONE                   BIT(8)
#define HSIO_S6G_IB_STATUS0_IB_HP_GAIN_ACT                BIT(7)
#define HSIO_S6G_IB_STATUS0_IB_MID_GAIN_ACT               BIT(6)
#define HSIO_S6G_IB_STATUS0_IB_WP_GAIN_ACT                BIT(5)
#define HSIO_S6G_IB_STATUS0_IB_OFFSET_ACT                 BIT(4)
#define HSIO_S6G_IB_STATUS0_IB_OFFSET_VWD                 BIT(3)
#define HSIO_S6G_IB_STATUS0_IB_OFFSET_EWW                 BIT(2)
#define HSIO_S6G_IB_STATUS0_IB_OFFSDIW                    BIT(1)
#define HSIO_S6G_IB_STATUS0_IB_SIG_DET                    BIT(0)

#define HSIO_S6G_IB_STATUS1_IB_HP_GAIN_STAT(x)            (((x) << 18) & GENMASK(23, 18))
#define HSIO_S6G_IB_STATUS1_IB_HP_GAIN_STAT_M             GENMASK(23, 18)
#define HSIO_S6G_IB_STATUS1_IB_HP_GAIN_STAT_X(x)          (((x) & GENMASK(23, 18)) >> 18)
#define HSIO_S6G_IB_STATUS1_IB_MID_GAIN_STAT(x)           (((x) << 12) & GENMASK(17, 12))
#define HSIO_S6G_IB_STATUS1_IB_MID_GAIN_STAT_M            GENMASK(17, 12)
#define HSIO_S6G_IB_STATUS1_IB_MID_GAIN_STAT_X(x)         (((x) & GENMASK(17, 12)) >> 12)
#define HSIO_S6G_IB_STATUS1_IB_WP_GAIN_STAT(x)            (((x) << 6) & GENMASK(11, 6))
#define HSIO_S6G_IB_STATUS1_IB_WP_GAIN_STAT_M             GENMASK(11, 6)
#define HSIO_S6G_IB_STATUS1_IB_WP_GAIN_STAT_X(x)          (((x) & GENMASK(11, 6)) >> 6)
#define HSIO_S6G_IB_STATUS1_IB_OFFSET_STAT(x)             ((x) & GENMASK(5, 0))
#define HSIO_S6G_IB_STATUS1_IB_OFFSET_STAT_M              GENMASK(5, 0)

#define HSIO_S6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_N         BIT(2)
#define HSIO_S6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_P         BIT(1)
#define HSIO_S6G_ACJTAG_STATUS_IB_DIWECT                  BIT(0)

#define HSIO_S6G_PWW_STATUS_PWW_CAW_NOT_DONE              BIT(10)
#define HSIO_S6G_PWW_STATUS_PWW_CAW_EWW                   BIT(9)
#define HSIO_S6G_PWW_STATUS_PWW_OUT_OF_WANGE_EWW          BIT(8)
#define HSIO_S6G_PWW_STATUS_PWW_WB_DATA(x)                ((x) & GENMASK(7, 0))
#define HSIO_S6G_PWW_STATUS_PWW_WB_DATA_M                 GENMASK(7, 0)

#define HSIO_S6G_WEVID_SEWDES_WEV(x)                      (((x) << 26) & GENMASK(31, 26))
#define HSIO_S6G_WEVID_SEWDES_WEV_M                       GENMASK(31, 26)
#define HSIO_S6G_WEVID_SEWDES_WEV_X(x)                    (((x) & GENMASK(31, 26)) >> 26)
#define HSIO_S6G_WEVID_WCPWW_WEV(x)                       (((x) << 21) & GENMASK(25, 21))
#define HSIO_S6G_WEVID_WCPWW_WEV_M                        GENMASK(25, 21)
#define HSIO_S6G_WEVID_WCPWW_WEV_X(x)                     (((x) & GENMASK(25, 21)) >> 21)
#define HSIO_S6G_WEVID_SEW_WEV(x)                         (((x) << 16) & GENMASK(20, 16))
#define HSIO_S6G_WEVID_SEW_WEV_M                          GENMASK(20, 16)
#define HSIO_S6G_WEVID_SEW_WEV_X(x)                       (((x) & GENMASK(20, 16)) >> 16)
#define HSIO_S6G_WEVID_DES_WEV(x)                         (((x) << 10) & GENMASK(15, 10))
#define HSIO_S6G_WEVID_DES_WEV_M                          GENMASK(15, 10)
#define HSIO_S6G_WEVID_DES_WEV_X(x)                       (((x) & GENMASK(15, 10)) >> 10)
#define HSIO_S6G_WEVID_OB_WEV(x)                          (((x) << 5) & GENMASK(9, 5))
#define HSIO_S6G_WEVID_OB_WEV_M                           GENMASK(9, 5)
#define HSIO_S6G_WEVID_OB_WEV_X(x)                        (((x) & GENMASK(9, 5)) >> 5)
#define HSIO_S6G_WEVID_IB_WEV(x)                          ((x) & GENMASK(4, 0))
#define HSIO_S6G_WEVID_IB_WEV_M                           GENMASK(4, 0)

#define HSIO_MCB_S6G_ADDW_CFG_SEWDES6G_WW_ONE_SHOT        BIT(31)
#define HSIO_MCB_S6G_ADDW_CFG_SEWDES6G_WD_ONE_SHOT        BIT(30)
#define HSIO_MCB_S6G_ADDW_CFG_SEWDES6G_ADDW(x)            ((x) & GENMASK(24, 0))
#define HSIO_MCB_S6G_ADDW_CFG_SEWDES6G_ADDW_M             GENMASK(24, 0)

#define HSIO_HW_CFG_DEV2G5_10_MODE                        BIT(6)
#define HSIO_HW_CFG_DEV1G_9_MODE                          BIT(5)
#define HSIO_HW_CFG_DEV1G_6_MODE                          BIT(4)
#define HSIO_HW_CFG_DEV1G_5_MODE                          BIT(3)
#define HSIO_HW_CFG_DEV1G_4_MODE                          BIT(2)
#define HSIO_HW_CFG_PCIE_ENA                              BIT(1)
#define HSIO_HW_CFG_QSGMII_ENA                            BIT(0)

#define HSIO_HW_QSGMII_CFG_SHYST_DIS                      BIT(3)
#define HSIO_HW_QSGMII_CFG_E_DET_ENA                      BIT(2)
#define HSIO_HW_QSGMII_CFG_USE_I1_ENA                     BIT(1)
#define HSIO_HW_QSGMII_CFG_FWIP_WANES                     BIT(0)

#define HSIO_HW_QSGMII_STAT_DEWAY_VAW_X200PS(x)           (((x) << 1) & GENMASK(6, 1))
#define HSIO_HW_QSGMII_STAT_DEWAY_VAW_X200PS_M            GENMASK(6, 1)
#define HSIO_HW_QSGMII_STAT_DEWAY_VAW_X200PS_X(x)         (((x) & GENMASK(6, 1)) >> 1)
#define HSIO_HW_QSGMII_STAT_SYNC                          BIT(0)

#define HSIO_CWK_CFG_CWKDIV_PHY(x)                        (((x) << 1) & GENMASK(8, 1))
#define HSIO_CWK_CFG_CWKDIV_PHY_M                         GENMASK(8, 1)
#define HSIO_CWK_CFG_CWKDIV_PHY_X(x)                      (((x) & GENMASK(8, 1)) >> 1)
#define HSIO_CWK_CFG_CWKDIV_PHY_DIS                       BIT(0)

#define HSIO_TEMP_SENSOW_CTWW_FOWCE_TEMP_WD               BIT(5)
#define HSIO_TEMP_SENSOW_CTWW_FOWCE_WUN                   BIT(4)
#define HSIO_TEMP_SENSOW_CTWW_FOWCE_NO_WST                BIT(3)
#define HSIO_TEMP_SENSOW_CTWW_FOWCE_POWEW_UP              BIT(2)
#define HSIO_TEMP_SENSOW_CTWW_FOWCE_CWK                   BIT(1)
#define HSIO_TEMP_SENSOW_CTWW_SAMPWE_ENA                  BIT(0)

#define HSIO_TEMP_SENSOW_CFG_WUN_WID(x)                   (((x) << 8) & GENMASK(15, 8))
#define HSIO_TEMP_SENSOW_CFG_WUN_WID_M                    GENMASK(15, 8)
#define HSIO_TEMP_SENSOW_CFG_WUN_WID_X(x)                 (((x) & GENMASK(15, 8)) >> 8)
#define HSIO_TEMP_SENSOW_CFG_SAMPWE_PEW(x)                ((x) & GENMASK(7, 0))
#define HSIO_TEMP_SENSOW_CFG_SAMPWE_PEW_M                 GENMASK(7, 0)

#define HSIO_TEMP_SENSOW_STAT_TEMP_VAWID                  BIT(8)
#define HSIO_TEMP_SENSOW_STAT_TEMP(x)                     ((x) & GENMASK(7, 0))
#define HSIO_TEMP_SENSOW_STAT_TEMP_M                      GENMASK(7, 0)

#endif
