--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programming\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml ram.twx ram.ncd -o ram.twr ram.pcf

Design file:              ram.ncd
Physical constraint file: ram.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_a
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
addr_a<0>   |   -0.432(R)|      FAST  |    2.814(R)|      SLOW  |clk_a_BUFGP       |   0.000|
addr_a<1>   |   -0.294(R)|      FAST  |    2.710(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<0>     |   -0.424(R)|      FAST  |    2.502(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<1>     |   -0.395(R)|      FAST  |    2.507(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<2>     |   -0.428(R)|      FAST  |    2.559(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<3>     |   -0.472(R)|      FAST  |    2.601(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<4>     |   -0.499(R)|      FAST  |    2.629(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<5>     |   -0.460(R)|      FAST  |    2.585(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<6>     |   -0.254(R)|      FAST  |    2.489(R)|      SLOW  |clk_a_BUFGP       |   0.000|
d_in<7>     |   -0.468(R)|      FAST  |    2.746(R)|      SLOW  |clk_a_BUFGP       |   0.000|
w_en        |   -0.285(R)|      FAST  |    2.434(R)|      SLOW  |clk_a_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_b
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
addr_b<0>   |    0.563(R)|      FAST  |    1.507(R)|      SLOW  |clk_b_BUFGP       |   0.000|
addr_b<1>   |    0.676(R)|      FAST  |    1.562(R)|      SLOW  |clk_b_BUFGP       |   0.000|
r_en        |   -0.235(R)|      FAST  |    3.044(R)|      SLOW  |clk_b_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_b to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
d_out<0>    |         6.358(R)|      SLOW  |         2.773(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<1>    |         6.385(R)|      SLOW  |         2.802(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<2>    |         6.363(R)|      SLOW  |         2.777(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<3>    |         6.380(R)|      SLOW  |         2.799(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<4>    |         6.381(R)|      SLOW  |         2.800(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<5>    |         6.386(R)|      SLOW  |         2.804(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<6>    |         6.377(R)|      SLOW  |         2.795(R)|      FAST  |clk_b_BUFGP       |   0.000|
d_out<7>    |         6.383(R)|      SLOW  |         2.802(R)|      FAST  |clk_b_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_a          |    2.680|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 18 16:20:42 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



