{"vcs1":{"timestamp_begin":1739360226.345871150, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739360226.686547332, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739360227.000133449, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739360226.113899130}
{"VCS_COMP_START_TIME": 1739360226.113899130}
{"VCS_COMP_END_TIME": 1739360227.221625707}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265556}}
{"vcselab": {"peak_mem": 150344}}
