
PhaseMeter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000734  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006c0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800100  00800100  00000734  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000734  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000764  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000038  00000000  00000000  000007a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000999  00000000  00000000  000007dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000068f  00000000  00000000  00001175  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000508  00000000  00000000  00001804  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000c8  00000000  00000000  00001d0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005f6  00000000  00000000  00001dd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000195  00000000  00000000  000023ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000028  00000000  00000000  0000255f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 13 02 	jmp	0x426	; 0x426 <__vector_4>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 ab 01 	jmp	0x356	; 0x356 <__vector_14>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	ad 31       	cpi	r26, 0x1D	; 29
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <main>
  88:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <Initialize>:
/************************************************************************/
/* IMPLEMENTATION                                                       */
/************************************************************************/

void Initialize()
{
  90:	cf 93       	push	r28
  92:	df 93       	push	r29
  94:	1f 92       	push	r1
  96:	cd b7       	in	r28, 0x3d	; 61
  98:	de b7       	in	r29, 0x3e	; 62
    unsigned char temp;
    
    /* Initialize channel states */
    channelStateA = ST_START_A;
  9a:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <channelStateA>
    channelStateB = ST_START_B;
  9e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <channelStateB>
    channelStateC = ST_START_C;
  a2:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <channelStateC>

    curPinStateA = ST_PIN_00_A;
  a6:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <curPinStateA>
    curPinStateB = ST_PIN_00_B;
  aa:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
    curPinStateC = ST_PIN_00_C;
  ae:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <curPinStateC>

    nextPinStateA = ST_PIN_00_A;
  b2:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <nextPinStateA>
    nextPinStateB = ST_PIN_00_B;
  b6:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <nextPinStateB>
    nextPinStateC = ST_PIN_00_C;
  ba:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <nextPinStateC>

    diffA = 0;
  be:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <diffA+0x1>
  c2:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <diffA>
    diffB = 0;
  c6:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <diffB+0x1>
  ca:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <diffB>
    diffC = 0;
  ce:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <diffC+0x1>
  d2:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <diffC>
    
    /* Difference values that are ready for output calculations */
    fixedDiffA = 0;
  d6:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <fixedDiffA+0x1>
  da:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <fixedDiffA>
    fixedDiffB = 0;
  de:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <fixedDiffB+0x1>
  e2:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <fixedDiffB>
    fixedDiffC = 0;
  e6:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <fixedDiffC+0x1>
  ea:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <fixedDiffC>

    powerPeriod = 20000; // mks
  ee:	80 e2       	ldi	r24, 0x20	; 32
  f0:	9e e4       	ldi	r25, 0x4E	; 78
  f2:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <powerPeriod+0x1>
  f6:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <powerPeriod>

    /* Enable A,B and C channel pins as inputs */
    DDRC = 0;
  fa:	87 e2       	ldi	r24, 0x27	; 39
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	fc 01       	movw	r30, r24
 100:	10 82       	st	Z, r1
    
    /* Disable pull-ups */
    PORTC = 0;
 102:	88 e2       	ldi	r24, 0x28	; 40
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	fc 01       	movw	r30, r24
 108:	10 82       	st	Z, r1

    /* Enable toggle interrupts on PC0 -- PC7 (PCINT8..PCINT14) */
    PCICR = (1 << PCIE1);   
 10a:	88 e6       	ldi	r24, 0x68	; 104
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	fc 01       	movw	r30, r24
 112:	20 83       	st	Z, r18
    PCMSK1 = (1 << PCINT8) | (1 <<PCINT9) | (1 <<PCINT10) | (1 <<PCINT11) | (1 <<PCINT12) | (1 <<PCINT13);
 114:	8c e6       	ldi	r24, 0x6C	; 108
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	2f e3       	ldi	r18, 0x3F	; 63
 11a:	fc 01       	movw	r30, r24
 11c:	20 83       	st	Z, r18
        
    /* Set output channel pins as outputs for dA, dB, dC */
    temp = DDRB;
 11e:	84 e2       	ldi	r24, 0x24	; 36
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	fc 01       	movw	r30, r24
 124:	80 81       	ld	r24, Z
 126:	89 83       	std	Y+1, r24	; 0x01
    temp |= (1 << PORTB1) | (1 << PORTB2) | (1 << PORTB3);
 128:	89 81       	ldd	r24, Y+1	; 0x01
 12a:	8e 60       	ori	r24, 0x0E	; 14
 12c:	89 83       	std	Y+1, r24	; 0x01
    DDRB = temp;
 12e:	84 e2       	ldi	r24, 0x24	; 36
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	29 81       	ldd	r18, Y+1	; 0x01
 134:	fc 01       	movw	r30, r24
 136:	20 83       	st	Z, r18
    /* Clock prescaler CKL/8        */
    /* Operation mode: CTC: WGM=010 */
    /* Interrupt on Compare Match   */
    /********************************/

    TCCR0A = (1 << WGM01);
 138:	84 e4       	ldi	r24, 0x44	; 68
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	22 e0       	ldi	r18, 0x02	; 2
 13e:	fc 01       	movw	r30, r24
 140:	20 83       	st	Z, r18
    TCCR0B = (1 << CS01);
 142:	85 e4       	ldi	r24, 0x45	; 69
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	22 e0       	ldi	r18, 0x02	; 2
 148:	fc 01       	movw	r30, r24
 14a:	20 83       	st	Z, r18
    TIMSK0 = (1 << OCIE0A);
 14c:	8e e6       	ldi	r24, 0x6E	; 110
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	22 e0       	ldi	r18, 0x02	; 2
 152:	fc 01       	movw	r30, r24
 154:	20 83       	st	Z, r18
    OCR0A = TIMER_PERIOD * 2; // us
 156:	87 e4       	ldi	r24, 0x47	; 71
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	24 e1       	ldi	r18, 0x14	; 20
 15c:	fc 01       	movw	r30, r24
 15e:	20 83       	st	Z, r18
    /* Clock prescaler = 1          */
    /* OC mode: clear on compare    */
    /* PWM: 8 bit, A, B, WGM = 0101 */
    /********************************/

    TCCR1A = (1 << COM1B1) + (1 << COM1A1) + (1 << WGM10);
 160:	80 e8       	ldi	r24, 0x80	; 128
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	21 ea       	ldi	r18, 0xA1	; 161
 166:	fc 01       	movw	r30, r24
 168:	20 83       	st	Z, r18
    TCCR1B = (1 << WGM12) + (1 << CS10);
 16a:	81 e8       	ldi	r24, 0x81	; 129
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	29 e0       	ldi	r18, 0x09	; 9
 170:	fc 01       	movw	r30, r24
 172:	20 83       	st	Z, r18
    TCCR1C = 0;
 174:	82 e8       	ldi	r24, 0x82	; 130
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	fc 01       	movw	r30, r24
 17a:	10 82       	st	Z, r1

    OCR1A = ZERO_DIFF;    // Channel A: set difference = 0
 17c:	88 e8       	ldi	r24, 0x88	; 136
 17e:	90 e0       	ldi	r25, 0x00	; 0
 180:	2f e7       	ldi	r18, 0x7F	; 127
 182:	30 e0       	ldi	r19, 0x00	; 0
 184:	fc 01       	movw	r30, r24
 186:	31 83       	std	Z+1, r19	; 0x01
 188:	20 83       	st	Z, r18
    OCR1B = ZERO_DIFF;    // Channel B: set difference = 0
 18a:	8a e8       	ldi	r24, 0x8A	; 138
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	2f e7       	ldi	r18, 0x7F	; 127
 190:	30 e0       	ldi	r19, 0x00	; 0
 192:	fc 01       	movw	r30, r24
 194:	31 83       	std	Z+1, r19	; 0x01
 196:	20 83       	st	Z, r18
    /* Clock prescaler = 1          */
    /* OC mode: clear on compare    */
    /* PWM: 8 bit, A,  WGM = 011    */
    /********************************/
    
    TCCR2A = (1 << COM2A1) + (1 << WGM20) + (1 << WGM21);
 198:	80 eb       	ldi	r24, 0xB0	; 176
 19a:	90 e0       	ldi	r25, 0x00	; 0
 19c:	23 e8       	ldi	r18, 0x83	; 131
 19e:	fc 01       	movw	r30, r24
 1a0:	20 83       	st	Z, r18
    TCCR2B =  + (1 << CS20);
 1a2:	81 eb       	ldi	r24, 0xB1	; 177
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	21 e0       	ldi	r18, 0x01	; 1
 1a8:	fc 01       	movw	r30, r24
 1aa:	20 83       	st	Z, r18
   
    OCR2A = ZERO_DIFF;    // Channel C: set difference = 0
 1ac:	83 eb       	ldi	r24, 0xB3	; 179
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	2f e7       	ldi	r18, 0x7F	; 127
 1b2:	fc 01       	movw	r30, r24
 1b4:	20 83       	st	Z, r18
}
 1b6:	00 00       	nop
 1b8:	0f 90       	pop	r0
 1ba:	df 91       	pop	r29
 1bc:	cf 91       	pop	r28
 1be:	08 95       	ret

000001c0 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void)
{
 1c0:	cf 93       	push	r28
 1c2:	df 93       	push	r29
 1c4:	00 d0       	rcall	.+0      	; 0x1c6 <main+0x6>
 1c6:	1f 92       	push	r1
 1c8:	cd b7       	in	r28, 0x3d	; 61
 1ca:	de b7       	in	r29, 0x3e	; 62
    Initialize();
 1cc:	0e 94 48 00 	call	0x90	; 0x90 <Initialize>
    
    /********************************************/
    /* While power period is constant           */
    /* These 3 strings are out of while(1)      */
    /********************************************/    
    degreeTime = powerPeriod / 360;
 1d0:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <powerPeriod>
 1d4:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <powerPeriod+0x1>
 1d8:	28 e6       	ldi	r18, 0x68	; 104
 1da:	31 e0       	ldi	r19, 0x01	; 1
 1dc:	b9 01       	movw	r22, r18
 1de:	0e 94 f5 02 	call	0x5ea	; 0x5ea <__divmodhi4>
 1e2:	cb 01       	movw	r24, r22
 1e4:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <degreeTime+0x1>
 1e8:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <degreeTime>
    maxDiffTime = MAX_ANGLE * degreeTime;
 1ec:	20 91 1b 01 	lds	r18, 0x011B	; 0x80011b <degreeTime>
 1f0:	30 91 1c 01 	lds	r19, 0x011C	; 0x80011c <degreeTime+0x1>
 1f4:	4a e5       	ldi	r20, 0x5A	; 90
 1f6:	42 9f       	mul	r20, r18
 1f8:	c0 01       	movw	r24, r0
 1fa:	43 9f       	mul	r20, r19
 1fc:	90 0d       	add	r25, r0
 1fe:	11 24       	eor	r1, r1
 200:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <maxDiffTime+0x1>
 204:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <maxDiffTime>
    maxDiffValue = maxDiffTime / TIMER_PERIOD;
 208:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <maxDiffTime>
 20c:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <maxDiffTime+0x1>
 210:	2a e0       	ldi	r18, 0x0A	; 10
 212:	30 e0       	ldi	r19, 0x00	; 0
 214:	b9 01       	movw	r22, r18
 216:	0e 94 f5 02 	call	0x5ea	; 0x5ea <__divmodhi4>
 21a:	cb 01       	movw	r24, r22
 21c:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <maxDiffValue+0x1>
 220:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <maxDiffValue>

    sei();
 224:	78 94       	sei

    while (1)
    {
        if(channelStateA == ST_START_A || channelStateA == ST_WAIT_A)
 226:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <channelStateA>
 22a:	88 23       	and	r24, r24
 22c:	21 f0       	breq	.+8      	; 0x236 <main+0x76>
 22e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <channelStateA>
 232:	81 30       	cpi	r24, 0x01	; 1
 234:	59 f5       	brne	.+86     	; 0x28c <main+0xcc>
        {
            outValueA = ( ((long)(fixedDiffA + maxDiffValue)) << 8) / (maxDiffValue << 1);
 236:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <fixedDiffA>
 23a:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <fixedDiffA+0x1>
 23e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <maxDiffValue>
 242:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <maxDiffValue+0x1>
 246:	82 0f       	add	r24, r18
 248:	93 1f       	adc	r25, r19
 24a:	09 2e       	mov	r0, r25
 24c:	00 0c       	add	r0, r0
 24e:	aa 0b       	sbc	r26, r26
 250:	bb 0b       	sbc	r27, r27
 252:	ba 2f       	mov	r27, r26
 254:	a9 2f       	mov	r26, r25
 256:	98 2f       	mov	r25, r24
 258:	88 27       	eor	r24, r24
 25a:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <maxDiffValue>
 25e:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <maxDiffValue+0x1>
 262:	22 0f       	add	r18, r18
 264:	33 1f       	adc	r19, r19
 266:	03 2e       	mov	r0, r19
 268:	00 0c       	add	r0, r0
 26a:	44 0b       	sbc	r20, r20
 26c:	55 0b       	sbc	r21, r21
 26e:	bc 01       	movw	r22, r24
 270:	cd 01       	movw	r24, r26
 272:	0e 94 09 03 	call	0x612	; 0x612 <__divmodsi4>
 276:	da 01       	movw	r26, r20
 278:	c9 01       	movw	r24, r18
 27a:	89 83       	std	Y+1, r24	; 0x01
            OCR1A = outValueA ;    // Channel A: set difference = 0
 27c:	88 e8       	ldi	r24, 0x88	; 136
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	29 81       	ldd	r18, Y+1	; 0x01
 282:	22 2f       	mov	r18, r18
 284:	30 e0       	ldi	r19, 0x00	; 0
 286:	fc 01       	movw	r30, r24
 288:	31 83       	std	Z+1, r19	; 0x01
 28a:	20 83       	st	Z, r18
        }            

        if(channelStateB == ST_START_B || channelStateB == ST_WAIT_B)
 28c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <channelStateB>
 290:	88 23       	and	r24, r24
 292:	21 f0       	breq	.+8      	; 0x29c <main+0xdc>
 294:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <channelStateB>
 298:	81 30       	cpi	r24, 0x01	; 1
 29a:	59 f5       	brne	.+86     	; 0x2f2 <main+0x132>
        {
            outValueB = ( ((long)(fixedDiffB + maxDiffValue)) << 8) / (maxDiffValue << 1);
 29c:	20 91 19 01 	lds	r18, 0x0119	; 0x800119 <fixedDiffB>
 2a0:	30 91 1a 01 	lds	r19, 0x011A	; 0x80011a <fixedDiffB+0x1>
 2a4:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <maxDiffValue>
 2a8:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <maxDiffValue+0x1>
 2ac:	82 0f       	add	r24, r18
 2ae:	93 1f       	adc	r25, r19
 2b0:	09 2e       	mov	r0, r25
 2b2:	00 0c       	add	r0, r0
 2b4:	aa 0b       	sbc	r26, r26
 2b6:	bb 0b       	sbc	r27, r27
 2b8:	ba 2f       	mov	r27, r26
 2ba:	a9 2f       	mov	r26, r25
 2bc:	98 2f       	mov	r25, r24
 2be:	88 27       	eor	r24, r24
 2c0:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <maxDiffValue>
 2c4:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <maxDiffValue+0x1>
 2c8:	22 0f       	add	r18, r18
 2ca:	33 1f       	adc	r19, r19
 2cc:	03 2e       	mov	r0, r19
 2ce:	00 0c       	add	r0, r0
 2d0:	44 0b       	sbc	r20, r20
 2d2:	55 0b       	sbc	r21, r21
 2d4:	bc 01       	movw	r22, r24
 2d6:	cd 01       	movw	r24, r26
 2d8:	0e 94 09 03 	call	0x612	; 0x612 <__divmodsi4>
 2dc:	da 01       	movw	r26, r20
 2de:	c9 01       	movw	r24, r18
 2e0:	8a 83       	std	Y+2, r24	; 0x02
            OCR1B = outValueB;    // Channel B: set difference = 0
 2e2:	8a e8       	ldi	r24, 0x8A	; 138
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	2a 81       	ldd	r18, Y+2	; 0x02
 2e8:	22 2f       	mov	r18, r18
 2ea:	30 e0       	ldi	r19, 0x00	; 0
 2ec:	fc 01       	movw	r30, r24
 2ee:	31 83       	std	Z+1, r19	; 0x01
 2f0:	20 83       	st	Z, r18
        }            

        if(channelStateC == ST_START_C || channelStateC == ST_WAIT_C)
 2f2:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <channelStateC>
 2f6:	88 23       	and	r24, r24
 2f8:	29 f0       	breq	.+10     	; 0x304 <main+0x144>
 2fa:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <channelStateC>
 2fe:	81 30       	cpi	r24, 0x01	; 1
 300:	09 f0       	breq	.+2      	; 0x304 <main+0x144>
 302:	91 cf       	rjmp	.-222    	; 0x226 <main+0x66>
        {
            outValueC = ( ((long)(fixedDiffC + maxDiffValue)) << 8) / (maxDiffValue << 1);
 304:	20 91 03 01 	lds	r18, 0x0103	; 0x800103 <fixedDiffC>
 308:	30 91 04 01 	lds	r19, 0x0104	; 0x800104 <fixedDiffC+0x1>
 30c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <maxDiffValue>
 310:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <maxDiffValue+0x1>
 314:	82 0f       	add	r24, r18
 316:	93 1f       	adc	r25, r19
 318:	09 2e       	mov	r0, r25
 31a:	00 0c       	add	r0, r0
 31c:	aa 0b       	sbc	r26, r26
 31e:	bb 0b       	sbc	r27, r27
 320:	ba 2f       	mov	r27, r26
 322:	a9 2f       	mov	r26, r25
 324:	98 2f       	mov	r25, r24
 326:	88 27       	eor	r24, r24
 328:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <maxDiffValue>
 32c:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <maxDiffValue+0x1>
 330:	22 0f       	add	r18, r18
 332:	33 1f       	adc	r19, r19
 334:	03 2e       	mov	r0, r19
 336:	00 0c       	add	r0, r0
 338:	44 0b       	sbc	r20, r20
 33a:	55 0b       	sbc	r21, r21
 33c:	bc 01       	movw	r22, r24
 33e:	cd 01       	movw	r24, r26
 340:	0e 94 09 03 	call	0x612	; 0x612 <__divmodsi4>
 344:	da 01       	movw	r26, r20
 346:	c9 01       	movw	r24, r18
 348:	8b 83       	std	Y+3, r24	; 0x03
            OCR2A = outValueC;    // Channel C: set difference = 0
 34a:	83 eb       	ldi	r24, 0xB3	; 179
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	2b 81       	ldd	r18, Y+3	; 0x03
 350:	fc 01       	movw	r30, r24
 352:	20 83       	st	Z, r18
        }            
    }
 354:	68 cf       	rjmp	.-304    	; 0x226 <main+0x66>

00000356 <__vector_14>:
/* Measures time for each channel phase difference                      */
/*                                                                      */
/************************************************************************/

ISR(TIMER0_COMPA_vect)
{
 356:	1f 92       	push	r1
 358:	0f 92       	push	r0
 35a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 35e:	0f 92       	push	r0
 360:	11 24       	eor	r1, r1
 362:	8f 93       	push	r24
 364:	9f 93       	push	r25
 366:	cf 93       	push	r28
 368:	df 93       	push	r29
 36a:	cd b7       	in	r28, 0x3d	; 61
 36c:	de b7       	in	r29, 0x3e	; 62
    if(channelStateA == ST_MEASURE_PLUS_A)
 36e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <channelStateA>
 372:	82 30       	cpi	r24, 0x02	; 2
 374:	51 f4       	brne	.+20     	; 0x38a <__vector_14+0x34>
    {
        diffA++;
 376:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <diffA>
 37a:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <diffA+0x1>
 37e:	01 96       	adiw	r24, 0x01	; 1
 380:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <diffA+0x1>
 384:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <diffA>
 388:	0d c0       	rjmp	.+26     	; 0x3a4 <__vector_14+0x4e>
    }        
    else if(channelStateA == ST_MEASURE_MINUS_A)
 38a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <channelStateA>
 38e:	83 30       	cpi	r24, 0x03	; 3
 390:	49 f4       	brne	.+18     	; 0x3a4 <__vector_14+0x4e>
    {
        diffA--;
 392:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <diffA>
 396:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <diffA+0x1>
 39a:	01 97       	sbiw	r24, 0x01	; 1
 39c:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <diffA+0x1>
 3a0:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <diffA>
    }

    if(channelStateB == ST_MEASURE_PLUS_B)
 3a4:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <channelStateB>
 3a8:	82 30       	cpi	r24, 0x02	; 2
 3aa:	51 f4       	brne	.+20     	; 0x3c0 <__vector_14+0x6a>
    {
        diffB++;
 3ac:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <diffB>
 3b0:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <diffB+0x1>
 3b4:	01 96       	adiw	r24, 0x01	; 1
 3b6:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <diffB+0x1>
 3ba:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <diffB>
 3be:	0d c0       	rjmp	.+26     	; 0x3da <__vector_14+0x84>
    }        
    else if(channelStateB == ST_MEASURE_MINUS_B)
 3c0:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <channelStateB>
 3c4:	83 30       	cpi	r24, 0x03	; 3
 3c6:	49 f4       	brne	.+18     	; 0x3da <__vector_14+0x84>
    {
        diffB--;
 3c8:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <diffB>
 3cc:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <diffB+0x1>
 3d0:	01 97       	sbiw	r24, 0x01	; 1
 3d2:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <diffB+0x1>
 3d6:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <diffB>
    }
    
    if(channelStateC == ST_MEASURE_PLUS_C)
 3da:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <channelStateC>
 3de:	82 30       	cpi	r24, 0x02	; 2
 3e0:	51 f4       	brne	.+20     	; 0x3f6 <__vector_14+0xa0>
    {
        diffC++;
 3e2:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <diffC>
 3e6:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <diffC+0x1>
 3ea:	01 96       	adiw	r24, 0x01	; 1
 3ec:	90 93 10 01 	sts	0x0110, r25	; 0x800110 <diffC+0x1>
 3f0:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <diffC>
    else if(channelStateC == ST_MEASURE_MINUS_C)
    {
        diffC--;
    }

}
 3f4:	0d c0       	rjmp	.+26     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
    
    if(channelStateC == ST_MEASURE_PLUS_C)
    {
        diffC++;
    }        
    else if(channelStateC == ST_MEASURE_MINUS_C)
 3f6:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <channelStateC>
 3fa:	83 30       	cpi	r24, 0x03	; 3
 3fc:	49 f4       	brne	.+18     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
    {
        diffC--;
 3fe:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <diffC>
 402:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <diffC+0x1>
 406:	01 97       	sbiw	r24, 0x01	; 1
 408:	90 93 10 01 	sts	0x0110, r25	; 0x800110 <diffC+0x1>
 40c:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <diffC>
    }

}
 410:	00 00       	nop
 412:	df 91       	pop	r29
 414:	cf 91       	pop	r28
 416:	9f 91       	pop	r25
 418:	8f 91       	pop	r24
 41a:	0f 90       	pop	r0
 41c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 420:	0f 90       	pop	r0
 422:	1f 90       	pop	r1
 424:	18 95       	reti

00000426 <__vector_4>:
/* Measures time difference between start edges of the pulses on        */
/* each channel                                                         */
/************************************************************************/

ISR(PCINT1_vect)
{
 426:	1f 92       	push	r1
 428:	0f 92       	push	r0
 42a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 42e:	0f 92       	push	r0
 430:	11 24       	eor	r1, r1
 432:	8f 93       	push	r24
 434:	9f 93       	push	r25
 436:	ef 93       	push	r30
 438:	ff 93       	push	r31
 43a:	cf 93       	push	r28
 43c:	df 93       	push	r29
 43e:	1f 92       	push	r1
 440:	cd b7       	in	r28, 0x3d	; 61
 442:	de b7       	in	r29, 0x3e	; 62
    unsigned char pinState;
    
    pinState = PINC;
 444:	86 e2       	ldi	r24, 0x26	; 38
 446:	90 e0       	ldi	r25, 0x00	; 0
 448:	fc 01       	movw	r30, r24
 44a:	80 81       	ld	r24, Z
 44c:	89 83       	std	Y+1, r24	; 0x01
        
    nextPinStateA = (TPinStateA)(pinState & MASK_A);
 44e:	89 81       	ldd	r24, Y+1	; 0x01
 450:	83 70       	andi	r24, 0x03	; 3
 452:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <nextPinStateA>
    nextPinStateB = (TPinStateB)(pinState & MASK_B);
 456:	89 81       	ldd	r24, Y+1	; 0x01
 458:	8c 70       	andi	r24, 0x0C	; 12
 45a:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <nextPinStateB>
    nextPinStateC = (TPinStateC)(pinState & MASK_C);
 45e:	89 81       	ldd	r24, Y+1	; 0x01
 460:	80 73       	andi	r24, 0x30	; 48
 462:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <nextPinStateC>
    
    /**********************/
    /* Checking channel A */
    /**********************/
    switch(channelStateA)
 466:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <channelStateA>
 46a:	88 2f       	mov	r24, r24
 46c:	90 e0       	ldi	r25, 0x00	; 0
 46e:	81 30       	cpi	r24, 0x01	; 1
 470:	91 05       	cpc	r25, r1
 472:	b9 f0       	breq	.+46     	; 0x4a2 <__vector_4+0x7c>
 474:	82 30       	cpi	r24, 0x02	; 2
 476:	91 05       	cpc	r25, r1
 478:	1c f4       	brge	.+6      	; 0x480 <__vector_4+0x5a>
 47a:	89 2b       	or	r24, r25
 47c:	29 f0       	breq	.+10     	; 0x488 <__vector_4+0x62>
                curPinStateA = nextPinStateA;
            }
            break;
            
        default:
            break;
 47e:	5c c0       	rjmp	.+184    	; 0x538 <__vector_4+0x112>
    nextPinStateC = (TPinStateC)(pinState & MASK_C);
    
    /**********************/
    /* Checking channel A */
    /**********************/
    switch(channelStateA)
 480:	04 97       	sbiw	r24, 0x04	; 4
 482:	0c f0       	brlt	.+2      	; 0x486 <__vector_4+0x60>
 484:	59 c0       	rjmp	.+178    	; 0x538 <__vector_4+0x112>
 486:	36 c0       	rjmp	.+108    	; 0x4f4 <__vector_4+0xce>
    {   
        case ST_START_A:    
        /* Searching for initial state */
            if(nextPinStateA == ST_PIN_00_A)
 488:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 48c:	88 23       	and	r24, r24
 48e:	09 f0       	breq	.+2      	; 0x492 <__vector_4+0x6c>
 490:	55 c0       	rjmp	.+170    	; 0x53c <__vector_4+0x116>
            {
                channelStateA = ST_WAIT_A;
 492:	81 e0       	ldi	r24, 0x01	; 1
 494:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <channelStateA>
                curPinStateA = nextPinStateA;
 498:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 49c:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <curPinStateA>
            }
        break;
 4a0:	4d c0       	rjmp	.+154    	; 0x53c <__vector_4+0x116>
            
        case ST_WAIT_A:
            if(nextPinStateA != curPinStateA)
 4a2:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <nextPinStateA>
 4a6:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <curPinStateA>
 4aa:	98 17       	cp	r25, r24
 4ac:	09 f4       	brne	.+2      	; 0x4b0 <__vector_4+0x8a>
 4ae:	48 c0       	rjmp	.+144    	; 0x540 <__vector_4+0x11a>
            {
                diffA = 0;
 4b0:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <diffA+0x1>
 4b4:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <diffA>
                fixedDiffA = 0;
 4b8:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <fixedDiffA+0x1>
 4bc:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <fixedDiffA>
                
                switch(nextPinStateA)
 4c0:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 4c4:	88 2f       	mov	r24, r24
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	81 30       	cpi	r24, 0x01	; 1
 4ca:	91 05       	cpc	r25, r1
 4cc:	19 f0       	breq	.+6      	; 0x4d4 <__vector_4+0xae>
 4ce:	02 97       	sbiw	r24, 0x02	; 2
 4d0:	29 f0       	breq	.+10     	; 0x4dc <__vector_4+0xb6>
 4d2:	08 c0       	rjmp	.+16     	; 0x4e4 <__vector_4+0xbe>
                {
                    case ST_PIN_01_A:
                        channelStateA = ST_MEASURE_MINUS_A;
 4d4:	83 e0       	ldi	r24, 0x03	; 3
 4d6:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <channelStateA>
                        break;
 4da:	07 c0       	rjmp	.+14     	; 0x4ea <__vector_4+0xc4>
                            
                    case ST_PIN_10_A:
                        channelStateA = ST_MEASURE_PLUS_A;
 4dc:	82 e0       	ldi	r24, 0x02	; 2
 4de:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <channelStateA>
                        break;
 4e2:	03 c0       	rjmp	.+6      	; 0x4ea <__vector_4+0xc4>
                            
                    case ST_PIN_11_A:
                    default:
                        channelStateA = ST_START_A;
 4e4:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <channelStateA>
                        break;
 4e8:	00 00       	nop

                }                        

                curPinStateA = nextPinStateA;
 4ea:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 4ee:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <curPinStateA>
            }
            break;
 4f2:	26 c0       	rjmp	.+76     	; 0x540 <__vector_4+0x11a>
            
        case ST_MEASURE_PLUS_A:
        case ST_MEASURE_MINUS_A:
            if(nextPinStateA != curPinStateA)
 4f4:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <nextPinStateA>
 4f8:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <curPinStateA>
 4fc:	98 17       	cp	r25, r24
 4fe:	11 f1       	breq	.+68     	; 0x544 <__vector_4+0x11e>
            {   /* Switching to next state */
                channelStateA = ST_START_A;
 500:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <channelStateA>

                if(nextPinStateA == ST_PIN_11_A)
 504:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 508:	83 30       	cpi	r24, 0x03	; 3
 50a:	49 f4       	brne	.+18     	; 0x51e <__vector_4+0xf8>
                {
                    fixedDiffA = diffA;
 50c:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <diffA>
 510:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <diffA+0x1>
 514:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <fixedDiffA+0x1>
 518:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <fixedDiffA>
 51c:	08 c0       	rjmp	.+16     	; 0x52e <__vector_4+0x108>
                }
                else
                {
                    diffA = 0;
 51e:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <diffA+0x1>
 522:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <diffA>
                    fixedDiffA = 0;
 526:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <fixedDiffA+0x1>
 52a:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <fixedDiffA>
                }                        

                curPinStateA = nextPinStateA;
 52e:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <nextPinStateA>
 532:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <curPinStateA>
            }
            break;
 536:	06 c0       	rjmp	.+12     	; 0x544 <__vector_4+0x11e>
            
        default:
            break;
 538:	00 00       	nop
 53a:	05 c0       	rjmp	.+10     	; 0x546 <__vector_4+0x120>
            if(nextPinStateA == ST_PIN_00_A)
            {
                channelStateA = ST_WAIT_A;
                curPinStateA = nextPinStateA;
            }
        break;
 53c:	00 00       	nop
 53e:	03 c0       	rjmp	.+6      	; 0x546 <__vector_4+0x120>

                }                        

                curPinStateA = nextPinStateA;
            }
            break;
 540:	00 00       	nop
 542:	01 c0       	rjmp	.+2      	; 0x546 <__vector_4+0x120>
                    fixedDiffA = 0;
                }                        

                curPinStateA = nextPinStateA;
            }
            break;
 544:	00 00       	nop

    /**********************/
    /* Checking channel B */
    /**********************/

    switch(channelStateB)
 546:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <channelStateB>
 54a:	88 2f       	mov	r24, r24
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	81 30       	cpi	r24, 0x01	; 1
 550:	91 05       	cpc	r25, r1
 552:	a1 f0       	breq	.+40     	; 0x57c <__vector_4+0x156>
 554:	82 30       	cpi	r24, 0x02	; 2
 556:	91 05       	cpc	r25, r1
 558:	1c f4       	brge	.+6      	; 0x560 <__vector_4+0x13a>
 55a:	89 2b       	or	r24, r25
 55c:	39 f0       	breq	.+14     	; 0x56c <__vector_4+0x146>
            
        case ST_MEASURE_MINUS_B:
            break;
            
        default:
            break;
 55e:	15 c0       	rjmp	.+42     	; 0x58a <__vector_4+0x164>

    /**********************/
    /* Checking channel B */
    /**********************/

    switch(channelStateB)
 560:	82 30       	cpi	r24, 0x02	; 2
 562:	91 05       	cpc	r25, r1
 564:	69 f0       	breq	.+26     	; 0x580 <__vector_4+0x15a>
 566:	03 97       	sbiw	r24, 0x03	; 3
 568:	69 f0       	breq	.+26     	; 0x584 <__vector_4+0x15e>
            
        case ST_MEASURE_MINUS_B:
            break;
            
        default:
            break;
 56a:	0f c0       	rjmp	.+30     	; 0x58a <__vector_4+0x164>

    switch(channelStateB)
    {
        case ST_START_B:
            /* Searching for initial state */
            if(nextPinStateB == ST_PIN_00_B)
 56c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <nextPinStateB>
 570:	88 23       	and	r24, r24
 572:	51 f4       	brne	.+20     	; 0x588 <__vector_4+0x162>
            {
                channelStateB = ST_WAIT_B;
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <channelStateB>
            }
            break;
 57a:	06 c0       	rjmp	.+12     	; 0x588 <__vector_4+0x162>
        case ST_WAIT_B:
            if (nextPinStateB != curPinStateB)
            {
        
            }
            break;
 57c:	00 00       	nop
 57e:	05 c0       	rjmp	.+10     	; 0x58a <__vector_4+0x164>
            
        case ST_MEASURE_PLUS_B:
            break;
 580:	00 00       	nop
 582:	03 c0       	rjmp	.+6      	; 0x58a <__vector_4+0x164>
            
        case ST_MEASURE_MINUS_B:
            break;
 584:	00 00       	nop
 586:	01 c0       	rjmp	.+2      	; 0x58a <__vector_4+0x164>
            /* Searching for initial state */
            if(nextPinStateB == ST_PIN_00_B)
            {
                channelStateB = ST_WAIT_B;
            }
            break;
 588:	00 00       	nop

    /**********************/
    /* Checking channel C */
    /**********************/
    
    switch(channelStateC)
 58a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <channelStateC>
 58e:	88 2f       	mov	r24, r24
 590:	90 e0       	ldi	r25, 0x00	; 0
 592:	81 30       	cpi	r24, 0x01	; 1
 594:	91 05       	cpc	r25, r1
 596:	a1 f0       	breq	.+40     	; 0x5c0 <__vector_4+0x19a>
 598:	82 30       	cpi	r24, 0x02	; 2
 59a:	91 05       	cpc	r25, r1
 59c:	1c f4       	brge	.+6      	; 0x5a4 <__vector_4+0x17e>
 59e:	89 2b       	or	r24, r25
 5a0:	39 f0       	breq	.+14     	; 0x5b0 <__vector_4+0x18a>
            
        case ST_MEASURE_MINUS_C:
            break;
        
        default:
            break;
 5a2:	15 c0       	rjmp	.+42     	; 0x5ce <__vector_4+0x1a8>

    /**********************/
    /* Checking channel C */
    /**********************/
    
    switch(channelStateC)
 5a4:	82 30       	cpi	r24, 0x02	; 2
 5a6:	91 05       	cpc	r25, r1
 5a8:	69 f0       	breq	.+26     	; 0x5c4 <__vector_4+0x19e>
 5aa:	03 97       	sbiw	r24, 0x03	; 3
 5ac:	69 f0       	breq	.+26     	; 0x5c8 <__vector_4+0x1a2>
            
        case ST_MEASURE_MINUS_C:
            break;
        
        default:
            break;
 5ae:	0f c0       	rjmp	.+30     	; 0x5ce <__vector_4+0x1a8>
    
    switch(channelStateC)
    {
        case ST_START_C:
            /* Searching for initial state */
            if(nextPinStateC == ST_PIN_00_C)
 5b0:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <nextPinStateC>
 5b4:	88 23       	and	r24, r24
 5b6:	51 f4       	brne	.+20     	; 0x5cc <__vector_4+0x1a6>
            {
                channelStateC = ST_WAIT_C;
 5b8:	81 e0       	ldi	r24, 0x01	; 1
 5ba:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <channelStateC>
            }
            break;
 5be:	06 c0       	rjmp	.+12     	; 0x5cc <__vector_4+0x1a6>
        case ST_WAIT_C:
            if (nextPinStateC != curPinStateC)
            {
        
            }
            break;
 5c0:	00 00       	nop
 5c2:	05 c0       	rjmp	.+10     	; 0x5ce <__vector_4+0x1a8>
            
        case ST_MEASURE_PLUS_C:
            break;
 5c4:	00 00       	nop
 5c6:	03 c0       	rjmp	.+6      	; 0x5ce <__vector_4+0x1a8>
            
        case ST_MEASURE_MINUS_C:
            break;
 5c8:	00 00       	nop
 5ca:	01 c0       	rjmp	.+2      	; 0x5ce <__vector_4+0x1a8>
            /* Searching for initial state */
            if(nextPinStateC == ST_PIN_00_C)
            {
                channelStateC = ST_WAIT_C;
            }
            break;
 5cc:	00 00       	nop
        
        default:
            break;
    }
    
}
 5ce:	00 00       	nop
 5d0:	0f 90       	pop	r0
 5d2:	df 91       	pop	r29
 5d4:	cf 91       	pop	r28
 5d6:	ff 91       	pop	r31
 5d8:	ef 91       	pop	r30
 5da:	9f 91       	pop	r25
 5dc:	8f 91       	pop	r24
 5de:	0f 90       	pop	r0
 5e0:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 5e4:	0f 90       	pop	r0
 5e6:	1f 90       	pop	r1
 5e8:	18 95       	reti

000005ea <__divmodhi4>:
 5ea:	97 fb       	bst	r25, 7
 5ec:	07 2e       	mov	r0, r23
 5ee:	16 f4       	brtc	.+4      	; 0x5f4 <__divmodhi4+0xa>
 5f0:	00 94       	com	r0
 5f2:	07 d0       	rcall	.+14     	; 0x602 <__divmodhi4_neg1>
 5f4:	77 fd       	sbrc	r23, 7
 5f6:	09 d0       	rcall	.+18     	; 0x60a <__divmodhi4_neg2>
 5f8:	0e 94 28 03 	call	0x650	; 0x650 <__udivmodhi4>
 5fc:	07 fc       	sbrc	r0, 7
 5fe:	05 d0       	rcall	.+10     	; 0x60a <__divmodhi4_neg2>
 600:	3e f4       	brtc	.+14     	; 0x610 <__divmodhi4_exit>

00000602 <__divmodhi4_neg1>:
 602:	90 95       	com	r25
 604:	81 95       	neg	r24
 606:	9f 4f       	sbci	r25, 0xFF	; 255
 608:	08 95       	ret

0000060a <__divmodhi4_neg2>:
 60a:	70 95       	com	r23
 60c:	61 95       	neg	r22
 60e:	7f 4f       	sbci	r23, 0xFF	; 255

00000610 <__divmodhi4_exit>:
 610:	08 95       	ret

00000612 <__divmodsi4>:
 612:	05 2e       	mov	r0, r21
 614:	97 fb       	bst	r25, 7
 616:	1e f4       	brtc	.+6      	; 0x61e <__divmodsi4+0xc>
 618:	00 94       	com	r0
 61a:	0e 94 20 03 	call	0x640	; 0x640 <__negsi2>
 61e:	57 fd       	sbrc	r21, 7
 620:	07 d0       	rcall	.+14     	; 0x630 <__divmodsi4_neg2>
 622:	0e 94 3c 03 	call	0x678	; 0x678 <__udivmodsi4>
 626:	07 fc       	sbrc	r0, 7
 628:	03 d0       	rcall	.+6      	; 0x630 <__divmodsi4_neg2>
 62a:	4e f4       	brtc	.+18     	; 0x63e <__divmodsi4_exit>
 62c:	0c 94 20 03 	jmp	0x640	; 0x640 <__negsi2>

00000630 <__divmodsi4_neg2>:
 630:	50 95       	com	r21
 632:	40 95       	com	r20
 634:	30 95       	com	r19
 636:	21 95       	neg	r18
 638:	3f 4f       	sbci	r19, 0xFF	; 255
 63a:	4f 4f       	sbci	r20, 0xFF	; 255
 63c:	5f 4f       	sbci	r21, 0xFF	; 255

0000063e <__divmodsi4_exit>:
 63e:	08 95       	ret

00000640 <__negsi2>:
 640:	90 95       	com	r25
 642:	80 95       	com	r24
 644:	70 95       	com	r23
 646:	61 95       	neg	r22
 648:	7f 4f       	sbci	r23, 0xFF	; 255
 64a:	8f 4f       	sbci	r24, 0xFF	; 255
 64c:	9f 4f       	sbci	r25, 0xFF	; 255
 64e:	08 95       	ret

00000650 <__udivmodhi4>:
 650:	aa 1b       	sub	r26, r26
 652:	bb 1b       	sub	r27, r27
 654:	51 e1       	ldi	r21, 0x11	; 17
 656:	07 c0       	rjmp	.+14     	; 0x666 <__udivmodhi4_ep>

00000658 <__udivmodhi4_loop>:
 658:	aa 1f       	adc	r26, r26
 65a:	bb 1f       	adc	r27, r27
 65c:	a6 17       	cp	r26, r22
 65e:	b7 07       	cpc	r27, r23
 660:	10 f0       	brcs	.+4      	; 0x666 <__udivmodhi4_ep>
 662:	a6 1b       	sub	r26, r22
 664:	b7 0b       	sbc	r27, r23

00000666 <__udivmodhi4_ep>:
 666:	88 1f       	adc	r24, r24
 668:	99 1f       	adc	r25, r25
 66a:	5a 95       	dec	r21
 66c:	a9 f7       	brne	.-22     	; 0x658 <__udivmodhi4_loop>
 66e:	80 95       	com	r24
 670:	90 95       	com	r25
 672:	bc 01       	movw	r22, r24
 674:	cd 01       	movw	r24, r26
 676:	08 95       	ret

00000678 <__udivmodsi4>:
 678:	a1 e2       	ldi	r26, 0x21	; 33
 67a:	1a 2e       	mov	r1, r26
 67c:	aa 1b       	sub	r26, r26
 67e:	bb 1b       	sub	r27, r27
 680:	fd 01       	movw	r30, r26
 682:	0d c0       	rjmp	.+26     	; 0x69e <__udivmodsi4_ep>

00000684 <__udivmodsi4_loop>:
 684:	aa 1f       	adc	r26, r26
 686:	bb 1f       	adc	r27, r27
 688:	ee 1f       	adc	r30, r30
 68a:	ff 1f       	adc	r31, r31
 68c:	a2 17       	cp	r26, r18
 68e:	b3 07       	cpc	r27, r19
 690:	e4 07       	cpc	r30, r20
 692:	f5 07       	cpc	r31, r21
 694:	20 f0       	brcs	.+8      	; 0x69e <__udivmodsi4_ep>
 696:	a2 1b       	sub	r26, r18
 698:	b3 0b       	sbc	r27, r19
 69a:	e4 0b       	sbc	r30, r20
 69c:	f5 0b       	sbc	r31, r21

0000069e <__udivmodsi4_ep>:
 69e:	66 1f       	adc	r22, r22
 6a0:	77 1f       	adc	r23, r23
 6a2:	88 1f       	adc	r24, r24
 6a4:	99 1f       	adc	r25, r25
 6a6:	1a 94       	dec	r1
 6a8:	69 f7       	brne	.-38     	; 0x684 <__udivmodsi4_loop>
 6aa:	60 95       	com	r22
 6ac:	70 95       	com	r23
 6ae:	80 95       	com	r24
 6b0:	90 95       	com	r25
 6b2:	9b 01       	movw	r18, r22
 6b4:	ac 01       	movw	r20, r24
 6b6:	bd 01       	movw	r22, r26
 6b8:	cf 01       	movw	r24, r30
 6ba:	08 95       	ret

000006bc <_exit>:
 6bc:	f8 94       	cli

000006be <__stop_program>:
 6be:	ff cf       	rjmp	.-2      	; 0x6be <__stop_program>
