// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Loop_realfft_be_desc.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Loop_realfft_be_desc::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Loop_realfft_be_desc::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Loop_realfft_be_desc::ap_ST_fsm_state1 = "1";
const sc_lv<3> Loop_realfft_be_desc::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Loop_realfft_be_desc::ap_ST_fsm_state17 = "100";
const bool Loop_realfft_be_desc::ap_const_boolean_1 = true;
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Loop_realfft_be_desc::ap_const_boolean_0 = false;
const sc_lv<1> Loop_realfft_be_desc::ap_const_lv1_0 = "0";
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_1 = "1";
const sc_lv<1> Loop_realfft_be_desc::ap_const_lv1_1 = "1";
const sc_lv<9> Loop_realfft_be_desc::ap_const_lv9_0 = "000000000";
const sc_lv<64> Loop_realfft_be_desc::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<9> Loop_realfft_be_desc::ap_const_lv9_100 = "100000000";
const sc_lv<9> Loop_realfft_be_desc::ap_const_lv9_1 = "1";
const sc_lv<8> Loop_realfft_be_desc::ap_const_lv8_0 = "00000000";
const sc_lv<16> Loop_realfft_be_desc::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_10 = "10000";
const sc_lv<18> Loop_realfft_be_desc::ap_const_lv18_0 = "000000000000000000";
const sc_lv<17> Loop_realfft_be_desc::ap_const_lv17_0 = "00000000000000000";
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_F = "1111";
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_1E = "11110";
const sc_lv<32> Loop_realfft_be_desc::ap_const_lv32_2 = "10";

Loop_realfft_be_desc::Loop_realfft_be_desc(sc_module_name name) : sc_module(name), mVcdFile(0) {
    twid_rom_0_U = new Loop_realfft_be_dbkb("twid_rom_0_U");
    twid_rom_0_U->clk(ap_clk);
    twid_rom_0_U->reset(ap_rst);
    twid_rom_0_U->address0(twid_rom_0_address0);
    twid_rom_0_U->ce0(twid_rom_0_ce0);
    twid_rom_0_U->q0(twid_rom_0_q0);
    twid_rom_1_U = new Loop_realfft_be_dcud("twid_rom_1_U");
    twid_rom_1_U->clk(ap_clk);
    twid_rom_1_U->reset(ap_rst);
    twid_rom_1_U->address0(twid_rom_1_address0);
    twid_rom_1_U->ce0(twid_rom_1_ce0);
    twid_rom_1_U->q0(twid_rom_1_q0);
    hls_xfft2real_muldEe_U8 = new hls_xfft2real_muldEe<1,3,15,16,31>("hls_xfft2real_muldEe_U8");
    hls_xfft2real_muldEe_U8->clk(ap_clk);
    hls_xfft2real_muldEe_U8->reset(ap_rst);
    hls_xfft2real_muldEe_U8->din0(grp_fu_849_p0);
    hls_xfft2real_muldEe_U8->din1(grp_fu_849_p1);
    hls_xfft2real_muldEe_U8->ce(grp_fu_849_ce);
    hls_xfft2real_muldEe_U8->dout(grp_fu_849_p2);
    hls_xfft2real_muleOg_U9 = new hls_xfft2real_muleOg<1,3,16,16,31>("hls_xfft2real_muleOg_U9");
    hls_xfft2real_muleOg_U9->clk(ap_clk);
    hls_xfft2real_muleOg_U9->reset(ap_rst);
    hls_xfft2real_muleOg_U9->din0(grp_fu_855_p0);
    hls_xfft2real_muleOg_U9->din1(p_Val2_19_reg_975_pp0_iter5_reg);
    hls_xfft2real_muleOg_U9->ce(grp_fu_855_ce);
    hls_xfft2real_muleOg_U9->dout(grp_fu_855_p2);
    hls_xfft2real_macfYi_U10 = new hls_xfft2real_macfYi<1,3,16,16,31,31>("hls_xfft2real_macfYi_U10");
    hls_xfft2real_macfYi_U10->clk(ap_clk);
    hls_xfft2real_macfYi_U10->reset(ap_rst);
    hls_xfft2real_macfYi_U10->din0(grp_fu_861_p0);
    hls_xfft2real_macfYi_U10->din1(grp_fu_861_p1);
    hls_xfft2real_macfYi_U10->din2(r_V_1_reg_1101);
    hls_xfft2real_macfYi_U10->ce(grp_fu_861_ce);
    hls_xfft2real_macfYi_U10->dout(grp_fu_861_p3);
    hls_xfft2real_macg8j_U11 = new hls_xfft2real_macg8j<1,3,15,16,31,31>("hls_xfft2real_macg8j_U11");
    hls_xfft2real_macg8j_U11->clk(ap_clk);
    hls_xfft2real_macg8j_U11->reset(ap_rst);
    hls_xfft2real_macg8j_U11->din0(grp_fu_867_p0);
    hls_xfft2real_macg8j_U11->din1(grp_fu_867_p1);
    hls_xfft2real_macg8j_U11->din2(mul_ln1192_reg_1106);
    hls_xfft2real_macg8j_U11->ce(grp_fu_867_ce);
    hls_xfft2real_macg8j_U11->dout(grp_fu_867_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( io_acc_block_signal_op161 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( io_acc_block_signal_op161 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( io_acc_block_signal_op161 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter8);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter9);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter10);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter11);

    SC_METHOD(thread_ap_block_state14_pp0_stage0_iter12);

    SC_METHOD(thread_ap_block_state15_pp0_stage0_iter13);

    SC_METHOD(thread_ap_block_state16_pp0_stage0_iter14);
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( io_acc_block_signal_op161 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter7);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln87_fu_294_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter11 );
    sensitive << ( ap_enable_reg_pp0_iter12 );
    sensitive << ( ap_enable_reg_pp0_iter13 );

    SC_METHOD(thread_ap_phi_mux_i2_0_i_phi_fu_250_p4);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln87_reg_883 );
    sensitive << ( i2_0_i_reg_246 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_reg_887 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_t_V_4_reg_285);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_t_V_5_reg_276);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_t_V_6_reg_267);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_t_V_7_reg_258);

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_cdata1_M_imag_V_1_fu_609_p2);
    sensitive << ( f_M_imag_V_reg_1066_pp0_iter9_reg );
    sensitive << ( p_Val2_15_fu_595_p4 );

    SC_METHOD(thread_cdata1_M_imag_V_fu_628_p2);
    sensitive << ( p_Val2_s_reg_946_pp0_iter9_reg );
    sensitive << ( p_Val2_1_reg_953_pp0_iter9_reg );

    SC_METHOD(thread_cdata1_M_real_V_1_fu_604_p2);
    sensitive << ( f_M_real_V_reg_1060_pp0_iter9_reg );
    sensitive << ( p_r_V_fu_586_p4 );

    SC_METHOD(thread_cdata1_M_real_V_fu_624_p2);
    sensitive << ( p_Val2_s_reg_946_pp0_iter9_reg );
    sensitive << ( p_Val2_1_reg_953_pp0_iter9_reg );

    SC_METHOD(thread_cdata2_M_imag_V_1_fu_619_p2);
    sensitive << ( f_M_imag_V_reg_1066_pp0_iter9_reg );
    sensitive << ( p_Val2_15_fu_595_p4 );

    SC_METHOD(thread_cdata2_M_real_V_1_fu_614_p2);
    sensitive << ( f_M_real_V_reg_1060_pp0_iter9_reg );
    sensitive << ( p_r_V_fu_586_p4 );

    SC_METHOD(thread_descramble_buf_0_M_imag_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln1265_fu_326_p1 );

    SC_METHOD(thread_descramble_buf_0_M_imag_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_descramble_buf_0_M_real_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln1265_fu_326_p1 );

    SC_METHOD(thread_descramble_buf_0_M_real_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_descramble_buf_1_M_imag_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln96_fu_322_p1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_descramble_buf_1_M_imag_V_address1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_descramble_buf_1_M_imag_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_descramble_buf_1_M_imag_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_descramble_buf_1_M_real_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln96_reg_901 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_descramble_buf_1_M_real_V_address1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_descramble_buf_1_M_real_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_descramble_buf_1_M_real_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_f_M_imag_V_fu_557_p3);
    sensitive << ( tmp_2_reg_1015_pp0_iter5_reg );
    sensitive << ( trunc_ln1148_5_reg_1020_pp0_iter5_reg );
    sensitive << ( sub_ln1148_3_fu_552_p2 );

    SC_METHOD(thread_f_M_real_V_fu_546_p3);
    sensitive << ( tmp_reg_995_pp0_iter5_reg );
    sensitive << ( trunc_ln1148_2_reg_1000_pp0_iter5_reg );
    sensitive << ( sub_ln1148_1_fu_541_p2 );

    SC_METHOD(thread_grp_fu_849_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_849_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( grp_fu_849_p00 );

    SC_METHOD(thread_grp_fu_849_p00);
    sensitive << ( p_Val2_18_reg_970_pp0_iter5_reg );

    SC_METHOD(thread_grp_fu_849_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_fu_577_p1 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_grp_fu_855_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_855_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_fu_577_p1 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_grp_fu_861_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_861_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_2_reg_1089 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_grp_fu_861_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_583_p1 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_grp_fu_867_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_grp_fu_867_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln1116_reg_1077 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_grp_fu_867_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln1118_1_fu_583_p1 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_i_fu_300_p2);
    sensitive << ( ap_phi_mux_i2_0_i_phi_fu_250_p4 );

    SC_METHOD(thread_icmp_ln87_fu_294_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i2_0_i_phi_fu_250_p4 );

    SC_METHOD(thread_icmp_ln91_fu_306_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln87_fu_294_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i2_0_i_phi_fu_250_p4 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_io_acc_block_signal_op161);
    sensitive << ( real_spectrum_lo_V_M_real_V_full_n );
    sensitive << ( real_spectrum_lo_V_M_imag_V_full_n );

    SC_METHOD(thread_lhs_V_4_fu_387_p1);
    sensitive << ( p_Val2_1_reg_953 );

    SC_METHOD(thread_lhs_V_fu_354_p1);
    sensitive << ( p_Val2_s_reg_946 );

    SC_METHOD(thread_p_Val2_15_fu_595_p4);
    sensitive << ( ret_V_5_reg_1116 );

    SC_METHOD(thread_p_Val2_4_fu_338_p2);
    sensitive << ( p_Val2_2_reg_926 );

    SC_METHOD(thread_p_r_V_fu_586_p4);
    sensitive << ( ret_V_4_reg_1111 );

    SC_METHOD(thread_r_V_fu_489_p2);
    sensitive << ( ret_V_2_reg_1010 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_0_address0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln111_fu_844_p1 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_0_ce0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_0_d0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( select_ln1148_reg_1231 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_0_we0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_1_address0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln111_fu_844_p1 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_1_ce0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_1_d0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( select_ln1148_5_reg_1236 );

    SC_METHOD(thread_real_spectrum_hi_buf_i_1_we0);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_spectrum_lo_V_M_imag_V_blk_n);
    sensitive << ( real_spectrum_lo_V_M_imag_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );

    SC_METHOD(thread_real_spectrum_lo_V_M_imag_V_din);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( tmp_M_imag_V_reg_1226 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_real_spectrum_lo_V_M_imag_V_write);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_spectrum_lo_V_M_real_V_blk_n);
    sensitive << ( real_spectrum_lo_V_M_real_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );

    SC_METHOD(thread_real_spectrum_lo_V_M_real_V_din);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( tmp_M_real_V_reg_1221 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_real_spectrum_lo_V_M_real_V_write);
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_reg_883_pp0_iter13_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_ret_V_1_fu_390_p2);
    sensitive << ( lhs_V_4_fu_387_p1 );
    sensitive << ( rhs_V_3_fu_351_p1 );

    SC_METHOD(thread_ret_V_2_fu_396_p2);
    sensitive << ( lhs_V_4_fu_387_p1 );
    sensitive << ( rhs_V_3_fu_351_p1 );

    SC_METHOD(thread_ret_V_3_fu_363_p2);
    sensitive << ( lhs_V_fu_354_p1 );
    sensitive << ( rhs_V_fu_348_p1 );

    SC_METHOD(thread_ret_V_fu_357_p2);
    sensitive << ( lhs_V_fu_354_p1 );
    sensitive << ( rhs_V_fu_348_p1 );

    SC_METHOD(thread_rhs_V_3_fu_351_p1);
    sensitive << ( p_Val2_4_reg_965 );

    SC_METHOD(thread_rhs_V_fu_348_p1);
    sensitive << ( p_Val2_3_reg_960 );

    SC_METHOD(thread_select_ln1148_3_fu_517_p3);
    sensitive << ( tmp_3_fu_494_p3 );
    sensitive << ( sub_ln1148_4_fu_502_p2 );
    sensitive << ( trunc_ln1148_8_fu_507_p4 );

    SC_METHOD(thread_select_ln1148_4_fu_568_p3);
    sensitive << ( tmp_4_reg_1030_pp0_iter5_reg );
    sensitive << ( trunc_ln1148_3_reg_1035_pp0_iter5_reg );
    sensitive << ( sub_ln1148_6_fu_563_p2 );

    SC_METHOD(thread_select_ln1148_5_fu_837_p3);
    sensitive << ( tmp_8_reg_1206 );
    sensitive << ( sub_ln1148_14_fu_832_p2 );
    sensitive << ( sext_ln1148_7_fu_829_p1 );

    SC_METHOD(thread_select_ln1148_fu_822_p3);
    sensitive << ( tmp_7_reg_1191 );
    sensitive << ( sub_ln1148_12_fu_817_p2 );
    sensitive << ( sext_ln1148_5_fu_814_p1 );

    SC_METHOD(thread_sext_ln1118_1_fu_583_p1);
    sensitive << ( select_ln1148_4_reg_1072 );

    SC_METHOD(thread_sext_ln1118_2_fu_580_p1);
    sensitive << ( p_Val2_19_reg_975_pp0_iter5_reg );

    SC_METHOD(thread_sext_ln1118_fu_577_p1);
    sensitive << ( select_ln1148_3_reg_1050 );

    SC_METHOD(thread_sext_ln1148_1_fu_784_p1);
    sensitive << ( trunc_ln1148_9_reg_1171 );

    SC_METHOD(thread_sext_ln1148_2_fu_640_p1);
    sensitive << ( ap_phi_reg_pp0_iter12_t_V_5_reg_276 );

    SC_METHOD(thread_sext_ln1148_3_fu_799_p1);
    sensitive << ( trunc_ln1148_11_reg_1186 );

    SC_METHOD(thread_sext_ln1148_4_fu_636_p1);
    sensitive << ( ap_phi_reg_pp0_iter12_t_V_6_reg_267 );

    SC_METHOD(thread_sext_ln1148_5_fu_814_p1);
    sensitive << ( trunc_ln1148_13_reg_1201 );

    SC_METHOD(thread_sext_ln1148_6_fu_632_p1);
    sensitive << ( ap_phi_reg_pp0_iter12_t_V_7_reg_258 );

    SC_METHOD(thread_sext_ln1148_7_fu_829_p1);
    sensitive << ( trunc_ln1148_15_reg_1216 );

    SC_METHOD(thread_sext_ln1148_fu_644_p1);
    sensitive << ( ap_phi_reg_pp0_iter12_t_V_4_reg_285 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sub_ln111_fu_343_p2);
    sensitive << ( trunc_ln111_reg_941 );

    SC_METHOD(thread_sub_ln1148_10_fu_802_p2);
    sensitive << ( trunc_ln1148_10_reg_1181 );

    SC_METHOD(thread_sub_ln1148_11_fu_724_p2);
    sensitive << ( sext_ln1148_4_fu_636_p1 );

    SC_METHOD(thread_sub_ln1148_12_fu_817_p2);
    sensitive << ( trunc_ln1148_12_reg_1196 );

    SC_METHOD(thread_sub_ln1148_13_fu_758_p2);
    sensitive << ( sext_ln1148_6_fu_632_p1 );

    SC_METHOD(thread_sub_ln1148_14_fu_832_p2);
    sensitive << ( trunc_ln1148_14_reg_1211 );

    SC_METHOD(thread_sub_ln1148_1_fu_541_p2);
    sensitive << ( trunc_ln1148_1_reg_1040 );

    SC_METHOD(thread_sub_ln1148_2_fu_473_p2);
    sensitive << ( zext_ln1148_1_fu_470_p1 );

    SC_METHOD(thread_sub_ln1148_3_fu_552_p2);
    sensitive << ( trunc_ln1148_4_reg_1045 );

    SC_METHOD(thread_sub_ln1148_4_fu_502_p2);
    sensitive << ( trunc_ln1148_7_reg_1025 );

    SC_METHOD(thread_sub_ln1148_5_fu_525_p2);
    sensitive << ( zext_ln1148_2_fu_451_p1 );

    SC_METHOD(thread_sub_ln1148_6_fu_563_p2);
    sensitive << ( trunc_ln1148_s_reg_1055 );

    SC_METHOD(thread_sub_ln1148_7_fu_656_p2);
    sensitive << ( sext_ln1148_fu_644_p1 );

    SC_METHOD(thread_sub_ln1148_8_fu_787_p2);
    sensitive << ( trunc_ln1148_6_reg_1166 );

    SC_METHOD(thread_sub_ln1148_9_fu_690_p2);
    sensitive << ( sext_ln1148_2_fu_640_p1 );

    SC_METHOD(thread_sub_ln1148_fu_454_p2);
    sensitive << ( zext_ln1148_fu_448_p1 );

    SC_METHOD(thread_sub_ln96_fu_316_p2);
    sensitive << ( trunc_ln96_fu_312_p1 );

    SC_METHOD(thread_tmp_3_fu_494_p3);
    sensitive << ( r_V_fu_489_p2 );

    SC_METHOD(thread_tmp_M_imag_V_fu_807_p3);
    sensitive << ( tmp_6_reg_1176 );
    sensitive << ( sub_ln1148_10_fu_802_p2 );
    sensitive << ( sext_ln1148_3_fu_799_p1 );

    SC_METHOD(thread_tmp_M_real_V_fu_792_p3);
    sensitive << ( tmp_5_reg_1161 );
    sensitive << ( sub_ln1148_8_fu_787_p2 );
    sensitive << ( sext_ln1148_1_fu_784_p1 );

    SC_METHOD(thread_trunc_ln111_fu_334_p1);
    sensitive << ( i2_0_i_reg_246_pp0_iter1_reg );

    SC_METHOD(thread_trunc_ln1148_8_fu_507_p4);
    sensitive << ( r_V_fu_489_p2 );

    SC_METHOD(thread_trunc_ln96_fu_312_p1);
    sensitive << ( ap_phi_mux_i2_0_i_phi_fu_250_p4 );

    SC_METHOD(thread_twid_rom_0_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln1265_fu_326_p1 );

    SC_METHOD(thread_twid_rom_0_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_twid_rom_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln1265_fu_326_p1 );

    SC_METHOD(thread_twid_rom_1_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_zext_ln1116_fu_574_p1);
    sensitive << ( p_Val2_18_reg_970_pp0_iter5_reg );

    SC_METHOD(thread_zext_ln111_fu_844_p1);
    sensitive << ( sub_ln111_reg_980_pp0_iter13_reg );

    SC_METHOD(thread_zext_ln1148_1_fu_470_p1);
    sensitive << ( ret_V_1_reg_1005 );

    SC_METHOD(thread_zext_ln1148_2_fu_451_p1);
    sensitive << ( ret_V_3_reg_990 );

    SC_METHOD(thread_zext_ln1148_fu_448_p1);
    sensitive << ( ret_V_reg_985 );

    SC_METHOD(thread_zext_ln1265_fu_326_p1);
    sensitive << ( i2_0_i_reg_246_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln96_fu_322_p1);
    sensitive << ( sub_ln96_reg_896 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter14 );
    sensitive << ( icmp_ln87_fu_294_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter13 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter13 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Loop_realfft_be_desc_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_real_V_din, "(port)real_spectrum_lo_V_M_real_V_din");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_real_V_full_n, "(port)real_spectrum_lo_V_M_real_V_full_n");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_real_V_write, "(port)real_spectrum_lo_V_M_real_V_write");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_imag_V_din, "(port)real_spectrum_lo_V_M_imag_V_din");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_imag_V_full_n, "(port)real_spectrum_lo_V_M_imag_V_full_n");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_imag_V_write, "(port)real_spectrum_lo_V_M_imag_V_write");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_0_address0, "(port)real_spectrum_hi_buf_i_0_address0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_0_ce0, "(port)real_spectrum_hi_buf_i_0_ce0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_0_we0, "(port)real_spectrum_hi_buf_i_0_we0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_0_d0, "(port)real_spectrum_hi_buf_i_0_d0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_1_address0, "(port)real_spectrum_hi_buf_i_1_address0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_1_ce0, "(port)real_spectrum_hi_buf_i_1_ce0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_1_we0, "(port)real_spectrum_hi_buf_i_1_we0");
    sc_trace(mVcdFile, real_spectrum_hi_buf_i_1_d0, "(port)real_spectrum_hi_buf_i_1_d0");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_address0, "(port)descramble_buf_1_M_real_V_address0");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_ce0, "(port)descramble_buf_1_M_real_V_ce0");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_q0, "(port)descramble_buf_1_M_real_V_q0");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_address1, "(port)descramble_buf_1_M_real_V_address1");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_ce1, "(port)descramble_buf_1_M_real_V_ce1");
    sc_trace(mVcdFile, descramble_buf_1_M_real_V_q1, "(port)descramble_buf_1_M_real_V_q1");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_address0, "(port)descramble_buf_1_M_imag_V_address0");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_ce0, "(port)descramble_buf_1_M_imag_V_ce0");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_q0, "(port)descramble_buf_1_M_imag_V_q0");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_address1, "(port)descramble_buf_1_M_imag_V_address1");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_ce1, "(port)descramble_buf_1_M_imag_V_ce1");
    sc_trace(mVcdFile, descramble_buf_1_M_imag_V_q1, "(port)descramble_buf_1_M_imag_V_q1");
    sc_trace(mVcdFile, descramble_buf_0_M_real_V_address0, "(port)descramble_buf_0_M_real_V_address0");
    sc_trace(mVcdFile, descramble_buf_0_M_real_V_ce0, "(port)descramble_buf_0_M_real_V_ce0");
    sc_trace(mVcdFile, descramble_buf_0_M_real_V_q0, "(port)descramble_buf_0_M_real_V_q0");
    sc_trace(mVcdFile, descramble_buf_0_M_imag_V_address0, "(port)descramble_buf_0_M_imag_V_address0");
    sc_trace(mVcdFile, descramble_buf_0_M_imag_V_ce0, "(port)descramble_buf_0_M_imag_V_ce0");
    sc_trace(mVcdFile, descramble_buf_0_M_imag_V_q0, "(port)descramble_buf_0_M_imag_V_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, twid_rom_0_address0, "twid_rom_0_address0");
    sc_trace(mVcdFile, twid_rom_0_ce0, "twid_rom_0_ce0");
    sc_trace(mVcdFile, twid_rom_0_q0, "twid_rom_0_q0");
    sc_trace(mVcdFile, twid_rom_1_address0, "twid_rom_1_address0");
    sc_trace(mVcdFile, twid_rom_1_ce0, "twid_rom_1_ce0");
    sc_trace(mVcdFile, twid_rom_1_q0, "twid_rom_1_q0");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_real_V_blk_n, "real_spectrum_lo_V_M_real_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter14, "ap_enable_reg_pp0_iter14");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln87_reg_883, "icmp_ln87_reg_883");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter13_reg, "icmp_ln87_reg_883_pp0_iter13_reg");
    sc_trace(mVcdFile, real_spectrum_lo_V_M_imag_V_blk_n, "real_spectrum_lo_V_M_imag_V_blk_n");
    sc_trace(mVcdFile, i2_0_i_reg_246, "i2_0_i_reg_246");
    sc_trace(mVcdFile, i2_0_i_reg_246_pp0_iter1_reg, "i2_0_i_reg_246_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter5, "ap_block_state7_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter6, "ap_block_state8_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter7, "ap_block_state9_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter8, "ap_block_state10_pp0_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter9, "ap_block_state11_pp0_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter10, "ap_block_state12_pp0_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter11, "ap_block_state13_pp0_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage0_iter12, "ap_block_state14_pp0_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage0_iter13, "ap_block_state15_pp0_stage0_iter13");
    sc_trace(mVcdFile, io_acc_block_signal_op161, "io_acc_block_signal_op161");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage0_iter14, "ap_block_state16_pp0_stage0_iter14");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, icmp_ln87_fu_294_p2, "icmp_ln87_fu_294_p2");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter1_reg, "icmp_ln87_reg_883_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter2_reg, "icmp_ln87_reg_883_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter3_reg, "icmp_ln87_reg_883_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter4_reg, "icmp_ln87_reg_883_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter5_reg, "icmp_ln87_reg_883_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter6_reg, "icmp_ln87_reg_883_pp0_iter6_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter7_reg, "icmp_ln87_reg_883_pp0_iter7_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter8_reg, "icmp_ln87_reg_883_pp0_iter8_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter9_reg, "icmp_ln87_reg_883_pp0_iter9_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter10_reg, "icmp_ln87_reg_883_pp0_iter10_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter11_reg, "icmp_ln87_reg_883_pp0_iter11_reg");
    sc_trace(mVcdFile, icmp_ln87_reg_883_pp0_iter12_reg, "icmp_ln87_reg_883_pp0_iter12_reg");
    sc_trace(mVcdFile, i_fu_300_p2, "i_fu_300_p2");
    sc_trace(mVcdFile, i_reg_887, "i_reg_887");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln91_fu_306_p2, "icmp_ln91_fu_306_p2");
    sc_trace(mVcdFile, icmp_ln91_reg_892, "icmp_ln91_reg_892");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter1_reg, "icmp_ln91_reg_892_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter2_reg, "icmp_ln91_reg_892_pp0_iter2_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter3_reg, "icmp_ln91_reg_892_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter4_reg, "icmp_ln91_reg_892_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter5_reg, "icmp_ln91_reg_892_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter6_reg, "icmp_ln91_reg_892_pp0_iter6_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter7_reg, "icmp_ln91_reg_892_pp0_iter7_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter8_reg, "icmp_ln91_reg_892_pp0_iter8_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter9_reg, "icmp_ln91_reg_892_pp0_iter9_reg");
    sc_trace(mVcdFile, icmp_ln91_reg_892_pp0_iter10_reg, "icmp_ln91_reg_892_pp0_iter10_reg");
    sc_trace(mVcdFile, sub_ln96_fu_316_p2, "sub_ln96_fu_316_p2");
    sc_trace(mVcdFile, sub_ln96_reg_896, "sub_ln96_reg_896");
    sc_trace(mVcdFile, zext_ln96_fu_322_p1, "zext_ln96_fu_322_p1");
    sc_trace(mVcdFile, zext_ln96_reg_901, "zext_ln96_reg_901");
    sc_trace(mVcdFile, p_Val2_2_reg_926, "p_Val2_2_reg_926");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, trunc_ln111_fu_334_p1, "trunc_ln111_fu_334_p1");
    sc_trace(mVcdFile, trunc_ln111_reg_941, "trunc_ln111_reg_941");
    sc_trace(mVcdFile, p_Val2_s_reg_946, "p_Val2_s_reg_946");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter4_reg, "p_Val2_s_reg_946_pp0_iter4_reg");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter5_reg, "p_Val2_s_reg_946_pp0_iter5_reg");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter6_reg, "p_Val2_s_reg_946_pp0_iter6_reg");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter7_reg, "p_Val2_s_reg_946_pp0_iter7_reg");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter8_reg, "p_Val2_s_reg_946_pp0_iter8_reg");
    sc_trace(mVcdFile, p_Val2_s_reg_946_pp0_iter9_reg, "p_Val2_s_reg_946_pp0_iter9_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953, "p_Val2_1_reg_953");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter4_reg, "p_Val2_1_reg_953_pp0_iter4_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter5_reg, "p_Val2_1_reg_953_pp0_iter5_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter6_reg, "p_Val2_1_reg_953_pp0_iter6_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter7_reg, "p_Val2_1_reg_953_pp0_iter7_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter8_reg, "p_Val2_1_reg_953_pp0_iter8_reg");
    sc_trace(mVcdFile, p_Val2_1_reg_953_pp0_iter9_reg, "p_Val2_1_reg_953_pp0_iter9_reg");
    sc_trace(mVcdFile, p_Val2_3_reg_960, "p_Val2_3_reg_960");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, p_Val2_4_fu_338_p2, "p_Val2_4_fu_338_p2");
    sc_trace(mVcdFile, p_Val2_4_reg_965, "p_Val2_4_reg_965");
    sc_trace(mVcdFile, p_Val2_18_reg_970, "p_Val2_18_reg_970");
    sc_trace(mVcdFile, p_Val2_18_reg_970_pp0_iter4_reg, "p_Val2_18_reg_970_pp0_iter4_reg");
    sc_trace(mVcdFile, p_Val2_18_reg_970_pp0_iter5_reg, "p_Val2_18_reg_970_pp0_iter5_reg");
    sc_trace(mVcdFile, p_Val2_19_reg_975, "p_Val2_19_reg_975");
    sc_trace(mVcdFile, p_Val2_19_reg_975_pp0_iter4_reg, "p_Val2_19_reg_975_pp0_iter4_reg");
    sc_trace(mVcdFile, p_Val2_19_reg_975_pp0_iter5_reg, "p_Val2_19_reg_975_pp0_iter5_reg");
    sc_trace(mVcdFile, sub_ln111_fu_343_p2, "sub_ln111_fu_343_p2");
    sc_trace(mVcdFile, sub_ln111_reg_980, "sub_ln111_reg_980");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter4_reg, "sub_ln111_reg_980_pp0_iter4_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter5_reg, "sub_ln111_reg_980_pp0_iter5_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter6_reg, "sub_ln111_reg_980_pp0_iter6_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter7_reg, "sub_ln111_reg_980_pp0_iter7_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter8_reg, "sub_ln111_reg_980_pp0_iter8_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter9_reg, "sub_ln111_reg_980_pp0_iter9_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter10_reg, "sub_ln111_reg_980_pp0_iter10_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter11_reg, "sub_ln111_reg_980_pp0_iter11_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter12_reg, "sub_ln111_reg_980_pp0_iter12_reg");
    sc_trace(mVcdFile, sub_ln111_reg_980_pp0_iter13_reg, "sub_ln111_reg_980_pp0_iter13_reg");
    sc_trace(mVcdFile, ret_V_fu_357_p2, "ret_V_fu_357_p2");
    sc_trace(mVcdFile, ret_V_reg_985, "ret_V_reg_985");
    sc_trace(mVcdFile, ret_V_3_fu_363_p2, "ret_V_3_fu_363_p2");
    sc_trace(mVcdFile, ret_V_3_reg_990, "ret_V_3_reg_990");
    sc_trace(mVcdFile, tmp_reg_995, "tmp_reg_995");
    sc_trace(mVcdFile, tmp_reg_995_pp0_iter5_reg, "tmp_reg_995_pp0_iter5_reg");
    sc_trace(mVcdFile, trunc_ln1148_2_reg_1000, "trunc_ln1148_2_reg_1000");
    sc_trace(mVcdFile, trunc_ln1148_2_reg_1000_pp0_iter5_reg, "trunc_ln1148_2_reg_1000_pp0_iter5_reg");
    sc_trace(mVcdFile, ret_V_1_fu_390_p2, "ret_V_1_fu_390_p2");
    sc_trace(mVcdFile, ret_V_1_reg_1005, "ret_V_1_reg_1005");
    sc_trace(mVcdFile, ret_V_2_fu_396_p2, "ret_V_2_fu_396_p2");
    sc_trace(mVcdFile, ret_V_2_reg_1010, "ret_V_2_reg_1010");
    sc_trace(mVcdFile, tmp_2_reg_1015, "tmp_2_reg_1015");
    sc_trace(mVcdFile, tmp_2_reg_1015_pp0_iter5_reg, "tmp_2_reg_1015_pp0_iter5_reg");
    sc_trace(mVcdFile, trunc_ln1148_5_reg_1020, "trunc_ln1148_5_reg_1020");
    sc_trace(mVcdFile, trunc_ln1148_5_reg_1020_pp0_iter5_reg, "trunc_ln1148_5_reg_1020_pp0_iter5_reg");
    sc_trace(mVcdFile, trunc_ln1148_7_reg_1025, "trunc_ln1148_7_reg_1025");
    sc_trace(mVcdFile, tmp_4_reg_1030, "tmp_4_reg_1030");
    sc_trace(mVcdFile, tmp_4_reg_1030_pp0_iter5_reg, "tmp_4_reg_1030_pp0_iter5_reg");
    sc_trace(mVcdFile, trunc_ln1148_3_reg_1035, "trunc_ln1148_3_reg_1035");
    sc_trace(mVcdFile, trunc_ln1148_3_reg_1035_pp0_iter5_reg, "trunc_ln1148_3_reg_1035_pp0_iter5_reg");
    sc_trace(mVcdFile, trunc_ln1148_1_reg_1040, "trunc_ln1148_1_reg_1040");
    sc_trace(mVcdFile, trunc_ln1148_4_reg_1045, "trunc_ln1148_4_reg_1045");
    sc_trace(mVcdFile, select_ln1148_3_fu_517_p3, "select_ln1148_3_fu_517_p3");
    sc_trace(mVcdFile, select_ln1148_3_reg_1050, "select_ln1148_3_reg_1050");
    sc_trace(mVcdFile, trunc_ln1148_s_reg_1055, "trunc_ln1148_s_reg_1055");
    sc_trace(mVcdFile, f_M_real_V_fu_546_p3, "f_M_real_V_fu_546_p3");
    sc_trace(mVcdFile, f_M_real_V_reg_1060, "f_M_real_V_reg_1060");
    sc_trace(mVcdFile, f_M_real_V_reg_1060_pp0_iter7_reg, "f_M_real_V_reg_1060_pp0_iter7_reg");
    sc_trace(mVcdFile, f_M_real_V_reg_1060_pp0_iter8_reg, "f_M_real_V_reg_1060_pp0_iter8_reg");
    sc_trace(mVcdFile, f_M_real_V_reg_1060_pp0_iter9_reg, "f_M_real_V_reg_1060_pp0_iter9_reg");
    sc_trace(mVcdFile, f_M_imag_V_fu_557_p3, "f_M_imag_V_fu_557_p3");
    sc_trace(mVcdFile, f_M_imag_V_reg_1066, "f_M_imag_V_reg_1066");
    sc_trace(mVcdFile, f_M_imag_V_reg_1066_pp0_iter7_reg, "f_M_imag_V_reg_1066_pp0_iter7_reg");
    sc_trace(mVcdFile, f_M_imag_V_reg_1066_pp0_iter8_reg, "f_M_imag_V_reg_1066_pp0_iter8_reg");
    sc_trace(mVcdFile, f_M_imag_V_reg_1066_pp0_iter9_reg, "f_M_imag_V_reg_1066_pp0_iter9_reg");
    sc_trace(mVcdFile, select_ln1148_4_fu_568_p3, "select_ln1148_4_fu_568_p3");
    sc_trace(mVcdFile, select_ln1148_4_reg_1072, "select_ln1148_4_reg_1072");
    sc_trace(mVcdFile, zext_ln1116_fu_574_p1, "zext_ln1116_fu_574_p1");
    sc_trace(mVcdFile, zext_ln1116_reg_1077, "zext_ln1116_reg_1077");
    sc_trace(mVcdFile, sext_ln1118_fu_577_p1, "sext_ln1118_fu_577_p1");
    sc_trace(mVcdFile, sext_ln1118_2_fu_580_p1, "sext_ln1118_2_fu_580_p1");
    sc_trace(mVcdFile, sext_ln1118_2_reg_1089, "sext_ln1118_2_reg_1089");
    sc_trace(mVcdFile, sext_ln1118_1_fu_583_p1, "sext_ln1118_1_fu_583_p1");
    sc_trace(mVcdFile, grp_fu_849_p2, "grp_fu_849_p2");
    sc_trace(mVcdFile, r_V_1_reg_1101, "r_V_1_reg_1101");
    sc_trace(mVcdFile, grp_fu_855_p2, "grp_fu_855_p2");
    sc_trace(mVcdFile, mul_ln1192_reg_1106, "mul_ln1192_reg_1106");
    sc_trace(mVcdFile, grp_fu_861_p3, "grp_fu_861_p3");
    sc_trace(mVcdFile, ret_V_4_reg_1111, "ret_V_4_reg_1111");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, grp_fu_867_p3, "grp_fu_867_p3");
    sc_trace(mVcdFile, ret_V_5_reg_1116, "ret_V_5_reg_1116");
    sc_trace(mVcdFile, cdata1_M_real_V_1_fu_604_p2, "cdata1_M_real_V_1_fu_604_p2");
    sc_trace(mVcdFile, cdata1_M_real_V_1_reg_1121, "cdata1_M_real_V_1_reg_1121");
    sc_trace(mVcdFile, cdata1_M_imag_V_1_fu_609_p2, "cdata1_M_imag_V_1_fu_609_p2");
    sc_trace(mVcdFile, cdata1_M_imag_V_1_reg_1126, "cdata1_M_imag_V_1_reg_1126");
    sc_trace(mVcdFile, cdata2_M_real_V_1_fu_614_p2, "cdata2_M_real_V_1_fu_614_p2");
    sc_trace(mVcdFile, cdata2_M_real_V_1_reg_1131, "cdata2_M_real_V_1_reg_1131");
    sc_trace(mVcdFile, cdata2_M_imag_V_1_fu_619_p2, "cdata2_M_imag_V_1_fu_619_p2");
    sc_trace(mVcdFile, cdata2_M_imag_V_1_reg_1136, "cdata2_M_imag_V_1_reg_1136");
    sc_trace(mVcdFile, cdata1_M_real_V_fu_624_p2, "cdata1_M_real_V_fu_624_p2");
    sc_trace(mVcdFile, cdata1_M_real_V_reg_1141, "cdata1_M_real_V_reg_1141");
    sc_trace(mVcdFile, cdata1_M_imag_V_fu_628_p2, "cdata1_M_imag_V_fu_628_p2");
    sc_trace(mVcdFile, cdata1_M_imag_V_reg_1146, "cdata1_M_imag_V_reg_1146");
    sc_trace(mVcdFile, cdata2_M_real_V_reg_1151, "cdata2_M_real_V_reg_1151");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, cdata2_M_imag_V_reg_1156, "cdata2_M_imag_V_reg_1156");
    sc_trace(mVcdFile, tmp_5_reg_1161, "tmp_5_reg_1161");
    sc_trace(mVcdFile, trunc_ln1148_6_reg_1166, "trunc_ln1148_6_reg_1166");
    sc_trace(mVcdFile, trunc_ln1148_9_reg_1171, "trunc_ln1148_9_reg_1171");
    sc_trace(mVcdFile, tmp_6_reg_1176, "tmp_6_reg_1176");
    sc_trace(mVcdFile, trunc_ln1148_10_reg_1181, "trunc_ln1148_10_reg_1181");
    sc_trace(mVcdFile, trunc_ln1148_11_reg_1186, "trunc_ln1148_11_reg_1186");
    sc_trace(mVcdFile, tmp_7_reg_1191, "tmp_7_reg_1191");
    sc_trace(mVcdFile, trunc_ln1148_12_reg_1196, "trunc_ln1148_12_reg_1196");
    sc_trace(mVcdFile, trunc_ln1148_13_reg_1201, "trunc_ln1148_13_reg_1201");
    sc_trace(mVcdFile, tmp_8_reg_1206, "tmp_8_reg_1206");
    sc_trace(mVcdFile, trunc_ln1148_14_reg_1211, "trunc_ln1148_14_reg_1211");
    sc_trace(mVcdFile, trunc_ln1148_15_reg_1216, "trunc_ln1148_15_reg_1216");
    sc_trace(mVcdFile, tmp_M_real_V_fu_792_p3, "tmp_M_real_V_fu_792_p3");
    sc_trace(mVcdFile, tmp_M_real_V_reg_1221, "tmp_M_real_V_reg_1221");
    sc_trace(mVcdFile, tmp_M_imag_V_fu_807_p3, "tmp_M_imag_V_fu_807_p3");
    sc_trace(mVcdFile, tmp_M_imag_V_reg_1226, "tmp_M_imag_V_reg_1226");
    sc_trace(mVcdFile, select_ln1148_fu_822_p3, "select_ln1148_fu_822_p3");
    sc_trace(mVcdFile, select_ln1148_reg_1231, "select_ln1148_reg_1231");
    sc_trace(mVcdFile, select_ln1148_5_fu_837_p3, "select_ln1148_5_fu_837_p3");
    sc_trace(mVcdFile, select_ln1148_5_reg_1236, "select_ln1148_5_reg_1236");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter11, "ap_enable_reg_pp0_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter12, "ap_enable_reg_pp0_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter13, "ap_enable_reg_pp0_iter13");
    sc_trace(mVcdFile, ap_phi_mux_i2_0_i_phi_fu_250_p4, "ap_phi_mux_i2_0_i_phi_fu_250_p4");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_t_V_7_reg_258, "ap_phi_reg_pp0_iter0_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_t_V_7_reg_258, "ap_phi_reg_pp0_iter1_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_t_V_7_reg_258, "ap_phi_reg_pp0_iter2_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter3_t_V_7_reg_258, "ap_phi_reg_pp0_iter3_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter4_t_V_7_reg_258, "ap_phi_reg_pp0_iter4_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter5_t_V_7_reg_258, "ap_phi_reg_pp0_iter5_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_t_V_7_reg_258, "ap_phi_reg_pp0_iter6_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter7_t_V_7_reg_258, "ap_phi_reg_pp0_iter7_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter8_t_V_7_reg_258, "ap_phi_reg_pp0_iter8_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter9_t_V_7_reg_258, "ap_phi_reg_pp0_iter9_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter10_t_V_7_reg_258, "ap_phi_reg_pp0_iter10_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter11_t_V_7_reg_258, "ap_phi_reg_pp0_iter11_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter12_t_V_7_reg_258, "ap_phi_reg_pp0_iter12_t_V_7_reg_258");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_t_V_6_reg_267, "ap_phi_reg_pp0_iter0_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_t_V_6_reg_267, "ap_phi_reg_pp0_iter1_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_t_V_6_reg_267, "ap_phi_reg_pp0_iter2_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter3_t_V_6_reg_267, "ap_phi_reg_pp0_iter3_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter4_t_V_6_reg_267, "ap_phi_reg_pp0_iter4_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter5_t_V_6_reg_267, "ap_phi_reg_pp0_iter5_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_t_V_6_reg_267, "ap_phi_reg_pp0_iter6_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter7_t_V_6_reg_267, "ap_phi_reg_pp0_iter7_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter8_t_V_6_reg_267, "ap_phi_reg_pp0_iter8_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter9_t_V_6_reg_267, "ap_phi_reg_pp0_iter9_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter10_t_V_6_reg_267, "ap_phi_reg_pp0_iter10_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter11_t_V_6_reg_267, "ap_phi_reg_pp0_iter11_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter12_t_V_6_reg_267, "ap_phi_reg_pp0_iter12_t_V_6_reg_267");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_t_V_5_reg_276, "ap_phi_reg_pp0_iter0_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_t_V_5_reg_276, "ap_phi_reg_pp0_iter1_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_t_V_5_reg_276, "ap_phi_reg_pp0_iter2_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter3_t_V_5_reg_276, "ap_phi_reg_pp0_iter3_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter4_t_V_5_reg_276, "ap_phi_reg_pp0_iter4_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter5_t_V_5_reg_276, "ap_phi_reg_pp0_iter5_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_t_V_5_reg_276, "ap_phi_reg_pp0_iter6_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter7_t_V_5_reg_276, "ap_phi_reg_pp0_iter7_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter8_t_V_5_reg_276, "ap_phi_reg_pp0_iter8_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter9_t_V_5_reg_276, "ap_phi_reg_pp0_iter9_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter10_t_V_5_reg_276, "ap_phi_reg_pp0_iter10_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter11_t_V_5_reg_276, "ap_phi_reg_pp0_iter11_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter12_t_V_5_reg_276, "ap_phi_reg_pp0_iter12_t_V_5_reg_276");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_t_V_4_reg_285, "ap_phi_reg_pp0_iter0_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_t_V_4_reg_285, "ap_phi_reg_pp0_iter1_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter2_t_V_4_reg_285, "ap_phi_reg_pp0_iter2_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter3_t_V_4_reg_285, "ap_phi_reg_pp0_iter3_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter4_t_V_4_reg_285, "ap_phi_reg_pp0_iter4_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter5_t_V_4_reg_285, "ap_phi_reg_pp0_iter5_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter6_t_V_4_reg_285, "ap_phi_reg_pp0_iter6_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter7_t_V_4_reg_285, "ap_phi_reg_pp0_iter7_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter8_t_V_4_reg_285, "ap_phi_reg_pp0_iter8_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter9_t_V_4_reg_285, "ap_phi_reg_pp0_iter9_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter10_t_V_4_reg_285, "ap_phi_reg_pp0_iter10_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter11_t_V_4_reg_285, "ap_phi_reg_pp0_iter11_t_V_4_reg_285");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter12_t_V_4_reg_285, "ap_phi_reg_pp0_iter12_t_V_4_reg_285");
    sc_trace(mVcdFile, zext_ln1265_fu_326_p1, "zext_ln1265_fu_326_p1");
    sc_trace(mVcdFile, zext_ln111_fu_844_p1, "zext_ln111_fu_844_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, trunc_ln96_fu_312_p1, "trunc_ln96_fu_312_p1");
    sc_trace(mVcdFile, lhs_V_fu_354_p1, "lhs_V_fu_354_p1");
    sc_trace(mVcdFile, rhs_V_fu_348_p1, "rhs_V_fu_348_p1");
    sc_trace(mVcdFile, lhs_V_4_fu_387_p1, "lhs_V_4_fu_387_p1");
    sc_trace(mVcdFile, rhs_V_3_fu_351_p1, "rhs_V_3_fu_351_p1");
    sc_trace(mVcdFile, zext_ln1148_fu_448_p1, "zext_ln1148_fu_448_p1");
    sc_trace(mVcdFile, sub_ln1148_fu_454_p2, "sub_ln1148_fu_454_p2");
    sc_trace(mVcdFile, zext_ln1148_1_fu_470_p1, "zext_ln1148_1_fu_470_p1");
    sc_trace(mVcdFile, sub_ln1148_2_fu_473_p2, "sub_ln1148_2_fu_473_p2");
    sc_trace(mVcdFile, r_V_fu_489_p2, "r_V_fu_489_p2");
    sc_trace(mVcdFile, tmp_3_fu_494_p3, "tmp_3_fu_494_p3");
    sc_trace(mVcdFile, sub_ln1148_4_fu_502_p2, "sub_ln1148_4_fu_502_p2");
    sc_trace(mVcdFile, trunc_ln1148_8_fu_507_p4, "trunc_ln1148_8_fu_507_p4");
    sc_trace(mVcdFile, zext_ln1148_2_fu_451_p1, "zext_ln1148_2_fu_451_p1");
    sc_trace(mVcdFile, sub_ln1148_5_fu_525_p2, "sub_ln1148_5_fu_525_p2");
    sc_trace(mVcdFile, sub_ln1148_1_fu_541_p2, "sub_ln1148_1_fu_541_p2");
    sc_trace(mVcdFile, sub_ln1148_3_fu_552_p2, "sub_ln1148_3_fu_552_p2");
    sc_trace(mVcdFile, sub_ln1148_6_fu_563_p2, "sub_ln1148_6_fu_563_p2");
    sc_trace(mVcdFile, p_r_V_fu_586_p4, "p_r_V_fu_586_p4");
    sc_trace(mVcdFile, p_Val2_15_fu_595_p4, "p_Val2_15_fu_595_p4");
    sc_trace(mVcdFile, sext_ln1148_fu_644_p1, "sext_ln1148_fu_644_p1");
    sc_trace(mVcdFile, sub_ln1148_7_fu_656_p2, "sub_ln1148_7_fu_656_p2");
    sc_trace(mVcdFile, sext_ln1148_2_fu_640_p1, "sext_ln1148_2_fu_640_p1");
    sc_trace(mVcdFile, sub_ln1148_9_fu_690_p2, "sub_ln1148_9_fu_690_p2");
    sc_trace(mVcdFile, sext_ln1148_4_fu_636_p1, "sext_ln1148_4_fu_636_p1");
    sc_trace(mVcdFile, sub_ln1148_11_fu_724_p2, "sub_ln1148_11_fu_724_p2");
    sc_trace(mVcdFile, sext_ln1148_6_fu_632_p1, "sext_ln1148_6_fu_632_p1");
    sc_trace(mVcdFile, sub_ln1148_13_fu_758_p2, "sub_ln1148_13_fu_758_p2");
    sc_trace(mVcdFile, sub_ln1148_8_fu_787_p2, "sub_ln1148_8_fu_787_p2");
    sc_trace(mVcdFile, sext_ln1148_1_fu_784_p1, "sext_ln1148_1_fu_784_p1");
    sc_trace(mVcdFile, sub_ln1148_10_fu_802_p2, "sub_ln1148_10_fu_802_p2");
    sc_trace(mVcdFile, sext_ln1148_3_fu_799_p1, "sext_ln1148_3_fu_799_p1");
    sc_trace(mVcdFile, sub_ln1148_12_fu_817_p2, "sub_ln1148_12_fu_817_p2");
    sc_trace(mVcdFile, sext_ln1148_5_fu_814_p1, "sext_ln1148_5_fu_814_p1");
    sc_trace(mVcdFile, sub_ln1148_14_fu_832_p2, "sub_ln1148_14_fu_832_p2");
    sc_trace(mVcdFile, sext_ln1148_7_fu_829_p1, "sext_ln1148_7_fu_829_p1");
    sc_trace(mVcdFile, grp_fu_849_p0, "grp_fu_849_p0");
    sc_trace(mVcdFile, grp_fu_849_p1, "grp_fu_849_p1");
    sc_trace(mVcdFile, grp_fu_855_p0, "grp_fu_855_p0");
    sc_trace(mVcdFile, grp_fu_861_p0, "grp_fu_861_p0");
    sc_trace(mVcdFile, grp_fu_861_p1, "grp_fu_861_p1");
    sc_trace(mVcdFile, grp_fu_867_p0, "grp_fu_867_p0");
    sc_trace(mVcdFile, grp_fu_867_p1, "grp_fu_867_p1");
    sc_trace(mVcdFile, grp_fu_849_ce, "grp_fu_849_ce");
    sc_trace(mVcdFile, grp_fu_855_ce, "grp_fu_855_ce");
    sc_trace(mVcdFile, grp_fu_861_ce, "grp_fu_861_ce");
    sc_trace(mVcdFile, grp_fu_867_ce, "grp_fu_867_ce");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_849_p00, "grp_fu_849_p00");
#endif

    }
}

Loop_realfft_be_desc::~Loop_realfft_be_desc() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete twid_rom_0_U;
    delete twid_rom_1_U;
    delete hls_xfft2real_muldEe_U8;
    delete hls_xfft2real_muleOg_U9;
    delete hls_xfft2real_macfYi_U10;
    delete hls_xfft2real_macg8j_U11;
}

void Loop_realfft_be_desc::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter11 = ap_enable_reg_pp0_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter12 = ap_enable_reg_pp0_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter13 = ap_enable_reg_pp0_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter14 = ap_enable_reg_pp0_iter13.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter14 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter11.read()))) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter10_reg.read()))) {
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 = cdata1_M_real_V_1_reg_1121.read();
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
                    esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter10_reg.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 = cdata1_M_real_V_reg_1141.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 = ap_phi_reg_pp0_iter11_t_V_4_reg_285.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter11.read()))) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter10_reg.read()))) {
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 = cdata1_M_imag_V_1_reg_1126.read();
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
                    esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter10_reg.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 = cdata1_M_imag_V_reg_1146.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 = ap_phi_reg_pp0_iter11_t_V_5_reg_276.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter11.read()))) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter10_reg.read()))) {
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 = cdata2_M_real_V_1_reg_1131.read();
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
                    esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter10_reg.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 = cdata2_M_real_V_reg_1151.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 = ap_phi_reg_pp0_iter11_t_V_6_reg_267.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter11.read()))) {
        if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter10_reg.read()))) {
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 = cdata2_M_imag_V_1_reg_1136.read();
        } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter10_reg.read()) && 
                    esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter10_reg.read(), ap_const_lv1_1))) {
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 = cdata2_M_imag_V_reg_1156.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 = ap_phi_reg_pp0_iter11_t_V_7_reg_258.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i2_0_i_reg_246 = i_reg_887.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i2_0_i_reg_246 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        ap_phi_reg_pp0_iter10_t_V_4_reg_285 = ap_phi_reg_pp0_iter9_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter10_t_V_5_reg_276 = ap_phi_reg_pp0_iter9_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter10_t_V_6_reg_267 = ap_phi_reg_pp0_iter9_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter10_t_V_7_reg_258 = ap_phi_reg_pp0_iter9_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()))) {
        ap_phi_reg_pp0_iter11_t_V_4_reg_285 = ap_phi_reg_pp0_iter10_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter11_t_V_5_reg_276 = ap_phi_reg_pp0_iter10_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter11_t_V_6_reg_267 = ap_phi_reg_pp0_iter10_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter11_t_V_7_reg_258 = ap_phi_reg_pp0_iter10_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        ap_phi_reg_pp0_iter1_t_V_4_reg_285 = ap_phi_reg_pp0_iter0_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter1_t_V_5_reg_276 = ap_phi_reg_pp0_iter0_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter1_t_V_6_reg_267 = ap_phi_reg_pp0_iter0_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter1_t_V_7_reg_258 = ap_phi_reg_pp0_iter0_t_V_7_reg_258.read();
        i_reg_887 = i_fu_300_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        ap_phi_reg_pp0_iter2_t_V_4_reg_285 = ap_phi_reg_pp0_iter1_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter2_t_V_5_reg_276 = ap_phi_reg_pp0_iter1_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter2_t_V_6_reg_267 = ap_phi_reg_pp0_iter1_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter2_t_V_7_reg_258 = ap_phi_reg_pp0_iter1_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        ap_phi_reg_pp0_iter3_t_V_4_reg_285 = ap_phi_reg_pp0_iter2_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter3_t_V_5_reg_276 = ap_phi_reg_pp0_iter2_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter3_t_V_6_reg_267 = ap_phi_reg_pp0_iter2_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter3_t_V_7_reg_258 = ap_phi_reg_pp0_iter2_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        ap_phi_reg_pp0_iter4_t_V_4_reg_285 = ap_phi_reg_pp0_iter3_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter4_t_V_5_reg_276 = ap_phi_reg_pp0_iter3_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter4_t_V_6_reg_267 = ap_phi_reg_pp0_iter3_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter4_t_V_7_reg_258 = ap_phi_reg_pp0_iter3_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter4.read()))) {
        ap_phi_reg_pp0_iter5_t_V_4_reg_285 = ap_phi_reg_pp0_iter4_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter5_t_V_5_reg_276 = ap_phi_reg_pp0_iter4_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter5_t_V_6_reg_267 = ap_phi_reg_pp0_iter4_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter5_t_V_7_reg_258 = ap_phi_reg_pp0_iter4_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        ap_phi_reg_pp0_iter6_t_V_4_reg_285 = ap_phi_reg_pp0_iter5_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter6_t_V_5_reg_276 = ap_phi_reg_pp0_iter5_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter6_t_V_6_reg_267 = ap_phi_reg_pp0_iter5_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter6_t_V_7_reg_258 = ap_phi_reg_pp0_iter5_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        ap_phi_reg_pp0_iter7_t_V_4_reg_285 = ap_phi_reg_pp0_iter6_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter7_t_V_5_reg_276 = ap_phi_reg_pp0_iter6_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter7_t_V_6_reg_267 = ap_phi_reg_pp0_iter6_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter7_t_V_7_reg_258 = ap_phi_reg_pp0_iter6_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter7.read()))) {
        ap_phi_reg_pp0_iter8_t_V_4_reg_285 = ap_phi_reg_pp0_iter7_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter8_t_V_5_reg_276 = ap_phi_reg_pp0_iter7_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter8_t_V_6_reg_267 = ap_phi_reg_pp0_iter7_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter8_t_V_7_reg_258 = ap_phi_reg_pp0_iter7_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()))) {
        ap_phi_reg_pp0_iter9_t_V_4_reg_285 = ap_phi_reg_pp0_iter8_t_V_4_reg_285.read();
        ap_phi_reg_pp0_iter9_t_V_5_reg_276 = ap_phi_reg_pp0_iter8_t_V_5_reg_276.read();
        ap_phi_reg_pp0_iter9_t_V_6_reg_267 = ap_phi_reg_pp0_iter8_t_V_6_reg_267.read();
        ap_phi_reg_pp0_iter9_t_V_7_reg_258 = ap_phi_reg_pp0_iter8_t_V_7_reg_258.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter9_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter9_reg.read()))) {
        cdata1_M_imag_V_1_reg_1126 = cdata1_M_imag_V_1_fu_609_p2.read();
        cdata1_M_real_V_1_reg_1121 = cdata1_M_real_V_1_fu_604_p2.read();
        cdata2_M_imag_V_1_reg_1136 = cdata2_M_imag_V_1_fu_619_p2.read();
        cdata2_M_real_V_1_reg_1131 = cdata2_M_real_V_1_fu_614_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter9_reg.read()) && esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter9_reg.read(), ap_const_lv1_1))) {
        cdata1_M_imag_V_reg_1146 = cdata1_M_imag_V_fu_628_p2.read();
        cdata1_M_real_V_reg_1141 = cdata1_M_real_V_fu_624_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter9_reg.read()) && esl_seteq<1,1,1>(icmp_ln91_reg_892_pp0_iter9_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read()))) {
        cdata2_M_imag_V_reg_1156 = descramble_buf_1_M_imag_V_q1.read();
        cdata2_M_real_V_reg_1151 = descramble_buf_1_M_real_V_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter5_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter5_reg.read()))) {
        f_M_imag_V_reg_1066 = f_M_imag_V_fu_557_p3.read();
        f_M_real_V_reg_1060 = f_M_real_V_fu_546_p3.read();
        select_ln1148_4_reg_1072 = select_ln1148_4_fu_568_p3.read();
        sext_ln1118_2_reg_1089 = sext_ln1118_2_fu_580_p1.read();
        zext_ln1116_reg_1077 = zext_ln1116_fu_574_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        f_M_imag_V_reg_1066_pp0_iter7_reg = f_M_imag_V_reg_1066.read();
        f_M_imag_V_reg_1066_pp0_iter8_reg = f_M_imag_V_reg_1066_pp0_iter7_reg.read();
        f_M_imag_V_reg_1066_pp0_iter9_reg = f_M_imag_V_reg_1066_pp0_iter8_reg.read();
        f_M_real_V_reg_1060_pp0_iter7_reg = f_M_real_V_reg_1060.read();
        f_M_real_V_reg_1060_pp0_iter8_reg = f_M_real_V_reg_1060_pp0_iter7_reg.read();
        f_M_real_V_reg_1060_pp0_iter9_reg = f_M_real_V_reg_1060_pp0_iter8_reg.read();
        icmp_ln87_reg_883_pp0_iter10_reg = icmp_ln87_reg_883_pp0_iter9_reg.read();
        icmp_ln87_reg_883_pp0_iter11_reg = icmp_ln87_reg_883_pp0_iter10_reg.read();
        icmp_ln87_reg_883_pp0_iter12_reg = icmp_ln87_reg_883_pp0_iter11_reg.read();
        icmp_ln87_reg_883_pp0_iter13_reg = icmp_ln87_reg_883_pp0_iter12_reg.read();
        icmp_ln87_reg_883_pp0_iter2_reg = icmp_ln87_reg_883_pp0_iter1_reg.read();
        icmp_ln87_reg_883_pp0_iter3_reg = icmp_ln87_reg_883_pp0_iter2_reg.read();
        icmp_ln87_reg_883_pp0_iter4_reg = icmp_ln87_reg_883_pp0_iter3_reg.read();
        icmp_ln87_reg_883_pp0_iter5_reg = icmp_ln87_reg_883_pp0_iter4_reg.read();
        icmp_ln87_reg_883_pp0_iter6_reg = icmp_ln87_reg_883_pp0_iter5_reg.read();
        icmp_ln87_reg_883_pp0_iter7_reg = icmp_ln87_reg_883_pp0_iter6_reg.read();
        icmp_ln87_reg_883_pp0_iter8_reg = icmp_ln87_reg_883_pp0_iter7_reg.read();
        icmp_ln87_reg_883_pp0_iter9_reg = icmp_ln87_reg_883_pp0_iter8_reg.read();
        icmp_ln91_reg_892_pp0_iter10_reg = icmp_ln91_reg_892_pp0_iter9_reg.read();
        icmp_ln91_reg_892_pp0_iter2_reg = icmp_ln91_reg_892_pp0_iter1_reg.read();
        icmp_ln91_reg_892_pp0_iter3_reg = icmp_ln91_reg_892_pp0_iter2_reg.read();
        icmp_ln91_reg_892_pp0_iter4_reg = icmp_ln91_reg_892_pp0_iter3_reg.read();
        icmp_ln91_reg_892_pp0_iter5_reg = icmp_ln91_reg_892_pp0_iter4_reg.read();
        icmp_ln91_reg_892_pp0_iter6_reg = icmp_ln91_reg_892_pp0_iter5_reg.read();
        icmp_ln91_reg_892_pp0_iter7_reg = icmp_ln91_reg_892_pp0_iter6_reg.read();
        icmp_ln91_reg_892_pp0_iter8_reg = icmp_ln91_reg_892_pp0_iter7_reg.read();
        icmp_ln91_reg_892_pp0_iter9_reg = icmp_ln91_reg_892_pp0_iter8_reg.read();
        p_Val2_18_reg_970_pp0_iter4_reg = p_Val2_18_reg_970.read();
        p_Val2_18_reg_970_pp0_iter5_reg = p_Val2_18_reg_970_pp0_iter4_reg.read();
        p_Val2_19_reg_975_pp0_iter4_reg = p_Val2_19_reg_975.read();
        p_Val2_19_reg_975_pp0_iter5_reg = p_Val2_19_reg_975_pp0_iter4_reg.read();
        p_Val2_1_reg_953_pp0_iter4_reg = p_Val2_1_reg_953.read();
        p_Val2_1_reg_953_pp0_iter5_reg = p_Val2_1_reg_953_pp0_iter4_reg.read();
        p_Val2_1_reg_953_pp0_iter6_reg = p_Val2_1_reg_953_pp0_iter5_reg.read();
        p_Val2_1_reg_953_pp0_iter7_reg = p_Val2_1_reg_953_pp0_iter6_reg.read();
        p_Val2_1_reg_953_pp0_iter8_reg = p_Val2_1_reg_953_pp0_iter7_reg.read();
        p_Val2_1_reg_953_pp0_iter9_reg = p_Val2_1_reg_953_pp0_iter8_reg.read();
        p_Val2_s_reg_946_pp0_iter4_reg = p_Val2_s_reg_946.read();
        p_Val2_s_reg_946_pp0_iter5_reg = p_Val2_s_reg_946_pp0_iter4_reg.read();
        p_Val2_s_reg_946_pp0_iter6_reg = p_Val2_s_reg_946_pp0_iter5_reg.read();
        p_Val2_s_reg_946_pp0_iter7_reg = p_Val2_s_reg_946_pp0_iter6_reg.read();
        p_Val2_s_reg_946_pp0_iter8_reg = p_Val2_s_reg_946_pp0_iter7_reg.read();
        p_Val2_s_reg_946_pp0_iter9_reg = p_Val2_s_reg_946_pp0_iter8_reg.read();
        sub_ln111_reg_980_pp0_iter10_reg = sub_ln111_reg_980_pp0_iter9_reg.read();
        sub_ln111_reg_980_pp0_iter11_reg = sub_ln111_reg_980_pp0_iter10_reg.read();
        sub_ln111_reg_980_pp0_iter12_reg = sub_ln111_reg_980_pp0_iter11_reg.read();
        sub_ln111_reg_980_pp0_iter13_reg = sub_ln111_reg_980_pp0_iter12_reg.read();
        sub_ln111_reg_980_pp0_iter4_reg = sub_ln111_reg_980.read();
        sub_ln111_reg_980_pp0_iter5_reg = sub_ln111_reg_980_pp0_iter4_reg.read();
        sub_ln111_reg_980_pp0_iter6_reg = sub_ln111_reg_980_pp0_iter5_reg.read();
        sub_ln111_reg_980_pp0_iter7_reg = sub_ln111_reg_980_pp0_iter6_reg.read();
        sub_ln111_reg_980_pp0_iter8_reg = sub_ln111_reg_980_pp0_iter7_reg.read();
        sub_ln111_reg_980_pp0_iter9_reg = sub_ln111_reg_980_pp0_iter8_reg.read();
        tmp_2_reg_1015_pp0_iter5_reg = tmp_2_reg_1015.read();
        tmp_4_reg_1030_pp0_iter5_reg = tmp_4_reg_1030.read();
        tmp_reg_995_pp0_iter5_reg = tmp_reg_995.read();
        trunc_ln1148_2_reg_1000_pp0_iter5_reg = trunc_ln1148_2_reg_1000.read();
        trunc_ln1148_3_reg_1035_pp0_iter5_reg = trunc_ln1148_3_reg_1035.read();
        trunc_ln1148_5_reg_1020_pp0_iter5_reg = trunc_ln1148_5_reg_1020.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i2_0_i_reg_246_pp0_iter1_reg = i2_0_i_reg_246.read();
        icmp_ln87_reg_883 = icmp_ln87_fu_294_p2.read();
        icmp_ln87_reg_883_pp0_iter1_reg = icmp_ln87_reg_883.read();
        icmp_ln91_reg_892_pp0_iter1_reg = icmp_ln91_reg_892.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_fu_294_p2.read()))) {
        icmp_ln91_reg_892 = icmp_ln91_fu_306_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter7_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter7_reg.read()))) {
        mul_ln1192_reg_1106 = grp_fu_855_p2.read();
        r_V_1_reg_1101 = grp_fu_849_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter2_reg.read()))) {
        p_Val2_18_reg_970 = twid_rom_0_q0.read();
        p_Val2_19_reg_975 = twid_rom_1_q0.read();
        p_Val2_4_reg_965 = p_Val2_4_fu_338_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter2_reg.read()))) {
        p_Val2_1_reg_953 = descramble_buf_0_M_imag_V_q0.read();
        p_Val2_s_reg_946 = descramble_buf_0_M_real_V_q0.read();
        sub_ln111_reg_980 = sub_ln111_fu_343_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        p_Val2_2_reg_926 = descramble_buf_1_M_imag_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter2_reg.read()))) {
        p_Val2_3_reg_960 = descramble_buf_1_M_real_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter3_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter3_reg.read()))) {
        ret_V_1_reg_1005 = ret_V_1_fu_390_p2.read();
        ret_V_2_reg_1010 = ret_V_2_fu_396_p2.read();
        ret_V_3_reg_990 = ret_V_3_fu_363_p2.read();
        ret_V_reg_985 = ret_V_fu_357_p2.read();
        tmp_2_reg_1015 = ret_V_1_fu_390_p2.read().range(16, 16);
        tmp_4_reg_1030 = ret_V_3_fu_363_p2.read().range(16, 16);
        tmp_reg_995 = ret_V_fu_357_p2.read().range(16, 16);
        trunc_ln1148_2_reg_1000 = ret_V_fu_357_p2.read().range(16, 1);
        trunc_ln1148_3_reg_1035 = ret_V_3_fu_363_p2.read().range(16, 1);
        trunc_ln1148_5_reg_1020 = ret_V_1_fu_390_p2.read().range(16, 1);
        trunc_ln1148_7_reg_1025 = ret_V_2_fu_396_p2.read().range(16, 1);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter8_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter8_reg.read()))) {
        ret_V_4_reg_1111 = grp_fu_861_p3.read();
        ret_V_5_reg_1116 = grp_fu_867_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter4_reg.read()))) {
        select_ln1148_3_reg_1050 = select_ln1148_3_fu_517_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter12_reg.read()))) {
        select_ln1148_5_reg_1236 = select_ln1148_5_fu_837_p3.read();
        select_ln1148_reg_1231 = select_ln1148_fu_822_p3.read();
        tmp_M_imag_V_reg_1226 = tmp_M_imag_V_fu_807_p3.read();
        tmp_M_real_V_reg_1221 = tmp_M_real_V_fu_792_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_fu_294_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_fu_306_p2.read()))) {
        sub_ln96_reg_896 = sub_ln96_fu_316_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter11_reg.read()))) {
        tmp_5_reg_1161 = ap_phi_reg_pp0_iter12_t_V_4_reg_285.read().range(15, 15);
        tmp_6_reg_1176 = ap_phi_reg_pp0_iter12_t_V_5_reg_276.read().range(15, 15);
        tmp_7_reg_1191 = ap_phi_reg_pp0_iter12_t_V_6_reg_267.read().range(15, 15);
        tmp_8_reg_1206 = ap_phi_reg_pp0_iter12_t_V_7_reg_258.read().range(15, 15);
        trunc_ln1148_10_reg_1181 = sub_ln1148_9_fu_690_p2.read().range(16, 1);
        trunc_ln1148_11_reg_1186 = ap_phi_reg_pp0_iter12_t_V_5_reg_276.read().range(15, 1);
        trunc_ln1148_12_reg_1196 = sub_ln1148_11_fu_724_p2.read().range(16, 1);
        trunc_ln1148_13_reg_1201 = ap_phi_reg_pp0_iter12_t_V_6_reg_267.read().range(15, 1);
        trunc_ln1148_14_reg_1211 = sub_ln1148_13_fu_758_p2.read().range(16, 1);
        trunc_ln1148_15_reg_1216 = ap_phi_reg_pp0_iter12_t_V_7_reg_258.read().range(15, 1);
        trunc_ln1148_6_reg_1166 = sub_ln1148_7_fu_656_p2.read().range(16, 1);
        trunc_ln1148_9_reg_1171 = ap_phi_reg_pp0_iter12_t_V_4_reg_285.read().range(15, 1);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter1_reg.read()))) {
        trunc_ln111_reg_941 = trunc_ln111_fu_334_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(tmp_reg_995.read(), ap_const_lv1_1))) {
        trunc_ln1148_1_reg_1040 = sub_ln1148_fu_454_p2.read().range(16, 1);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(tmp_2_reg_1015.read(), ap_const_lv1_1))) {
        trunc_ln1148_4_reg_1045 = sub_ln1148_2_fu_473_p2.read().range(16, 1);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln87_reg_883_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892_pp0_iter4_reg.read()) && esl_seteq<1,1,1>(tmp_4_reg_1030.read(), ap_const_lv1_1))) {
        trunc_ln1148_s_reg_1055 = sub_ln1148_5_fu_525_p2.read().range(16, 1);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln87_reg_883.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln91_reg_892.read()))) {
        zext_ln96_reg_901 = zext_ln96_fu_322_p1.read();
    }
}

void Loop_realfft_be_desc::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Loop_realfft_be_desc::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Loop_realfft_be_desc::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[2];
}

void Loop_realfft_be_desc::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op161.read()));
}

void Loop_realfft_be_desc::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op161.read()));
}

void Loop_realfft_be_desc::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op161.read()));
}

void Loop_realfft_be_desc::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Loop_realfft_be_desc::thread_ap_block_state10_pp0_stage0_iter8() {
    ap_block_state10_pp0_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state11_pp0_stage0_iter9() {
    ap_block_state11_pp0_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state12_pp0_stage0_iter10() {
    ap_block_state12_pp0_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state13_pp0_stage0_iter11() {
    ap_block_state13_pp0_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state14_pp0_stage0_iter12() {
    ap_block_state14_pp0_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state15_pp0_stage0_iter13() {
    ap_block_state15_pp0_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state16_pp0_stage0_iter14() {
    ap_block_state16_pp0_stage0_iter14 = (esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op161.read()));
}

void Loop_realfft_be_desc::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state7_pp0_stage0_iter5() {
    ap_block_state7_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state8_pp0_stage0_iter6() {
    ap_block_state8_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_block_state9_pp0_stage0_iter7() {
    ap_block_state9_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_realfft_be_desc::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln87_fu_294_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Loop_realfft_be_desc::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Loop_realfft_be_desc::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter14.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_ap_phi_mux_i2_0_i_phi_fu_250_p4() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        ap_phi_mux_i2_0_i_phi_fu_250_p4 = i_reg_887.read();
    } else {
        ap_phi_mux_i2_0_i_phi_fu_250_p4 = i2_0_i_reg_246.read();
    }
}

void Loop_realfft_be_desc::thread_ap_phi_reg_pp0_iter0_t_V_4_reg_285() {
    ap_phi_reg_pp0_iter0_t_V_4_reg_285 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void Loop_realfft_be_desc::thread_ap_phi_reg_pp0_iter0_t_V_5_reg_276() {
    ap_phi_reg_pp0_iter0_t_V_5_reg_276 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void Loop_realfft_be_desc::thread_ap_phi_reg_pp0_iter0_t_V_6_reg_267() {
    ap_phi_reg_pp0_iter0_t_V_6_reg_267 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void Loop_realfft_be_desc::thread_ap_phi_reg_pp0_iter0_t_V_7_reg_258() {
    ap_phi_reg_pp0_iter0_t_V_7_reg_258 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
}

void Loop_realfft_be_desc::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Loop_realfft_be_desc::thread_cdata1_M_imag_V_1_fu_609_p2() {
    cdata1_M_imag_V_1_fu_609_p2 = (!f_M_imag_V_reg_1066_pp0_iter9_reg.read().is_01() || !p_Val2_15_fu_595_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(f_M_imag_V_reg_1066_pp0_iter9_reg.read()) + sc_biguint<16>(p_Val2_15_fu_595_p4.read()));
}

void Loop_realfft_be_desc::thread_cdata1_M_imag_V_fu_628_p2() {
    cdata1_M_imag_V_fu_628_p2 = (!p_Val2_s_reg_946_pp0_iter9_reg.read().is_01() || !p_Val2_1_reg_953_pp0_iter9_reg.read().is_01())? sc_lv<16>(): (sc_bigint<16>(p_Val2_s_reg_946_pp0_iter9_reg.read()) - sc_bigint<16>(p_Val2_1_reg_953_pp0_iter9_reg.read()));
}

void Loop_realfft_be_desc::thread_cdata1_M_real_V_1_fu_604_p2() {
    cdata1_M_real_V_1_fu_604_p2 = (!f_M_real_V_reg_1060_pp0_iter9_reg.read().is_01() || !p_r_V_fu_586_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(f_M_real_V_reg_1060_pp0_iter9_reg.read()) + sc_biguint<16>(p_r_V_fu_586_p4.read()));
}

void Loop_realfft_be_desc::thread_cdata1_M_real_V_fu_624_p2() {
    cdata1_M_real_V_fu_624_p2 = (!p_Val2_1_reg_953_pp0_iter9_reg.read().is_01() || !p_Val2_s_reg_946_pp0_iter9_reg.read().is_01())? sc_lv<16>(): (sc_bigint<16>(p_Val2_1_reg_953_pp0_iter9_reg.read()) + sc_bigint<16>(p_Val2_s_reg_946_pp0_iter9_reg.read()));
}

void Loop_realfft_be_desc::thread_cdata2_M_imag_V_1_fu_619_p2() {
    cdata2_M_imag_V_1_fu_619_p2 = (!p_Val2_15_fu_595_p4.read().is_01() || !f_M_imag_V_reg_1066_pp0_iter9_reg.read().is_01())? sc_lv<16>(): (sc_biguint<16>(p_Val2_15_fu_595_p4.read()) - sc_biguint<16>(f_M_imag_V_reg_1066_pp0_iter9_reg.read()));
}

void Loop_realfft_be_desc::thread_cdata2_M_real_V_1_fu_614_p2() {
    cdata2_M_real_V_1_fu_614_p2 = (!f_M_real_V_reg_1060_pp0_iter9_reg.read().is_01() || !p_r_V_fu_586_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(f_M_real_V_reg_1060_pp0_iter9_reg.read()) - sc_biguint<16>(p_r_V_fu_586_p4.read()));
}

void Loop_realfft_be_desc::thread_descramble_buf_0_M_imag_V_address0() {
    descramble_buf_0_M_imag_V_address0 =  (sc_lv<8>) (zext_ln1265_fu_326_p1.read());
}

void Loop_realfft_be_desc::thread_descramble_buf_0_M_imag_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        descramble_buf_0_M_imag_V_ce0 = ap_const_logic_1;
    } else {
        descramble_buf_0_M_imag_V_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_descramble_buf_0_M_real_V_address0() {
    descramble_buf_0_M_real_V_address0 =  (sc_lv<8>) (zext_ln1265_fu_326_p1.read());
}

void Loop_realfft_be_desc::thread_descramble_buf_0_M_real_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        descramble_buf_0_M_real_V_ce0 = ap_const_logic_1;
    } else {
        descramble_buf_0_M_real_V_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_imag_V_address0() {
    descramble_buf_1_M_imag_V_address0 =  (sc_lv<8>) (zext_ln96_fu_322_p1.read());
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_imag_V_address1() {
    descramble_buf_1_M_imag_V_address1 =  (sc_lv<8>) (ap_const_lv64_0);
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_imag_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        descramble_buf_1_M_imag_V_ce0 = ap_const_logic_1;
    } else {
        descramble_buf_1_M_imag_V_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_imag_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        descramble_buf_1_M_imag_V_ce1 = ap_const_logic_1;
    } else {
        descramble_buf_1_M_imag_V_ce1 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_real_V_address0() {
    descramble_buf_1_M_real_V_address0 =  (sc_lv<8>) (zext_ln96_reg_901.read());
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_real_V_address1() {
    descramble_buf_1_M_real_V_address1 =  (sc_lv<8>) (ap_const_lv64_0);
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_real_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        descramble_buf_1_M_real_V_ce0 = ap_const_logic_1;
    } else {
        descramble_buf_1_M_real_V_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_descramble_buf_1_M_real_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        descramble_buf_1_M_real_V_ce1 = ap_const_logic_1;
    } else {
        descramble_buf_1_M_real_V_ce1 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_f_M_imag_V_fu_557_p3() {
    f_M_imag_V_fu_557_p3 = (!tmp_2_reg_1015_pp0_iter5_reg.read()[0].is_01())? sc_lv<16>(): ((tmp_2_reg_1015_pp0_iter5_reg.read()[0].to_bool())? sub_ln1148_3_fu_552_p2.read(): trunc_ln1148_5_reg_1020_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_f_M_real_V_fu_546_p3() {
    f_M_real_V_fu_546_p3 = (!tmp_reg_995_pp0_iter5_reg.read()[0].is_01())? sc_lv<16>(): ((tmp_reg_995_pp0_iter5_reg.read()[0].to_bool())? sub_ln1148_1_fu_541_p2.read(): trunc_ln1148_2_reg_1000_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_grp_fu_849_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_849_ce = ap_const_logic_1;
    } else {
        grp_fu_849_ce = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_grp_fu_849_p0() {
    grp_fu_849_p0 =  (sc_lv<15>) (grp_fu_849_p00.read());
}

void Loop_realfft_be_desc::thread_grp_fu_849_p00() {
    grp_fu_849_p00 = esl_zext<31,15>(p_Val2_18_reg_970_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_grp_fu_849_p1() {
    grp_fu_849_p1 =  (sc_lv<16>) (sext_ln1118_fu_577_p1.read());
}

void Loop_realfft_be_desc::thread_grp_fu_855_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_855_ce = ap_const_logic_1;
    } else {
        grp_fu_855_ce = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_grp_fu_855_p0() {
    grp_fu_855_p0 =  (sc_lv<16>) (sext_ln1118_fu_577_p1.read());
}

void Loop_realfft_be_desc::thread_grp_fu_861_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_861_ce = ap_const_logic_1;
    } else {
        grp_fu_861_ce = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_grp_fu_861_p0() {
    grp_fu_861_p0 =  (sc_lv<16>) (sext_ln1118_2_reg_1089.read());
}

void Loop_realfft_be_desc::thread_grp_fu_861_p1() {
    grp_fu_861_p1 =  (sc_lv<16>) (sext_ln1118_1_fu_583_p1.read());
}

void Loop_realfft_be_desc::thread_grp_fu_867_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        grp_fu_867_ce = ap_const_logic_1;
    } else {
        grp_fu_867_ce = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_grp_fu_867_p0() {
    grp_fu_867_p0 =  (sc_lv<15>) (zext_ln1116_reg_1077.read());
}

void Loop_realfft_be_desc::thread_grp_fu_867_p1() {
    grp_fu_867_p1 =  (sc_lv<16>) (sext_ln1118_1_fu_583_p1.read());
}

void Loop_realfft_be_desc::thread_i_fu_300_p2() {
    i_fu_300_p2 = (!ap_phi_mux_i2_0_i_phi_fu_250_p4.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(ap_phi_mux_i2_0_i_phi_fu_250_p4.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Loop_realfft_be_desc::thread_icmp_ln87_fu_294_p2() {
    icmp_ln87_fu_294_p2 = (!ap_phi_mux_i2_0_i_phi_fu_250_p4.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i2_0_i_phi_fu_250_p4.read() == ap_const_lv9_100);
}

void Loop_realfft_be_desc::thread_icmp_ln91_fu_306_p2() {
    icmp_ln91_fu_306_p2 = (!ap_phi_mux_i2_0_i_phi_fu_250_p4.read().is_01() || !ap_const_lv9_0.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i2_0_i_phi_fu_250_p4.read() == ap_const_lv9_0);
}

void Loop_realfft_be_desc::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_io_acc_block_signal_op161() {
    io_acc_block_signal_op161 = (real_spectrum_lo_V_M_real_V_full_n.read() & real_spectrum_lo_V_M_imag_V_full_n.read());
}

void Loop_realfft_be_desc::thread_lhs_V_4_fu_387_p1() {
    lhs_V_4_fu_387_p1 = esl_sext<17,16>(p_Val2_1_reg_953.read());
}

void Loop_realfft_be_desc::thread_lhs_V_fu_354_p1() {
    lhs_V_fu_354_p1 = esl_sext<17,16>(p_Val2_s_reg_946.read());
}

void Loop_realfft_be_desc::thread_p_Val2_15_fu_595_p4() {
    p_Val2_15_fu_595_p4 = ret_V_5_reg_1116.read().range(30, 15);
}

void Loop_realfft_be_desc::thread_p_Val2_4_fu_338_p2() {
    p_Val2_4_fu_338_p2 = (!ap_const_lv16_0.is_01() || !p_Val2_2_reg_926.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(p_Val2_2_reg_926.read()));
}

void Loop_realfft_be_desc::thread_p_r_V_fu_586_p4() {
    p_r_V_fu_586_p4 = ret_V_4_reg_1111.read().range(30, 15);
}

void Loop_realfft_be_desc::thread_r_V_fu_489_p2() {
    r_V_fu_489_p2 = (!ap_const_lv17_0.is_01() || !ret_V_2_reg_1010.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_0) - sc_biguint<17>(ret_V_2_reg_1010.read()));
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_0_address0() {
    real_spectrum_hi_buf_i_0_address0 =  (sc_lv<8>) (zext_ln111_fu_844_p1.read());
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_hi_buf_i_0_ce0 = ap_const_logic_1;
    } else {
        real_spectrum_hi_buf_i_0_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_0_d0() {
    real_spectrum_hi_buf_i_0_d0 = select_ln1148_reg_1231.read();
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_0_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_hi_buf_i_0_we0 = ap_const_logic_1;
    } else {
        real_spectrum_hi_buf_i_0_we0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_1_address0() {
    real_spectrum_hi_buf_i_1_address0 =  (sc_lv<8>) (zext_ln111_fu_844_p1.read());
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_hi_buf_i_1_ce0 = ap_const_logic_1;
    } else {
        real_spectrum_hi_buf_i_1_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_1_d0() {
    real_spectrum_hi_buf_i_1_d0 = select_ln1148_5_reg_1236.read();
}

void Loop_realfft_be_desc::thread_real_spectrum_hi_buf_i_1_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_hi_buf_i_1_we0 = ap_const_logic_1;
    } else {
        real_spectrum_hi_buf_i_1_we0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_imag_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0))) {
        real_spectrum_lo_V_M_imag_V_blk_n = real_spectrum_lo_V_M_imag_V_full_n.read();
    } else {
        real_spectrum_lo_V_M_imag_V_blk_n = ap_const_logic_1;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_imag_V_din() {
    real_spectrum_lo_V_M_imag_V_din = tmp_M_imag_V_reg_1226.read();
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_imag_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_lo_V_M_imag_V_write = ap_const_logic_1;
    } else {
        real_spectrum_lo_V_M_imag_V_write = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_real_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0))) {
        real_spectrum_lo_V_M_real_V_blk_n = real_spectrum_lo_V_M_real_V_full_n.read();
    } else {
        real_spectrum_lo_V_M_real_V_blk_n = ap_const_logic_1;
    }
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_real_V_din() {
    real_spectrum_lo_V_M_real_V_din = tmp_M_real_V_reg_1221.read();
}

void Loop_realfft_be_desc::thread_real_spectrum_lo_V_M_real_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
         esl_seteq<1,1,1>(icmp_ln87_reg_883_pp0_iter13_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        real_spectrum_lo_V_M_real_V_write = ap_const_logic_1;
    } else {
        real_spectrum_lo_V_M_real_V_write = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Loop_realfft_be_desc::thread_ret_V_1_fu_390_p2() {
    ret_V_1_fu_390_p2 = (!lhs_V_4_fu_387_p1.read().is_01() || !rhs_V_3_fu_351_p1.read().is_01())? sc_lv<17>(): (sc_bigint<17>(lhs_V_4_fu_387_p1.read()) + sc_bigint<17>(rhs_V_3_fu_351_p1.read()));
}

void Loop_realfft_be_desc::thread_ret_V_2_fu_396_p2() {
    ret_V_2_fu_396_p2 = (!rhs_V_3_fu_351_p1.read().is_01() || !lhs_V_4_fu_387_p1.read().is_01())? sc_lv<17>(): (sc_bigint<17>(rhs_V_3_fu_351_p1.read()) - sc_bigint<17>(lhs_V_4_fu_387_p1.read()));
}

void Loop_realfft_be_desc::thread_ret_V_3_fu_363_p2() {
    ret_V_3_fu_363_p2 = (!rhs_V_fu_348_p1.read().is_01() || !lhs_V_fu_354_p1.read().is_01())? sc_lv<17>(): (sc_bigint<17>(rhs_V_fu_348_p1.read()) - sc_bigint<17>(lhs_V_fu_354_p1.read()));
}

void Loop_realfft_be_desc::thread_ret_V_fu_357_p2() {
    ret_V_fu_357_p2 = (!lhs_V_fu_354_p1.read().is_01() || !rhs_V_fu_348_p1.read().is_01())? sc_lv<17>(): (sc_bigint<17>(lhs_V_fu_354_p1.read()) + sc_bigint<17>(rhs_V_fu_348_p1.read()));
}

void Loop_realfft_be_desc::thread_rhs_V_3_fu_351_p1() {
    rhs_V_3_fu_351_p1 = esl_sext<17,16>(p_Val2_4_reg_965.read());
}

void Loop_realfft_be_desc::thread_rhs_V_fu_348_p1() {
    rhs_V_fu_348_p1 = esl_sext<17,16>(p_Val2_3_reg_960.read());
}

void Loop_realfft_be_desc::thread_select_ln1148_3_fu_517_p3() {
    select_ln1148_3_fu_517_p3 = (!tmp_3_fu_494_p3.read()[0].is_01())? sc_lv<16>(): ((tmp_3_fu_494_p3.read()[0].to_bool())? sub_ln1148_4_fu_502_p2.read(): trunc_ln1148_8_fu_507_p4.read());
}

void Loop_realfft_be_desc::thread_select_ln1148_4_fu_568_p3() {
    select_ln1148_4_fu_568_p3 = (!tmp_4_reg_1030_pp0_iter5_reg.read()[0].is_01())? sc_lv<16>(): ((tmp_4_reg_1030_pp0_iter5_reg.read()[0].to_bool())? sub_ln1148_6_fu_563_p2.read(): trunc_ln1148_3_reg_1035_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_select_ln1148_5_fu_837_p3() {
    select_ln1148_5_fu_837_p3 = (!tmp_8_reg_1206.read()[0].is_01())? sc_lv<16>(): ((tmp_8_reg_1206.read()[0].to_bool())? sub_ln1148_14_fu_832_p2.read(): sext_ln1148_7_fu_829_p1.read());
}

void Loop_realfft_be_desc::thread_select_ln1148_fu_822_p3() {
    select_ln1148_fu_822_p3 = (!tmp_7_reg_1191.read()[0].is_01())? sc_lv<16>(): ((tmp_7_reg_1191.read()[0].to_bool())? sub_ln1148_12_fu_817_p2.read(): sext_ln1148_5_fu_814_p1.read());
}

void Loop_realfft_be_desc::thread_sext_ln1118_1_fu_583_p1() {
    sext_ln1118_1_fu_583_p1 = esl_sext<31,16>(select_ln1148_4_reg_1072.read());
}

void Loop_realfft_be_desc::thread_sext_ln1118_2_fu_580_p1() {
    sext_ln1118_2_fu_580_p1 = esl_sext<31,16>(p_Val2_19_reg_975_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_sext_ln1118_fu_577_p1() {
    sext_ln1118_fu_577_p1 = esl_sext<31,16>(select_ln1148_3_reg_1050.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_1_fu_784_p1() {
    sext_ln1148_1_fu_784_p1 = esl_sext<16,15>(trunc_ln1148_9_reg_1171.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_2_fu_640_p1() {
    sext_ln1148_2_fu_640_p1 = esl_sext<17,16>(ap_phi_reg_pp0_iter12_t_V_5_reg_276.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_3_fu_799_p1() {
    sext_ln1148_3_fu_799_p1 = esl_sext<16,15>(trunc_ln1148_11_reg_1186.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_4_fu_636_p1() {
    sext_ln1148_4_fu_636_p1 = esl_sext<17,16>(ap_phi_reg_pp0_iter12_t_V_6_reg_267.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_5_fu_814_p1() {
    sext_ln1148_5_fu_814_p1 = esl_sext<16,15>(trunc_ln1148_13_reg_1201.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_6_fu_632_p1() {
    sext_ln1148_6_fu_632_p1 = esl_sext<17,16>(ap_phi_reg_pp0_iter12_t_V_7_reg_258.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_7_fu_829_p1() {
    sext_ln1148_7_fu_829_p1 = esl_sext<16,15>(trunc_ln1148_15_reg_1216.read());
}

void Loop_realfft_be_desc::thread_sext_ln1148_fu_644_p1() {
    sext_ln1148_fu_644_p1 = esl_sext<17,16>(ap_phi_reg_pp0_iter12_t_V_4_reg_285.read());
}

void Loop_realfft_be_desc::thread_start_out() {
    start_out = real_start.read();
}

void Loop_realfft_be_desc::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_sub_ln111_fu_343_p2() {
    sub_ln111_fu_343_p2 = (!ap_const_lv8_0.is_01() || !trunc_ln111_reg_941.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(trunc_ln111_reg_941.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_10_fu_802_p2() {
    sub_ln1148_10_fu_802_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_10_reg_1181.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_10_reg_1181.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_11_fu_724_p2() {
    sub_ln1148_11_fu_724_p2 = (!ap_const_lv17_0.is_01() || !sext_ln1148_4_fu_636_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_0) - sc_bigint<17>(sext_ln1148_4_fu_636_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_12_fu_817_p2() {
    sub_ln1148_12_fu_817_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_12_reg_1196.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_12_reg_1196.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_13_fu_758_p2() {
    sub_ln1148_13_fu_758_p2 = (!ap_const_lv17_0.is_01() || !sext_ln1148_6_fu_632_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_0) - sc_bigint<17>(sext_ln1148_6_fu_632_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_14_fu_832_p2() {
    sub_ln1148_14_fu_832_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_14_reg_1211.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_14_reg_1211.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_1_fu_541_p2() {
    sub_ln1148_1_fu_541_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_1_reg_1040.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_1_reg_1040.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_2_fu_473_p2() {
    sub_ln1148_2_fu_473_p2 = (!ap_const_lv18_0.is_01() || !zext_ln1148_1_fu_470_p1.read().is_01())? sc_lv<18>(): (sc_biguint<18>(ap_const_lv18_0) - sc_biguint<18>(zext_ln1148_1_fu_470_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_3_fu_552_p2() {
    sub_ln1148_3_fu_552_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_4_reg_1045.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_4_reg_1045.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_4_fu_502_p2() {
    sub_ln1148_4_fu_502_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_7_reg_1025.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_7_reg_1025.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_5_fu_525_p2() {
    sub_ln1148_5_fu_525_p2 = (!ap_const_lv18_0.is_01() || !zext_ln1148_2_fu_451_p1.read().is_01())? sc_lv<18>(): (sc_biguint<18>(ap_const_lv18_0) - sc_biguint<18>(zext_ln1148_2_fu_451_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_6_fu_563_p2() {
    sub_ln1148_6_fu_563_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_s_reg_1055.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_s_reg_1055.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_7_fu_656_p2() {
    sub_ln1148_7_fu_656_p2 = (!ap_const_lv17_0.is_01() || !sext_ln1148_fu_644_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_0) - sc_bigint<17>(sext_ln1148_fu_644_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_8_fu_787_p2() {
    sub_ln1148_8_fu_787_p2 = (!ap_const_lv16_0.is_01() || !trunc_ln1148_6_reg_1166.read().is_01())? sc_lv<16>(): (sc_biguint<16>(ap_const_lv16_0) - sc_biguint<16>(trunc_ln1148_6_reg_1166.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_9_fu_690_p2() {
    sub_ln1148_9_fu_690_p2 = (!ap_const_lv17_0.is_01() || !sext_ln1148_2_fu_640_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_0) - sc_bigint<17>(sext_ln1148_2_fu_640_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln1148_fu_454_p2() {
    sub_ln1148_fu_454_p2 = (!ap_const_lv18_0.is_01() || !zext_ln1148_fu_448_p1.read().is_01())? sc_lv<18>(): (sc_biguint<18>(ap_const_lv18_0) - sc_biguint<18>(zext_ln1148_fu_448_p1.read()));
}

void Loop_realfft_be_desc::thread_sub_ln96_fu_316_p2() {
    sub_ln96_fu_316_p2 = (!ap_const_lv8_0.is_01() || !trunc_ln96_fu_312_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_0) - sc_biguint<8>(trunc_ln96_fu_312_p1.read()));
}

void Loop_realfft_be_desc::thread_tmp_3_fu_494_p3() {
    tmp_3_fu_494_p3 = r_V_fu_489_p2.read().range(16, 16);
}

void Loop_realfft_be_desc::thread_tmp_M_imag_V_fu_807_p3() {
    tmp_M_imag_V_fu_807_p3 = (!tmp_6_reg_1176.read()[0].is_01())? sc_lv<16>(): ((tmp_6_reg_1176.read()[0].to_bool())? sub_ln1148_10_fu_802_p2.read(): sext_ln1148_3_fu_799_p1.read());
}

void Loop_realfft_be_desc::thread_tmp_M_real_V_fu_792_p3() {
    tmp_M_real_V_fu_792_p3 = (!tmp_5_reg_1161.read()[0].is_01())? sc_lv<16>(): ((tmp_5_reg_1161.read()[0].to_bool())? sub_ln1148_8_fu_787_p2.read(): sext_ln1148_1_fu_784_p1.read());
}

void Loop_realfft_be_desc::thread_trunc_ln111_fu_334_p1() {
    trunc_ln111_fu_334_p1 = i2_0_i_reg_246_pp0_iter1_reg.read().range(8-1, 0);
}

void Loop_realfft_be_desc::thread_trunc_ln1148_8_fu_507_p4() {
    trunc_ln1148_8_fu_507_p4 = r_V_fu_489_p2.read().range(16, 1);
}

void Loop_realfft_be_desc::thread_trunc_ln96_fu_312_p1() {
    trunc_ln96_fu_312_p1 = ap_phi_mux_i2_0_i_phi_fu_250_p4.read().range(8-1, 0);
}

void Loop_realfft_be_desc::thread_twid_rom_0_address0() {
    twid_rom_0_address0 =  (sc_lv<8>) (zext_ln1265_fu_326_p1.read());
}

void Loop_realfft_be_desc::thread_twid_rom_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        twid_rom_0_ce0 = ap_const_logic_1;
    } else {
        twid_rom_0_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_twid_rom_1_address0() {
    twid_rom_1_address0 =  (sc_lv<8>) (zext_ln1265_fu_326_p1.read());
}

void Loop_realfft_be_desc::thread_twid_rom_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        twid_rom_1_ce0 = ap_const_logic_1;
    } else {
        twid_rom_1_ce0 = ap_const_logic_0;
    }
}

void Loop_realfft_be_desc::thread_zext_ln1116_fu_574_p1() {
    zext_ln1116_fu_574_p1 = esl_zext<31,15>(p_Val2_18_reg_970_pp0_iter5_reg.read());
}

void Loop_realfft_be_desc::thread_zext_ln111_fu_844_p1() {
    zext_ln111_fu_844_p1 = esl_zext<64,8>(sub_ln111_reg_980_pp0_iter13_reg.read());
}

void Loop_realfft_be_desc::thread_zext_ln1148_1_fu_470_p1() {
    zext_ln1148_1_fu_470_p1 = esl_zext<18,17>(ret_V_1_reg_1005.read());
}

void Loop_realfft_be_desc::thread_zext_ln1148_2_fu_451_p1() {
    zext_ln1148_2_fu_451_p1 = esl_zext<18,17>(ret_V_3_reg_990.read());
}

void Loop_realfft_be_desc::thread_zext_ln1148_fu_448_p1() {
    zext_ln1148_fu_448_p1 = esl_zext<18,17>(ret_V_reg_985.read());
}

void Loop_realfft_be_desc::thread_zext_ln1265_fu_326_p1() {
    zext_ln1265_fu_326_p1 = esl_zext<64,9>(i2_0_i_reg_246_pp0_iter1_reg.read());
}

void Loop_realfft_be_desc::thread_zext_ln96_fu_322_p1() {
    zext_ln96_fu_322_p1 = esl_zext<64,8>(sub_ln96_reg_896.read());
}

void Loop_realfft_be_desc::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter13.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln87_fu_294_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter14.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter13.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln87_fu_294_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

