{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591198057366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591198057366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 23:27:37 2020 " "Processing started: Wed Jun 03 23:27:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591198057366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591198057366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cymometer -c cymometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off cymometer -c cymometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591198057366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1591198057813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/cymometer/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/cymometer/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591198057863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591198057863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/cymometer/rtl/cymometer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cymometer_top " "Found entity 1: cymometer_top" {  } { { "../rtl/cymometer_top.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591198057876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591198057876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/cymometer/rtl/clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/cymometer/rtl/clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "../rtl/clk.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591198057888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591198057888 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"endmodule\" cymometer.v(32) " "Verilog HDL syntax error at cymometer.v(32) near text \"#\";  expecting \"endmodule\"" {  } { { "../rtl/cymometer.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1591198057899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cymometer.v(95) " "Verilog HDL information at cymometer.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/cymometer.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1591198057900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cymometer.v(136) " "Verilog HDL information at cymometer.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/cymometer.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1591198057901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_FS clk_fs cymometer.v(1) " "Verilog HDL Declaration information at cymometer.v(1): object \"CLK_FS\" differs only in case from object \"clk_fs\" in the same scope" {  } { { "../rtl/cymometer.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1591198057901 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cymometer cymometer.v(1) " "Ignored design unit \"cymometer\" at cymometer.v(1) due to previous errors" {  } { { "../rtl/cymometer.v" "" { Text "D:/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1591198057902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/fpga_study_code/fpga/cymometer/rtl/cymometer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591198057903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591198057994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 23:27:37 2020 " "Processing ended: Wed Jun 03 23:27:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591198057994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591198057994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591198057994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591198057994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591198058549 ""}
