# FIFO-Verification
A layered SystemVerilog testbench designed to verify a 16-depth, 8-bit Synchronous FIFO. This project utilizes Object-Oriented Programming (OOP) principles and Constrained Random Verification (CRV) to achieve 100% Functional Coverage.
