Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 22 21:40:40 2024
| Host         : DESKTOP-TBLU0CF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.784        0.000                      0                10685        0.144        0.000                      0                10685        9.166        0.000                       0                  2408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 41.665}     83.330          12.000          
  clk_out1_clk_wiz_0  {0.000 10.416}     20.833          48.002          
  clk_out2_clk_wiz_0  {0.000 20.833}     41.665          24.001          
  clkfbout_clk_wiz_0  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.784        0.000                      0                 9801        0.144        0.000                      0                 9801        9.166        0.000                       0                  2318  
  clk_out2_clk_wiz_0       29.982        0.000                      0                  884        0.213        0.000                      0                  884       20.332        0.000                       0                    86  
  clkfbout_clk_wiz_0                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.928ns  (logic 3.131ns (19.657%)  route 12.797ns (80.342%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.349 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.136     9.373    dmaengine1/pins1/d_reg03_out
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.326     9.699 r  dmaengine1/length[2]_i_11/O
                         net (fo=1, routed)           0.441    10.140    dmaengine1/length[2]_i_11_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.264 r  dmaengine1/length[2]_i_3/O
                         net (fo=1, routed)           0.718    10.982    dmaengine1/length[2]_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.106 r  dmaengine1/length[2]_i_1/O
                         net (fo=41, routed)          3.942    15.049    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.493    19.349    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.483    19.832    
                         clock uncertainty           -0.263    19.569    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.832    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -15.049    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 3.131ns (19.860%)  route 12.634ns (80.140%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.348 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.136     9.373    dmaengine1/pins1/d_reg03_out
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.326     9.699 r  dmaengine1/length[2]_i_11/O
                         net (fo=1, routed)           0.441    10.140    dmaengine1/length[2]_i_11_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.264 r  dmaengine1/length[2]_i_3/O
                         net (fo=1, routed)           0.718    10.982    dmaengine1/length[2]_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.106 r  dmaengine1/length[2]_i_1/O
                         net (fo=41, routed)          3.780    14.886    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.492    19.348    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.483    19.831    
                         clock uncertainty           -0.263    19.568    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.831    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                         -14.886    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.617ns  (logic 3.131ns (20.049%)  route 12.486ns (79.951%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.349 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.120     9.357    dmaengine1/pins1/d_reg03_out
    SLICE_X57Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.683 r  dmaengine1/length[0]_i_8/O
                         net (fo=1, routed)           0.984    10.667    dmaengine1/myxadc_inst/length_reg[0]_2
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.791 r  dmaengine1/myxadc_inst/length[0]_i_2/O
                         net (fo=1, routed)           0.403    11.194    dmaengine1/myxadc_inst_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  dmaengine1/length[0]_i_1/O
                         net (fo=41, routed)          3.419    14.738    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.493    19.349    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.483    19.832    
                         clock uncertainty           -0.263    19.569    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.832    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.594ns  (logic 3.131ns (20.078%)  route 12.463ns (79.922%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 19.344 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.120     9.357    dmaengine1/pins1/d_reg03_out
    SLICE_X57Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.683 r  dmaengine1/length[0]_i_8/O
                         net (fo=1, routed)           0.984    10.667    dmaengine1/myxadc_inst/length_reg[0]_2
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.791 r  dmaengine1/myxadc_inst/length[0]_i_2/O
                         net (fo=1, routed)           0.403    11.194    dmaengine1/myxadc_inst_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  dmaengine1/length[0]_i_1/O
                         net (fo=41, routed)          3.396    14.715    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.488    19.344    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.483    19.827    
                         clock uncertainty           -0.263    19.564    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.827    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.827    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 3.131ns (20.158%)  route 12.401ns (79.842%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.339 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.120     9.357    dmaengine1/pins1/d_reg03_out
    SLICE_X57Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.683 r  dmaengine1/length[0]_i_8/O
                         net (fo=1, routed)           0.984    10.667    dmaengine1/myxadc_inst/length_reg[0]_2
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.791 r  dmaengine1/myxadc_inst/length[0]_i_2/O
                         net (fo=1, routed)           0.403    11.194    dmaengine1/myxadc_inst_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  dmaengine1/length[0]_i_1/O
                         net (fo=41, routed)          3.335    14.653    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.483    19.339    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.483    19.822    
                         clock uncertainty           -0.263    19.559    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.822    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.509ns  (logic 3.131ns (20.188%)  route 12.378ns (79.812%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 19.334 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.136     9.373    dmaengine1/pins1/d_reg03_out
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.326     9.699 r  dmaengine1/length[2]_i_11/O
                         net (fo=1, routed)           0.441    10.140    dmaengine1/length[2]_i_11_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.264 r  dmaengine1/length[2]_i_3/O
                         net (fo=1, routed)           0.718    10.982    dmaengine1/length[2]_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.106 r  dmaengine1/length[2]_i_1/O
                         net (fo=41, routed)          3.524    14.630    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.478    19.334    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.483    19.817    
                         clock uncertainty           -0.263    19.554    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.817    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 3.131ns (20.263%)  route 12.321ns (79.737%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.350 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.120     9.357    dmaengine1/pins1/d_reg03_out
    SLICE_X57Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.683 r  dmaengine1/length[0]_i_8/O
                         net (fo=1, routed)           0.984    10.667    dmaengine1/myxadc_inst/length_reg[0]_2
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.791 r  dmaengine1/myxadc_inst/length[0]_i_2/O
                         net (fo=1, routed)           0.403    11.194    dmaengine1/myxadc_inst_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  dmaengine1/length[0]_i_1/O
                         net (fo=41, routed)          3.255    14.573    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.494    19.350    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.483    19.833    
                         clock uncertainty           -0.263    19.570    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.833    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.381ns  (logic 3.131ns (20.356%)  route 12.250ns (79.644%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.337 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.136     9.373    dmaengine1/pins1/d_reg03_out
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.326     9.699 r  dmaengine1/length[2]_i_11/O
                         net (fo=1, routed)           0.441    10.140    dmaengine1/length[2]_i_11_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.264 r  dmaengine1/length[2]_i_3/O
                         net (fo=1, routed)           0.718    10.982    dmaengine1/length[2]_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.106 r  dmaengine1/length[2]_i_1/O
                         net (fo=41, routed)          3.395    14.502    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y5          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.481    19.337    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.483    19.820    
                         clock uncertainty           -0.263    19.557    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.820    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.159ns  (logic 3.131ns (20.655%)  route 12.028ns (79.345%))
  Logic Levels:           11  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 19.346 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.120     9.357    dmaengine1/pins1/d_reg03_out
    SLICE_X57Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.683 r  dmaengine1/length[0]_i_8/O
                         net (fo=1, routed)           0.984    10.667    dmaengine1/myxadc_inst/length_reg[0]_2
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.791 r  dmaengine1/myxadc_inst/length[0]_i_2/O
                         net (fo=1, routed)           0.403    11.194    dmaengine1/myxadc_inst_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.318 r  dmaengine1/length[0]_i_1/O
                         net (fo=41, routed)          2.961    14.279    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.490    19.346    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.483    19.829    
                         clock uncertainty           -0.263    19.566    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.829    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.829    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 arb1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.131ns (20.799%)  route 11.922ns (79.201%))
  Logic Levels:           11  (LUT2=4 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.349 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.614    -0.879    arb1/clk_out1
    SLICE_X61Y81         FDRE                                         r  arb1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.460 f  arb1/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.679     0.219    arb1/Q[1]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.296     0.515 r  arb1/g0_b1_i_13/O
                         net (fo=60, routed)          1.650     2.166    arb1/grant0
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.316 r  arb1/myram_i_44/O
                         net (fo=1, routed)           0.859     3.174    dmaengine1/r_reg_11
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.356     3.530 r  dmaengine1/myram_i_4/O
                         net (fo=10, routed)          0.852     4.382    dmaengine1/address_int_reg[20][17]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.353     4.735 f  dmaengine1/tx_data_sav[23]_i_6/O
                         net (fo=1, routed)           0.577     5.311    dmaengine1/tx_data_sav[23]_i_6_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.326     5.637 f  dmaengine1/tx_data_sav[23]_i_4/O
                         net (fo=1, routed)           0.151     5.789    dmaengine1/tx_data_sav[23]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.913 f  dmaengine1/tx_data_sav[23]_i_3/O
                         net (fo=8, routed)           1.070     6.982    dmaengine1/tx_data_sav[23]_i_3_n_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.150     7.132 f  dmaengine1/resv[31]_i_2/O
                         net (fo=8, routed)           0.721     7.854    dmaengine1/resv[31]_i_2_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.383     8.237 r  dmaengine1/length[31]_i_20/O
                         net (fo=64, routed)          1.136     9.373    dmaengine1/pins1/d_reg03_out
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.326     9.699 r  dmaengine1/length[2]_i_11/O
                         net (fo=1, routed)           0.441    10.140    dmaengine1/length[2]_i_11_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.264 r  dmaengine1/length[2]_i_3/O
                         net (fo=1, routed)           0.718    10.982    dmaengine1/length[2]_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.106 r  dmaengine1/length[2]_i_1/O
                         net (fo=41, routed)          3.068    14.174    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        1.493    19.349    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.483    19.832    
                         clock uncertainty           -0.263    19.569    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.832    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  4.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.558    -0.606    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y63         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.079    -0.386    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X45Y63         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.826    -0.844    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y63         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.076    -0.530    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart1/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.974%)  route 0.402ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.555    -0.609    uart1/clk_out1
    SLICE_X45Y68         FDRE                                         r  uart1/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  uart1/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.402    -0.066    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X1Y13         RAMB36E1                                     r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.867    -0.804    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y13         RAMB36E1                                     r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.234    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.559    -0.605    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y62         FDSE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.108    -0.356    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X44Y62         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.827    -0.843    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y62         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.057    -0.535    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.819%)  route 0.107ns (43.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.559    -0.605    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y62         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.107    -0.357    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[3]
    SLICE_X44Y62         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.827    -0.843    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y62         FDRE                                         r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.055    -0.537    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pins1/io_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            pins1/io_sync_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.585    -0.579    pins1/clk_out1
    SLICE_X59Y68         FDRE                                         r  pins1/io_tmp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  pins1/io_tmp_reg[22]/Q
                         net (fo=1, routed)           0.113    -0.325    pins1/io_tmp[22]
    SLICE_X59Y68         FDRE                                         r  pins1/io_sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.853    -0.818    pins1/clk_out1
    SLICE_X59Y68         FDRE                                         r  pins1/io_sync_reg[22]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.070    -0.509    pins1/io_sync_reg[22]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pins1/io_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            pins1/io_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.585    -0.579    pins1/clk_out1
    SLICE_X59Y81         FDRE                                         r  pins1/io_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  pins1/io_tmp_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.325    pins1/io_tmp[5]
    SLICE_X59Y81         FDRE                                         r  pins1/io_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.853    -0.818    pins1/clk_out1
    SLICE_X59Y81         FDRE                                         r  pins1/io_sync_reg[5]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.070    -0.509    pins1/io_sync_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pins1/io_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            pins1/io_sync_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.586    -0.578    pins1/clk_out1
    SLICE_X65Y81         FDRE                                         r  pins1/io_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  pins1/io_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.321    pins1/io_tmp[10]
    SLICE_X64Y81         FDRE                                         r  pins1/io_sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.854    -0.816    pins1/clk_out1
    SLICE_X64Y81         FDRE                                         r  pins1/io_sync_reg[10]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.059    -0.506    pins1/io_sync_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart1/tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/serial_out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.860%)  route 0.308ns (57.140%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.548    -0.616    uart1/clk_out1
    SLICE_X36Y74         FDRE                                         r  uart1/tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  uart1/tx_counter_reg[0]/Q
                         net (fo=11, routed)          0.109    -0.366    uart1/tx_counter_reg[0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.321 r  uart1/serial_out_i_10/O
                         net (fo=1, routed)           0.199    -0.122    uart1/serial_out_i_10_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.077 r  uart1/serial_out_i_2/O
                         net (fo=1, routed)           0.000    -0.077    uart1/serial_out0_out
    SLICE_X33Y74         FDSE                                         r  uart1/serial_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.813    -0.857    uart1/clk_out1
    SLICE_X33Y74         FDSE                                         r  uart1/serial_out_reg/C
                         clock pessimism              0.502    -0.355    
    SLICE_X33Y74         FDSE (Hold_fdse_C_D)         0.092    -0.263    uart1/serial_out_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pins1/io_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            pins1/io_sync_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.586    -0.578    pins1/clk_out1
    SLICE_X65Y68         FDRE                                         r  pins1/io_tmp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  pins1/io_tmp_reg[26]/Q
                         net (fo=1, routed)           0.116    -0.321    pins1/io_tmp[26]
    SLICE_X65Y68         FDRE                                         r  pins1/io_sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.854    -0.816    pins1/clk_out1
    SLICE_X65Y68         FDRE                                         r  pins1/io_sync_reg[26]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.070    -0.508    pins1/io_sync_reg[26]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pins1/io_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            pins1/io_sync_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.588    -0.576    pins1/clk_out1
    SLICE_X61Y65         FDRE                                         r  pins1/io_tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  pins1/io_tmp_reg[18]/Q
                         net (fo=1, routed)           0.053    -0.394    pins1/io_tmp[18]
    SLICE_X61Y65         FDRE                                         r  pins1/io_sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2316, routed)        0.855    -0.815    pins1/clk_out1
    SLICE_X61Y65         FDRE                                         r  pins1/io_sync_reg[18]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)        -0.007    -0.583    pins1/io_sync_reg[18]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.416 }
Period(ns):         20.833
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.833      16.832     XADC_X0Y0        dmaengine1/myxadc_inst/xadc_inst/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X1Y8      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X1Y15     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X0Y4      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X1Y3      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X0Y10     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X0Y1      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X2Y12     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X0Y15     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.833      17.941     RAMB36_X2Y14     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X52Y77     sram1/myarray_reg_512_767_13_13/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X52Y77     sram1/myarray_reg_512_767_13_13/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X52Y77     sram1/myarray_reg_512_767_13_13/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X52Y77     sram1/myarray_reg_512_767_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y78     sram1/myarray_reg_512_767_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y78     sram1/myarray_reg_512_767_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y78     sram1/myarray_reg_512_767_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y78     sram1/myarray_reg_512_767_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y62     sram1/myarray_reg_512_767_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y62     sram1/myarray_reg_512_767_18_18/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y76     sram1/myarray_reg_512_767_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y76     sram1/myarray_reg_512_767_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y76     sram1/myarray_reg_512_767_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X60Y76     sram1/myarray_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y81     sram1/myarray_reg_512_767_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y81     sram1/myarray_reg_512_767_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y81     sram1/myarray_reg_512_767_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y81     sram1/myarray_reg_512_767_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y74     sram1/myarray_reg_512_767_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X64Y74     sram1/myarray_reg_512_767_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 1.078ns (10.027%)  route 9.673ns (89.973%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 40.183 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.332     2.454 r  vga1/myram_i_28/O
                         net (fo=48, routed)          7.361     9.815    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.494    40.183    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.666    
                         clock uncertainty           -0.302    40.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    39.797    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             30.319ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 1.078ns (10.353%)  route 9.335ns (89.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 40.182 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.332     2.454 r  vga1/myram_i_28/O
                         net (fo=48, routed)          7.023     9.477    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.493    40.182    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.483    40.665    
                         clock uncertainty           -0.302    40.362    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    39.796    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.796    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 30.319    

Slack (MET) :             30.572ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 1.106ns (11.113%)  route 8.846ns (88.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 40.183 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.360     2.482 r  vga1/myram_i_29/O
                         net (fo=48, routed)          6.535     9.017    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.494    40.183    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.666    
                         clock uncertainty           -0.302    40.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    39.589    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.589    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 30.572    

Slack (MET) :             30.654ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.078ns (10.700%)  route 8.997ns (89.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 40.179 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.332     2.454 r  vga1/myram_i_28/O
                         net (fo=48, routed)          6.685     9.139    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.490    40.179    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.662    
                         clock uncertainty           -0.302    40.359    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    39.793    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 30.654    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 1.078ns (10.730%)  route 8.969ns (89.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 40.183 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.683     1.957    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.332     2.289 r  vga1/myram_i_27/O
                         net (fo=48, routed)          6.823     9.112    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.494    40.183    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.666    
                         clock uncertainty           -0.302    40.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    39.797    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.909ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 1.106ns (11.504%)  route 8.508ns (88.496%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 40.182 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.360     2.482 r  vga1/myram_i_29/O
                         net (fo=48, routed)          6.197     8.679    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.493    40.182    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.483    40.665    
                         clock uncertainty           -0.302    40.362    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    39.588    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.588    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 30.909    

Slack (MET) :             30.988ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 1.078ns (11.072%)  route 8.659ns (88.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 40.175 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I1_O)        0.332     2.454 r  vga1/myram_i_28/O
                         net (fo=48, routed)          6.347     8.801    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.486    40.175    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.483    40.658    
                         clock uncertainty           -0.302    40.355    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    39.789    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.789    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                 30.988    

Slack (MET) :             31.023ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 1.078ns (11.103%)  route 8.631ns (88.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 40.182 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.683     1.957    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.332     2.289 r  vga1/myram_i_27/O
                         net (fo=48, routed)          6.485     8.774    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.493    40.182    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.483    40.665    
                         clock uncertainty           -0.302    40.362    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    39.796    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.796    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 31.023    

Slack (MET) :             31.145ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.106ns (11.783%)  route 8.280ns (88.217%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 40.183 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.855     2.129    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.360     2.489 r  vga1/myram_i_30/O
                         net (fo=48, routed)          5.962     8.451    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.494    40.183    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.666    
                         clock uncertainty           -0.302    40.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    39.595    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 31.145    

Slack (MET) :             31.244ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.665ns  (clk_out2_clk_wiz_0 rise@41.665ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.106ns (11.923%)  route 8.170ns (88.077%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 40.179 - 41.665 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.558    -0.935    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.516 f  vga1/h_reg[0]/Q
                         net (fo=10, routed)          1.463     0.947    vga1/h_reg[0]
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.327     1.274 r  vga1/myram_i_74/O
                         net (fo=7, routed)           0.848     2.122    vga1/myram_i_74_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.360     2.482 r  vga1/myram_i_29/O
                         net (fo=48, routed)          5.859     8.341    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     41.665    41.665 r  
    L17                                               0.000    41.665 r  clk (IN)
                         net (fo=0)                   0.000    41.665    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.071 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.232    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.011 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.598    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.689 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          1.490    40.179    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.483    40.662    
                         clock uncertainty           -0.302    40.359    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    39.585    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.585    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 31.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga1/h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X48Y55         FDRE                                         r  vga1/h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[2]/Q
                         net (fo=8, routed)           0.131    -0.328    vga1/h_reg[2]
    SLICE_X49Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  vga1/h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga1/h[5]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.833    -0.837    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[5]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091    -0.496    vga1/h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga1/h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[6]/Q
                         net (fo=11, routed)          0.131    -0.328    vga1/h_reg[6]
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  vga1/h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga1/plusOp[8]
    SLICE_X49Y54         FDRE                                         r  vga1/h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.833    -0.837    vga1/CLK
    SLICE_X49Y54         FDRE                                         r  vga1/h_reg[8]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.091    -0.496    vga1/h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga1/h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.064%)  route 0.134ns (41.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[5]/Q
                         net (fo=13, routed)          0.134    -0.324    vga1/h_reg[5]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  vga1/h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    vga1/plusOp[9]
    SLICE_X48Y55         FDRE                                         r  vga1/h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.833    -0.837    vga1/CLK
    SLICE_X48Y55         FDRE                                         r  vga1/h_reg[9]/C
                         clock pessimism              0.250    -0.587    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.092    -0.495    vga1/h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga1/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.098%)  route 0.158ns (45.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.603    vga1/CLK
    SLICE_X45Y57         FDRE                                         r  vga1/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga1/v_reg[5]/Q
                         net (fo=9, routed)           0.158    -0.304    vga1/v_reg[5]
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  vga1/v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga1/v[6]_i_1_n_0
    SLICE_X44Y56         FDRE                                         r  vga1/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.839    vga1/CLK
    SLICE_X44Y56         FDRE                                         r  vga1/v_reg[6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.092    -0.494    vga1/v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.250ns (59.215%)  route 0.172ns (40.785%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y56         FDRE                                         r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=6, routed)           0.172    -0.287    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.242    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X50Y55         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.178 r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.178    vga1/doutb[1]
    SLICE_X50Y55         FDRE                                         r  vga1/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.834    -0.836    vga1/CLK
    SLICE_X50Y55         FDRE                                         r  vga1/b_reg/C
                         clock pessimism              0.273    -0.563    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134    -0.429    vga1/b_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga1/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.561    -0.603    vga1/CLK
    SLICE_X45Y57         FDRE                                         r  vga1/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  vga1/v_reg[5]/Q
                         net (fo=9, routed)           0.158    -0.303    vga1/v_reg[5]
    SLICE_X45Y57         LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga1/v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga1/v[5]_i_1_n_0
    SLICE_X45Y57         FDRE                                         r  vga1/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.840    vga1/CLK
    SLICE_X45Y57         FDRE                                         r  vga1/v_reg[5]/C
                         clock pessimism              0.237    -0.603    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.092    -0.511    vga1/v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga1/v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.512%)  route 0.214ns (53.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.562    -0.602    vga1/CLK
    SLICE_X44Y56         FDRE                                         r  vga1/v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga1/v_reg[6]/Q
                         net (fo=9, routed)           0.214    -0.247    vga1/v_reg[6]
    SLICE_X46Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.202 r  vga1/v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vga1/plusOp__0[7]
    SLICE_X46Y55         FDRE                                         r  vga1/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.831    -0.839    vga1/CLK
    SLICE_X46Y55         FDRE                                         r  vga1/v_reg[7]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121    -0.465    vga1/v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga1/h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.032%)  route 0.588ns (75.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[6]/Q
                         net (fo=11, routed)          0.132    -0.327    vga1/h_reg[6]
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  vga1/myram_i_28/O
                         net (fo=48, routed)          0.456     0.174    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y9          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.878    -0.793    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.507    -0.285    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.102    vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga1/h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.516%)  route 0.205ns (52.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[5]/Q
                         net (fo=13, routed)          0.205    -0.253    vga1/h_reg[5]
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  vga1/h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vga1/plusOp[7]
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.833    -0.837    vga1/CLK
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092    -0.492    vga1/h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga1/h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Destination:            vga1/h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.665ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.638%)  route 0.204ns (52.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.564    -0.600    vga1/CLK
    SLICE_X49Y55         FDRE                                         r  vga1/h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  vga1/h_reg[5]/Q
                         net (fo=13, routed)          0.204    -0.254    vga1/h_reg[5]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.045    -0.209 r  vga1/h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga1/plusOp[6]
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout2_buf/O
                         net (fo=84, routed)          0.833    -0.837    vga1/CLK
    SLICE_X48Y54         FDRE                                         r  vga1/h_reg[6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.493    vga1/h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X1Y8      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X1Y15     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X0Y4      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X1Y3      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X0Y10     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X0Y1      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X2Y12     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X0Y15     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X2Y14     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.665      38.773     RAMB36_X1Y9      vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.832      20.332     SLICE_X48Y26     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_104_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.832      20.332     SLICE_X30Y35     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_139_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y55     vga1/v_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y55     vga1/v_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y55     vga1/v_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.832      20.332     SLICE_X54Y49     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X50Y55     vga1/b_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.832      20.332     SLICE_X48Y26     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_104_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.832      20.332     SLICE_X30Y35     vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/vga1/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_139_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y57     vga1/v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X45Y57     vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X45Y57     vga1/v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X44Y56     vga1/v_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y55     vga1/v_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.832      20.332     SLICE_X46Y55     vga1/v_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    mydcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBOUT



