# SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
# SPDX-License-Identifier: Apache-2.0

from __future__ import annotations
from enum import Enum, auto, IntEnum

import riescue.lib.common as common


class MyEnum(Enum):

    def __str__(self):
        return f"{self.name}"


class Xlen(IntEnum):
    XLEN32 = 32
    XLEN64 = 64


class RiscvPmpAddressMatchingModes(MyEnum):
    OFF = 0
    TOR = 1
    NA4 = 2
    NAPOT = 3

    @classmethod
    def str_to_enum(cls, mode):
        if mode == "off":
            return cls.OFF
        elif mode == "tor":
            return cls.TOR
        elif mode == "na4":
            return cls.NA4
        elif mode == "napot":
            return cls.NAPOT
        else:
            raise ValueError(f"PMP Address Matching mode: {mode} is unrecognized")

    def encode(self) -> int:
        "returns value bit shifted to bits [4:3]"
        return self.value << 3


class AddressType(MyEnum):
    NONE = auto()
    LINEAR = auto()
    PHYSICAL = auto()
    MEMORY = auto()
    GUEST_LINEAR = auto()
    GUEST_PHYSICAL = auto()


class AddressQualifiers(MyEnum):
    ADDRESS_LINEAR = auto()
    ADDRESS_PHYSICAL = auto()
    ADDRESS_DRAM = auto()
    ADDRESS_MMIO = auto()
    ADDRESS_SECURE = auto()
    ADDRESS_GUEST_PHYSICAL = auto()
    ADDRESS_RESERVED = auto()


class DataType(MyEnum):
    INT8 = auto()
    INT16 = auto()
    INT32 = auto()
    INT64 = auto()
    FP8 = auto()
    FP16 = auto()
    FP32 = auto()
    FP64 = auto()

    @classmethod
    def is_int(cls, data_type):
        return (data_type == cls.INT8) or (data_type == cls.INT16) or (data_type == cls.INT32) or (data_type == cls.INT64)

    @classmethod
    def is_fp(cls, data_type):
        return (data_type == cls.FP8) or (data_type == cls.FP16) or (data_type == cls.FP32) or (data_type == cls.FP64)


class NumGenOps(MyEnum):
    select_special_num = auto()
    special_num = auto()
    subnormal = auto()
    fractional = auto()
    low_fidelity = auto()
    nan_box = auto()
    dist = auto()


class SpecialFpNums(MyEnum):
    canonical_nan = auto()
    pos_inf = auto()
    neg_inf = auto()
    pos_zero = auto()
    neg_zero = auto()
    pos_sat = auto()
    neg_sat = auto()


class RiscvPrivileges(MyEnum):
    MACHINE = auto()
    SUPER = auto()
    USER = auto()

    @classmethod
    def enum_to_str(cls, priv):
        if priv == cls.MACHINE:
            return "machine"
        elif priv == cls.SUPER:
            return "super"
        elif priv == cls.USER:
            return "user"
        else:
            raise ValueError(f"priv: {priv} is unrecognized")


class RiscvExcpCauses(MyEnum):
    # Enum class for RISCV exception causes
    INSTRUCTION_ADDRESS_MISALIGNED = 0
    INSTRUCTION_ACCESS_FAULT = 1
    ILLEGAL_INSTRUCTION = 2
    BREAKPOINT = 3
    LOAD_ADDRESS_MISALIGNED = 4
    LOAD_ACCESS_FAULT = 5
    STORE_ADDRESS_MISALIGNED = 6
    STORE_ACCESS_FAULT = 7
    ECALL_FROM_USER = 8
    ECALL_FROM_SUPER = 9
    ECALL_FROM_VS = 10  # 0xa
    ECALL_FROM_MACHINE = 11  # 0xb
    INSTRUCTION_PAGE_FAULT = 12  # 0xc
    LOAD_PAGE_FAULT = 13  # 0xd
    STORE_PAGE_FAULT = 15  # 0xf
    INSTRUCTION_GUEST_PAGE_FAULT = 20  # 0x14
    LOAD_GUEST_PAGE_FAULT = 21  # 0x15
    VIRTUAL_INSTRUCTION = 22  # 0x16
    STORE_GUEST_PAGE_FAULT = 23  # 0x17

    # Enums for interrupt related causes
    # CAUSE_SUPER_SOFTWARE_INTR = 0x80000000000000001
    # CAUSE_MACHINE_SOFTWARE_INTR = 0x80000000000000003
    # CAUSE_SUPER_TIMER_INTR = 0x80000000000000005
    # CAUSE_MACHINE_TIMER_INTR = 0x80000000000000007
    # CAUSE_SUPER_EXT_INTR = 0x80000000000000009
    # CAUSE_MACHINE_EXT_INTR = 0x8000000000000000B


class RiscvInterruptCause(MyEnum):
    SSI = 1
    MSI = 3
    STI = 5
    MTI = 7
    SEI = 9
    MEI = 11
    COI = 13


class RiscvBaseArch(MyEnum):
    ARCH_RV32I = auto()
    ARCH_RV64I = auto()


class RiscvPageSizes(MyEnum):
    S4KB = auto()
    S4MB = auto()
    S2MB = auto()
    S1GB = auto()
    S512GB = auto()
    S256TB = auto()

    def __str__(self):
        return self.name[1:]

    @classmethod
    def weights(cls, pagesize):
        """
        Returns the weight of the given pagesize
        """
        if pagesize == cls.S4KB:
            return 1000
        elif pagesize == cls.S4MB:
            return 200
        elif pagesize == cls.S2MB:
            return 200
        elif pagesize == cls.S1GB:
            return 100
        elif pagesize == cls.S512GB:
            return 0
        elif pagesize == cls.S256TB:
            return 0
        else:
            raise ValueError(f"page size: {pagesize} is unrecognized")

    @classmethod
    def memory(cls, pagesize):
        if pagesize == cls.S4KB:
            return 0x1000
        elif pagesize == cls.S4MB:
            return 0x400000
        elif pagesize == cls.S2MB:
            return 0x200000
        elif pagesize == cls.S1GB:
            return 0x40000000
        elif pagesize == cls.S512GB:
            return 0x8000000000
        elif pagesize == cls.S256TB:
            return 0x1000000000000
        else:
            raise ValueError(f"page size: {pagesize} is unrecognized")

    @classmethod
    def address_mask(cls, pagesize):
        """
        Return the address mask for the given pagesize
        """
        memory_needed = cls.memory(pagesize)

        return 0xFFFFFFFFFFFFFFFF << (common.msb(memory_needed)) & 0xFFFFFFFFFFFFFFFF

    @classmethod
    def pt_leaf_level(cls, pagesize):
        """
        Return which pagetable level to stop at for the given pagesize
        """
        if pagesize == cls.S4KB:
            return 0
        elif pagesize == cls.S4MB:
            return 1
        elif pagesize == cls.S2MB:
            return 1
        elif pagesize == cls.S1GB:
            return 2
        elif pagesize == cls.S512GB:
            return 3
        elif pagesize == cls.S256TB:
            return 4
        else:
            raise ValueError(f"page size: {pagesize} is unrecognized")


class RiscvPagingModes(MyEnum):
    DISABLE = auto()
    SV32 = auto()
    SV39 = auto()
    SV48 = auto()
    SV57 = auto()

    @classmethod
    def max_levels(cls, mode):
        """
        Return number of levels for a paging mode
        """
        levels = 0
        if mode == RiscvPagingModes.SV32:
            levels = 2
        elif mode == RiscvPagingModes.SV39:
            levels = 3
        elif mode == RiscvPagingModes.SV48:
            levels = 4
        elif mode == RiscvPagingModes.SV57:
            levels = 5
        else:
            pass

        return levels

    @classmethod
    def index_bits(cls, mode, level):
        """
        Return index bits per pagetable level
        """
        index_bits = None
        if mode == RiscvPagingModes.SV32:
            if level == 0:
                index_bits = (21, 12)
            elif level == 1:
                index_bits = (31, 22)
            else:
                raise ValueError(f"{mode} only has pagetable levels 0,1 and not {level}")
        elif mode == RiscvPagingModes.SV39:
            if level == 0:
                index_bits = (20, 12)
            elif level == 1:
                index_bits = (29, 21)
            elif level == 2:
                index_bits = (38, 30)
            else:
                raise ValueError(f"{mode} only has pagetable levels 0,1,2 and not {level}")
        elif mode == RiscvPagingModes.SV48:
            if level == 0:
                index_bits = (20, 12)
            elif level == 1:
                index_bits = (29, 21)
            elif level == 2:
                index_bits = (38, 30)
            elif level == 3:
                index_bits = (47, 39)
            else:
                raise ValueError(f"{mode} only has pagetable levels 0,1,2,3 and not {level}")
        elif mode == RiscvPagingModes.SV57:
            if level == 0:
                index_bits = (20, 12)
            elif level == 1:
                index_bits = (29, 21)
            elif level == 2:
                index_bits = (38, 30)
            elif level == 3:
                index_bits = (47, 39)
            elif level == 4:
                index_bits = (56, 48)
            else:
                raise ValueError(f"{mode} only has pagetable levels 0,1,2,3,4 and not {level}")
        else:
            pass

        return index_bits

    @classmethod
    def pt_entry_size(cls, mode):
        """
        Return pagetable entry size in bytes
        """
        entry_size = 0
        if mode == RiscvPagingModes.SV32:
            entry_size = 4
        elif mode == RiscvPagingModes.SV39:
            entry_size = 8
        elif mode == RiscvPagingModes.SV48:
            entry_size = 8
        elif mode == RiscvPagingModes.SV57:
            entry_size = 8
        else:
            pass

        return entry_size

    @classmethod
    def supported_pagesizes(cls, mode):
        """
        Return supported pagesizes for a page mode
        """
        pagesizes = list()
        if mode == RiscvPagingModes.SV32:
            pagesizes = [RiscvPageSizes.S4KB, RiscvPageSizes.S4MB]
        elif mode == RiscvPagingModes.SV39:
            pagesizes = [RiscvPageSizes.S4KB, RiscvPageSizes.S2MB, RiscvPageSizes.S1GB]
        elif mode == RiscvPagingModes.SV48:
            pagesizes = [RiscvPageSizes.S4KB, RiscvPageSizes.S2MB, RiscvPageSizes.S1GB, RiscvPageSizes.S512GB]
        elif mode == RiscvPagingModes.SV57:
            pagesizes = [RiscvPageSizes.S4KB, RiscvPageSizes.S2MB, RiscvPageSizes.S1GB, RiscvPageSizes.S512GB, RiscvPageSizes.S256TB]
        else:
            pass

        return pagesizes

    @classmethod
    def linear_addr_bits(cls, mode, gstage=False):
        """
        Return linear address bits for a page mode
        """
        linear_addr_bits = 0
        if mode == RiscvPagingModes.SV32:
            linear_addr_bits = 32
        elif mode == RiscvPagingModes.SV39:
            linear_addr_bits = 39
        elif mode == RiscvPagingModes.SV48:
            linear_addr_bits = 48
        elif mode == RiscvPagingModes.SV57:
            linear_addr_bits = 57
        elif mode == RiscvPagingModes.DISABLE:
            linear_addr_bits = 52
        else:
            raise ValueError(f"{mode} not supported")

        # If we are in g-stage, there are extra 2-bits in the pagetables
        if gstage and (mode != RiscvPagingModes.DISABLE):
            linear_addr_bits += 0

        return linear_addr_bits

    @classmethod
    def physical_addr_bits(cls, mode):
        """
        Return physical address bits for a page mode
        """
        physical_addr_bits = 0
        if mode == RiscvPagingModes.SV32:
            physical_addr_bits = 32
        elif mode == RiscvPagingModes.SV39:
            physical_addr_bits = 52
        elif mode == RiscvPagingModes.SV48:
            physical_addr_bits = 52
        elif mode == RiscvPagingModes.SV57:
            physical_addr_bits = 52
        elif mode == RiscvPagingModes.DISABLE:
            physical_addr_bits = 52
        else:
            raise ValueError(f"{mode} not supported")

        return physical_addr_bits


class RiscvTestEnv(MyEnum):
    TEST_ENV_BARE_METAL = auto()
    TEST_ENV_VIRTUALIZED = auto()

    @classmethod
    def str_to_enum(cls, env):
        if env == "bare_metal":
            return cls.TEST_ENV_BARE_METAL
        elif env == "virtualized":
            return cls.TEST_ENV_VIRTUALIZED
        else:
            raise ValueError(f"env: {env} is unrecognized")


class RiscvSecureModes(MyEnum):
    SECURE = auto()
    NON_SECURE = auto()

    def __bool__(self):
        return self == self.SECURE

    @classmethod
    def str_to_enum(cls, secure_mode):
        if secure_mode == "secured":
            return cls.SECURE
        elif secure_mode == "non-secured":
            return cls.NON_SECURE
        else:
            raise ValueError(f"secure_mode: {secure_mode} is unrecognized")


class RiscvMPEnablement(MyEnum):
    MP_OFF = auto()
    MP_ON = auto()

    @classmethod
    def str_to_enum(cls, mp_enable):
        if mp_enable == "off":
            return cls.MP_OFF
        elif mp_enable == "on":
            return cls.MP_ON
        else:
            raise ValueError(f"mp_enable: {mp_enable} is unrecognized")


class RiscvMPMode(MyEnum):
    MP_SIMULTANEOUS = auto()
    MP_PARALLEL = auto()

    @classmethod
    def str_to_enum(cls, mp_mode):
        if mp_mode == "simultaneous":
            return cls.MP_SIMULTANEOUS
        elif mp_mode == "parallel":
            return cls.MP_PARALLEL
        else:
            raise ValueError(f"mp_mode: {mp_mode} is unrecognized")


class RiscvParallelSchedulingMode(MyEnum):
    ROUND_ROBIN = auto()
    EXHAUSTIVE = auto()

    @classmethod
    def str_to_enum(cls, mode):
        if mode == "round_robin":
            return cls.ROUND_ROBIN
        elif mode == "exhaustive":
            return cls.EXHAUSTIVE
        else:
            raise ValueError(f"mode: {mode} is unrecognized")
