// Seed: 3390095782
module module_0 (
    output wand id_0,
    output wor  id_1
);
  wire id_3, id_4;
  `define pp_5 0
  supply0 id_6;
  always `pp_5 = 1 - id_6;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input wand id_1
);
  initial id_3 = {id_1{1 <= 1}};
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    output supply0 id_6,
    input wor id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
endmodule
