UDP_02467: f (A, B, C) = ∑(0, 2, 4, 6, 7)

![圖片](https://github.com/chingyen06/Digital-Design-Verilog/blob/main//UDP_02467/img.png)
