
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.382446                       # Number of seconds simulated
sim_ticks                                382446497500                       # Number of ticks simulated
final_tick                               1043880750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151585                       # Simulator instruction rate (inst/s)
host_op_rate                                   168574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28986545                       # Simulator tick rate (ticks/s)
host_mem_usage                                2256416                       # Number of bytes of host memory used
host_seconds                                 13193.93                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2224147475                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        74240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        84416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           84416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        60578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       194119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                254697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        60578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          220726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               220726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          220726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        60578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       194119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               475423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1319                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  97408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   97408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  380826340000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.702300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.133807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.880030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343     46.41%     46.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          168     22.73%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74     10.01%     79.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      5.14%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      3.52%     87.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      1.35%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.84%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      2.17%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43      5.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          739                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.623377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.085820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.515621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             9     11.69%     11.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            24     31.17%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            12     15.58%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            16     20.78%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             6      7.79%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             4      5.19%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      1.30%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      1.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             2      2.60%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      1.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.779221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.741195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.165551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     66.23%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     25.97%     92.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      6.49%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    119414250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               147951750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     78458.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                97208.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  134046582.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2291940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1218195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2377620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1665180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         183777360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             78015900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15165120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       315037860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       286229280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      91443828060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            92329606515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.418361                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         368356382000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     33262250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      78310000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 380799666250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    745401500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      98990250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    690867250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2984520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1586310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8489460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5079060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         131532960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             81497460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14069760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       218732370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       194870400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      91533899460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            92192741760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.060494                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         380638798750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     31236000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      56030000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 381243990000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    507477500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     128083750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    479680250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2116007                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           496734308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2117031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.637239                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.182902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.817098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1002617301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1002617301                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    362428913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       362428913                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131680383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131680383                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        11841                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11841                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    494109296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        494109296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    494121137                       # number of overall hits
system.cpu.dcache.overall_hits::total       494121137                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2293159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2293159                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1724884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1724884                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          239                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          239                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4018043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4018043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4018282                       # number of overall misses
system.cpu.dcache.overall_misses::total       4018282                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  23380830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23380830000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  20294384334                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20294384334                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8762000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  43675214334                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43675214334                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  43675214334                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43675214334                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    364722072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    364722072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        12080                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        12080                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    498127339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    498127339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    498139419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    498139419                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006287                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012930                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.019785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008067                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10195.904427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10195.904427                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11765.651681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11765.651681                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10869.772756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10869.772756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10869.126242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10869.126242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1216021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            191940                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.335423                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2085611                       # number of writebacks
system.cpu.dcache.writebacks::total           2085611                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1302555                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1302555                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       600266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       600266                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1902821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1902821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1902821                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1902821                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       990604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       990604                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1124618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1124618                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2115222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2115222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2115333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2115333                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  12107779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12107779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13777740744                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13777740744                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1474500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1474500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  25885520244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25885520244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  25886994744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25886994744                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.009189                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009189                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004246                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004246                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004246                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12222.623268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12222.623268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12251.040570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12251.040570                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 13283.783784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13283.783784                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12237.732136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12237.732136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12237.787026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12237.787026                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            772630                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           358023165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            773142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            463.075561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.462926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   496.537074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.030201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.969799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         483278764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        483278764                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    240460955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       240460955                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    240460955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        240460955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    240460955                       # number of overall hits
system.cpu.icache.overall_hits::total       240460955                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       792112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        792112                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       792112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         792112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       792112                       # number of overall misses
system.cpu.icache.overall_misses::total        792112                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  10281194499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10281194499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  10281194499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10281194499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  10281194499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10281194499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    241253067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241253067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    241253067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241253067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    241253067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241253067                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003283                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003283                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12979.470705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12979.470705                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12979.470705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12979.470705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12979.470705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12979.470705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1693                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.804348                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       772630                       # number of writebacks
system.cpu.icache.writebacks::total            772630                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        19482                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19482                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        19482                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19482                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        19482                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19482                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       772630                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       772630                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       772630                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       772630                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       772630                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       772630                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   9385089499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9385089499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   9385089499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9385089499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   9385089499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9385089499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003203                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12146.939025                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12146.939025                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12146.939025                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12146.939025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12146.939025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12146.939025                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1523                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11407717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34291                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    332.673792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       36.689695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2453.751214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29249.378105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   342.711943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   685.469043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.074883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.892620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.010459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.020919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45933019                       # Number of tag accesses
system.l2.tags.data_accesses                 45933019                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2085611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2085611                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       745929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           745929                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1123651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1123651                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       772267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             772267                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       991195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            991195                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        772267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2114846                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2887113                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       772267                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2114846                       # number of overall hits
system.l2.overall_hits::total                 2887113                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 998                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              363                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             163                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          363                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1161                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1524                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          363                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1161                       # number of overall misses
system.l2.overall_misses::total                  1524                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     90708500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90708500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     75216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75216500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     51705000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51705000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     75216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    142413500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        217630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     75216500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    142413500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       217630000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2085611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2085611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       745929                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       745929                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1124649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1124649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       772630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         772630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       991358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        991358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       772630                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2116007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2888637                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       772630                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2116007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2888637                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000887                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000470                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000164                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000528                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000528                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90890.280561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90890.280561                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 207207.988981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207207.988981                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 317208.588957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 317208.588957                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 207207.988981                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 122664.513351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 142801.837270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 207207.988981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 122664.513351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 142801.837270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1319                       # number of writebacks
system.l2.writebacks::total                      1319                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            998                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          162                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1522                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     80728500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     80728500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     71524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     50025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     71524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    130753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    202277500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     71524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    130753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    202277500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000527                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80890.280561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80890.280561                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 197580.110497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 197580.110497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 308796.296296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 308796.296296                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 197580.110497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 112718.534483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 132902.431012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 197580.110497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 112718.534483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 132902.431012                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1319                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq               998                       # Transaction distribution
system.membus.trans_dist::ReadExResp              998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       181824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1522                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4160500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4094250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        84972381                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     73973893                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2149513                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     57619677                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        47336398                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.153182                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3618961                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       572230                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       570372                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1858                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        31394                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1043880750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                764893137                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    259680385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1040872806                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            84972381                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     51525731                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             502430858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4382956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          238                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          162                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         241253068                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        591322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    764303153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.439240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.341499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        318208993     41.63%     41.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         67563506      8.84%     50.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        103139730     13.49%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        275390924     36.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    764303153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.111091                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.360808                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        233948119                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     100171922                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         412797277                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      15278482                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2107345                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     46524846                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         85812                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1088114133                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       6478289                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2107345                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        245767076                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6547136                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     34093389                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         416206143                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      59582058                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1080499382                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       3572510                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        901286                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          59591                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       26937537                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25386780                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          462                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1568979766                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6575727205                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1202255602                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    549756304                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259790                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         33719962                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1131058                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1119409                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29958597                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    379705951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    136214364                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9661378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6370487                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1074365176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3300752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1069464395                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1341038                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20776884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     62040513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       133903                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    764303153                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.399267                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.158969                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    200379074     26.22%     26.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    236562156     30.95%     57.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    184027913     24.08%     81.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114528614     14.98%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     24111668      3.15%     99.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3929552      0.51%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       465410      0.06%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        16449      0.00%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       282317      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    764303153                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        24585801     16.16%     16.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1698481      1.12%     17.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          191525      0.13%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        41540      0.03%     17.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2005      0.00%     17.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         1060      0.00%     17.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        26419      0.02%     17.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       204347      0.13%     17.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       173921      0.11%     17.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       163846      0.11%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         4900      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       89887441     59.08%     76.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      35154583     23.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     435144101     40.69%     40.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9317586      0.87%     41.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        158129      0.01%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5815481      0.54%     42.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3245198      0.30%     42.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1722577      0.16%     42.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1636199      0.15%     42.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     15362309      1.44%     44.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37436748      3.50%     47.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44301584      4.14%     51.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       943382      0.09%     51.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    251939404     23.56%     75.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     91025637      8.51%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    127041201     11.88%     95.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44374859      4.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1069464395                       # Type of FU issued
system.switch_cpus.iq.rate                   1.398188                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           152135869                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.142254                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2498819016                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    818577590                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    786140228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    557889831                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    279910020                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    277411206                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      942347838                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       279252426                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10640656                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      6685511                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        38427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        44802                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1568057                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        18355                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       954191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2107345                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1356797                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3103218                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1077667658                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     379705951                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    136214364                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1113159                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3086175                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        44802                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1388488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       709411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2097899                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1066110060                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     377170164                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3354332                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  1730                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            512246771                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         79436637                       # Number of branches executed
system.switch_cpus.iew.exec_stores          135076607                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.393803                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1063794739                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1063551434                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         538918433                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         793434635                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.390458                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.679222                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     17225381                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2065380                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    760924296                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.388956                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.908733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    351517958     46.20%     46.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    157237085     20.66%     66.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     92406019     12.14%     79.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     75543940      9.93%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20704678      2.72%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26721023      3.51%     95.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      8908289      1.17%     96.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4746335      0.62%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     23138969      3.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    760924296                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001568                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890601                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666740                       # Number of memory references committed
system.switch_cpus.commit.loads             373020433                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019137                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645110                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456752     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721727      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288694      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295586      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438951     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306528      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581482     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890601                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      23138969                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1811901218                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2151611777                       # The number of ROB writes
system.switch_cpus.timesIdled                  243670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  589984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.764893                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.764893                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.307372                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.307372                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1176970562                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       560952292                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         548883861                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        442415613                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4323764164                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442244659                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2548036711                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405272                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5777274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2888639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35837                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1043880750500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1763988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2086930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       772630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1124649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1124649                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        772630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       991358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2317890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6348021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8665911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     98896640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    268903552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              367800192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1523                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2890160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2854321     98.76%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35839      1.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2890160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5746878000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1159580726                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3174023474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
