//! anvil — random by-construction generator of synthesizable SystemVerilog RTL.
//!
//! See the `book/` directory for design rationale. The crate is organized
//! around a typed circuit IR (`ir`), a generator that builds it by
//! fanin-cone recursion (`gen`), and an emitter that pretty-prints it as
//! SystemVerilog (`emit`).

pub mod config;
pub mod emit;
/// Phase 8 frontend / elaboration accept-corpus lane
/// (`PHASE-8-FRONTEND-ACCEPT`). A **separate generator path** from
/// the DUT lane: a source-level **AST IR** (`SourceUnit` → `Package` →
/// `Module` → `ModuleItem`) with a **construction-time elaboration-
/// evaluator** that resolves every parameter, generate predicate, and
/// instance binding as the IR is built — the *oracle*. Extends Phase
/// 7's `ConstExpr` / `eval` core with hierarchy: packages, modules,
/// instances, generate-if blocks. Deliberately not threaded through
/// the gate-level circuit IR (`ir`) — the circuit IR cannot express
/// modules/params/packages/generate, the category error `.1`
/// rejected.
pub mod frontend;
pub mod gen;
pub mod ir;
pub mod metrics;
/// Phase 7 oracle-backed micro-design lane (`PHASE-7-ORACLE-MICRODESIGN`).
/// A **separate generator path** from the DUT lane: a source-level
/// const-expr / parameter IR + construction-time evaluator (the
/// oracle). Deliberately not threaded through the gate-level circuit
/// IR (`ir`).
pub mod microdesign;
/// Phase 9 multi-artifact umbrella (`PHASE-9-MULTI-ARTIFACT-UMBRELLA`).
/// Unifies the **plumbing** across the three delivered artifact lanes
/// — DUT RTL (Phases 1–6), oracle-backed micro-design (Phase 7,
/// `microdesign`), and frontend / elaboration accept (Phase 8,
/// `frontend`) — via the `ArtifactLane` trait. Explicit anti-goal:
/// never collapse the three lanes' rules-first generators into one
/// "random SV generator"; only their plumbing (seed→artifact,
/// byte-stable output, optional manifest, downstream check plan)
/// unifies here.
pub mod umbrella;

pub use config::Config;
pub use gen::{Generator, GeneratorCheckpoint};
pub use ir::{Design, Module};

// ---------------------------------------------------------------
// Trace verbosity toggle for `--trace debug` (highest verbosity).
// ---------------------------------------------------------------
//
// `tracing`'s level enum tops out at `TRACE`, so `high` and `debug`
// both route to that level at the subscriber. To give `debug` strictly
// more coverage than `high`, extra verbose events guard themselves
// with this atomic flag — set to `true` only when the CLI level is
// `debug`.
//
// Use the `trace_verbose!` macro rather than loading the flag
// directly.
use std::sync::atomic::{AtomicBool, Ordering};

static TRACE_DEBUG: AtomicBool = AtomicBool::new(false);

/// Enable (`true`) or disable (`false`) the `--trace debug`
/// super-verbose events. Called by the binary from `init_tracing`.
pub fn set_trace_debug(enabled: bool) {
    TRACE_DEBUG.store(enabled, Ordering::Relaxed);
}

/// True iff the current process was started with `--trace debug`.
#[inline]
pub fn trace_debug_enabled() -> bool {
    TRACE_DEBUG.load(Ordering::Relaxed)
}

/// `tracing::trace!` guarded by the `--trace debug` flag. Used for
/// super-verbose per-branch / per-intern events that would flood
/// the output at `--trace high` and are only desired when the user
/// is debugging the generator itself.
#[macro_export]
macro_rules! trace_verbose {
    ($($arg:tt)*) => {
        if $crate::trace_debug_enabled() {
            ::tracing::trace!($($arg)*);
        }
    };
}
