{
    "DESIGN_NAME": "fp_comp",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES":  [
        "dir::../../verilog/rtl/*defines.v",
        "dir::../../verilog/rtl/*characters.v",
        "dir::../../verilog/rtl/fp_comp.v"
    ],
    "CLOCK_PERIOD": 75.0,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "ROUTING_CORES": 8,
    "SYNTH_STRATEGY": "AREA 3",
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 100",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_MULTILAYER": 0,
    "FP_PDN_AUTO_ADJUST": 0,
    "FP_PDN_CORE_RING": 0,
    "FP_CORE_UTIL": 35,
    "RT_MAX_LAYER": "met4",
    "PL_RESIZER_SETUP_SLACK_MARGIN": 1,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.5,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.5,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,
    "GRT_REPAIR_ANTENNAS": 1,
    "FP_PDN_AUTO_ADJUST": 0,
    "FP_PDN_VPITCH": 20,
    "FP_PDN_HPITCH": 20,
    "FP_PDN_VOFFSET": 0,
    "FP_PDN_HOFFSET": 0
    }
