INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
