$comment Generated by Amaranth $end
$date 2022-03-20 09:24:16.973751 $end
$timescale 1 ps $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 # _ui__task $end
$var string 1 $ ui__task $end
$var wire 22 % _ui__addr $end
$var wire 22 & ui__addr $end
$var wire 16 ' _ui__data $end
$var wire 16 ( ui__data $end
$var wire 1 ) ui__readback_active $end
$var wire 1 * _ui__readback_active $end
$var wire 22 + ui__readback_addr $end
$var wire 22 , _ui__readback_addr $end
$var wire 16 - ui__readback_data $end
$var wire 16 . _ui__readback_data $end
$var string 1 / pin_ui__cmd $end
$var string 1 0 _pin_ui__cmd $end
$var wire 1 1 pin_ui__clk_en $end
$var wire 1 2 _pin_ui__clk_en $end
$var wire 1 3 pin_ui__dqm $end
$var wire 1 4 _pin_ui__dqm $end
$var wire 16 5 pin_ui__copi_dq $end
$var wire 16 6 _pin_ui__copi_dq $end
$var wire 1 7 pin_ui__copi_read_active $end
$var wire 1 8 _pin_ui__copi_read_active $end
$var wire 16 9 _pin_ui__cipo_dq $end
$var wire 16 : pin_ui__cipo_dq $end
$var wire 1 ; _pin_ui__cipo_read_active $end
$var wire 1 < pin_ui__cipo_read_active $end
$var wire 13 = pin_ui__a $end
$var wire 13 > _pin_ui__a $end
$var wire 2 ? pin_ui__ba $end
$var wire 2 @ _pin_ui__ba $end
$var wire 9 A col $end
$var wire 2 B bank $end
$var wire 11 C row $end
$var wire 16 D data $end
$var wire 3 E burst_index $end
$var wire 1 F adding_to_readback_bus $end
$var wire 1 G readback_bus $end
$var wire 1 H readback_bus$1 $end
$var wire 1 I readback_bus$2 $end
$var wire 1 J readback_bus$3 $end
$var wire 1 K cmd_and_addr_bus $end
$var wire 1 L data_bus $end
$var string 1 M rw_bank_0_fsm_state $end
$var string 1 N $sample$s$_ui__task$sync$1 $end
$var wire 1 O $sample$c$0$sync$1 $end
$var wire 11 P $sample$s$row$sync$1 $end
$var string 1 Q $sample$s$_ui__task$sync$3 $end
$var wire 9 R $sample$s$col$sync$3 $end
$var wire 16 S $sample$s$data$sync$3 $end
$var wire 1 T cmd_and_addr_bus$1 $end
$var wire 1 U data_bus$1 $end
$var string 1 V rw_bank_1_fsm_state $end
$var wire 1 W $sample$c$1$sync$1 $end
$var wire 1 X cmd_and_addr_bus$2 $end
$var wire 1 Y data_bus$2 $end
$var string 1 Z rw_bank_2_fsm_state $end
$var wire 2 [ $sample$c$2$sync$1 $end
$var wire 1 \ cmd_and_addr_bus$3 $end
$var wire 1 ] data_bus$3 $end
$var string 1 ^ rw_bank_3_fsm_state $end
$var wire 2 _ $sample$c$3$sync$1 $end
$var string 1 ` $sample$s$_ui__task$sync$2 $end
$var wire 9 a $sample$s$col$sync$1 $end
$var wire 9 b $sample$s$col$sync$2 $end
$var wire 16 c $sample$s$data$sync$1 $end
$var wire 16 d $sample$s$data$sync$2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
sRW_IDLE/0 #
sRW_IDLE/0 $
b0 %
b0 &
b0 '
b0 (
0)
0*
b0 +
b0 ,
b0 -
b0 .
sCMD_DESL/0 /
sCMD_DESL/0 0
01
02
03
04
b0 5
b0 6
07
08
b0 9
b0 :
0;
0<
b0 =
b0 >
b0 ?
b0 @
b0 A
b0 B
b0 C
b0 D
b0 E
0F
0G
0H
0I
0J
0K
0L
sIDLE/0 M
sRW_IDLE/0 N
0O
b0 P
sRW_IDLE/0 Q
b0 R
b0 S
0T
0U
sIDLE/0 V
1W
0X
0Y
sIDLE/0 Z
b10 [
0\
0]
sIDLE/0 ^
b11 _
sRW_IDLE/0 `
b0 a
b0 b
b0 c
b0 d
$end
#3496
sCMD_NOP/1 0
14
1!
12
sRW_WRITE/2 $
#6992
0!
#10488
11
b1 &
b1 (
sRW_WRITE/2 #
1!
sCMD_NOP/1 /
13
#13984
0!
#17480
b10 &
sRW_WRITE/2 N
b10 (
b1 '
1!
b1 %
#20976
0!
#24472
sWAS_ACTIVE_NOP1/1 M
b11 &
1!
b11 (
1K
sRW_WRITE/2 `
sCMD_ACT/7 0
b1 A
b10 '
b1 D
b1 E
b10 %
#27968
0!
#31464
sNOP3/2 M
b100 &
1!
b100 (
sCMD_ACT/7 /
0K
sCMD_NOP/1 0
b10 D
b11 '
b10 A
b11 %
sRW_WRITE/2 Q
b10 E
b1 c
b1 a
#34960
0!
#38456
sWRITE_0/3 M
b101 &
1!
b1 b
b1 d
sCMD_NOP/1 /
b101 (
b11 D
b100 %
b100 '
b11 A
b11 E
b10 c
b10 a
#41952
0!
#45448
b1 R
1K
b1 S
sCMD_WRITE_AP/6 0
b101 '
b100 A
1L
b101 %
b11 a
sWRITE_1/6 M
b110 &
04
1!
b10 b
b10 d
b110 (
b100 D
b100 E
b11 c
#48944
0!
#52440
sCMD_WRITE_AP/6 /
b10 R
03
0K
b10 S
sCMD_NOP/1 0
b110 '
b101 A
b110 %
b100 a
sWRITE_2/7 M
b111 &
1!
b11 d
b11 b
b111 (
b1 6
b101 D
b101 E
b100 c
#55936
0!
#59432
sCMD_NOP/1 /
b11 R
b11 S
b111 '
b110 A
b1 5
b111 %
b101 a
sWRITE_3/8 M
b1000 &
1!
b100 b
b100 d
b1000 (
b10 6
b110 D
b110 E
b101 c
#62928
0!
#66424
b100 R
b100 S
b1000 '
b111 A
b10 5
b1000 %
b110 a
sWRITE_4/9 M
b1001 &
1!
b101 b
b101 d
b1001 (
b11 6
b111 D
b111 E
b1 :
b110 c
#69920
0!
#73416
b101 R
b101 S
b1001 '
b0 A
b11 5
b1 B
b1001 %
b111 a
sWRITE_5/10 M
b1010 &
1!
b110 d
b1 9
b110 b
b1010 (
b100 6
b1000 D
b0 E
b10 :
b111 c
#76912
0!
#80408
1T
b110 R
b110 S
sCMD_ACT/7 0
b1010 '
b1 A
b100 5
sWAS_ACTIVE_NOP1/1 V
b1010 %
b0 a
sWRITE_6/11 M
b1011 &
1!
b111 d
b10 9
b111 b
b1011 (
b101 6
b1001 D
b1 @
b1 E
b11 :
b1000 c
#83904
0!
#87400
0T
b1 ?
sCMD_ACT/7 /
b111 R
b111 S
sCMD_NOP/1 0
b1011 '
b10 A
b101 5
sNOP3/2 V
b1011 %
b1 a
sWRITE_7/12 M
b1100 &
1!
b1000 d
b11 9
b0 b
b1100 (
b110 6
b1010 D
b0 @
b10 E
b100 :
b1001 c
#90896
0!
#94392
b0 ?
sCMD_NOP/1 /
b0 R
b1000 S
b1100 '
b11 A
b110 5
sWRITE_0/3 V
b1100 %
b10 a
sIDLE/0 M
b1101 &
1!
b1001 d
b100 9
b1 b
b1101 (
b111 6
b1011 D
b11 E
b101 :
b1010 c
#97888
0!
#101384
1T
b1 R
1U
b1001 S
sCMD_WRITE_AP/6 0
b1101 '
b100 A
b111 5
sWRITE_1/6 V
0L
b1101 %
b11 a
b1110 &
1!
b1010 d
b101 9
b10 b
b1110 (
b1000 6
b1100 D
b1 @
b100 E
b110 :
b1011 c
#104880
0!
#108376
0T
b1 ?
sCMD_WRITE_AP/6 /
b10 R
b1010 S
sCMD_NOP/1 0
b1110 '
b101 A
b1000 5
sWRITE_2/7 V
b1110 %
b100 a
b1111 &
1!
b1011 d
b110 9
b11 b
b1111 (
b1001 6
b1101 D
b0 @
b101 E
b111 :
b1100 c
#111872
0!
#115368
b0 ?
sCMD_NOP/1 /
b11 R
b1011 S
b1111 '
b110 A
b1001 5
sWRITE_3/8 V
b1111 %
b101 a
b10000 &
1!
b1100 d
b111 9
b100 b
b10000 (
b1010 6
b1110 D
b110 E
b1000 :
b1101 c
#118864
0!
#122360
b100 R
b1100 S
b10000 '
b111 A
b1010 5
sWRITE_4/9 V
b10000 %
b110 a
b10001 &
1!
b101 b
b1101 d
b1000 9
b10001 (
b1011 6
b1111 D
b111 E
b1001 :
b1110 c
#125856
0!
#129352
b101 R
b1101 S
b10001 '
b0 A
b1011 5
sWRITE_5/10 V
b10 B
b10001 %
b111 a
b10010 &
1!
b1110 d
b1001 9
b110 b
b10010 (
b1100 6
b10000 D
b0 E
b1010 :
b1111 c
#132848
0!
#136344
b110 R
b1110 S
sCMD_ACT/7 0
b10010 '
b1 A
b1100 5
sWRITE_6/11 V
b10010 %
b0 a
b10011 &
1!
b1111 d
b1010 9
1X
b111 b
b10011 (
b1101 6
sWAS_ACTIVE_NOP1/1 Z
b10001 D
b10 @
b1 E
b1011 :
b10000 c
#139840
0!
#143336
b10 ?
sCMD_ACT/7 /
b111 R
b1111 S
sCMD_NOP/1 0
b10011 '
b10 A
b1101 5
sWRITE_7/12 V
b10011 %
b1 a
b10100 &
1!
b10000 d
b1011 9
0X
b0 b
b10100 (
b1110 6
sNOP3/2 Z
b10010 D
b0 @
b10 E
b1100 :
b10001 c
#146832
0!
#150328
b0 ?
sCMD_NOP/1 /
b0 R
b10000 S
b10100 '
b11 A
b1110 5
sIDLE/0 V
b10100 %
b10 a
b10101 &
1!
b10001 d
b1100 9
b1 b
b10101 (
b1111 6
b10010 c
b10011 D
b11 E
b1101 :
sWRITE_0/3 Z
#153824
0!
#157320
b1 R
0U
b10001 S
sCMD_WRITE_AP/6 0
b10101 '
b100 A
b1111 5
b10101 %
b11 a
b10110 &
1!
b10010 d
b1101 9
1X
b10 b
b10110 (
b10000 6
sWRITE_1/6 Z
b10100 D
1Y
b10 @
b100 E
b1110 :
b10011 c
#160816
0!
#164312
b10 ?
sCMD_WRITE_AP/6 /
b10 R
b10010 S
sCMD_NOP/1 0
b10110 '
b101 A
b10000 5
b10110 %
b100 a
b10111 &
1!
b10011 d
b1110 9
0X
b11 b
b10111 (
b10001 6
sWRITE_2/7 Z
b10101 D
b0 @
b101 E
b1111 :
b10100 c
#167808
0!
#171304
b0 ?
sCMD_NOP/1 /
b11 R
b10011 S
b10111 '
b110 A
b10001 5
b10111 %
b101 a
b11000 &
1!
b10100 d
b1111 9
b100 b
b11000 (
b10010 6
b10101 c
b10110 D
b110 E
b10000 :
sWRITE_3/8 Z
#174800
0!
#178296
b100 R
b10100 S
b11000 '
b111 A
b10010 5
b11000 %
b110 a
b11001 &
1!
b101 b
b10101 d
b10000 9
b11001 (
b10011 6
b10110 c
b10111 D
b111 E
b10001 :
sWRITE_4/9 Z
#181792
0!
#185288
b101 R
b10101 S
b11001 '
b0 A
b10011 5
b11 B
b11001 %
b111 a
b11010 &
1!
b10110 d
b10001 9
b110 b
b11010 (
b10100 6
b10111 c
b11000 D
b0 E
b10010 :
sWRITE_5/10 Z
#188784
0!
#192280
b110 R
b10110 S
sCMD_ACT/7 0
b11010 '
b1 A
b10100 5
1\
b11010 %
b0 a
b11011 &
sWAS_ACTIVE_NOP1/1 ^
1!
b10111 d
b10010 9
b111 b
b11011 (
b10101 6
b11000 c
b11001 D
b11 @
b1 E
b10011 :
sWRITE_6/11 Z
#195776
0!
#199272
b11 ?
sCMD_ACT/7 /
b111 R
b10111 S
sCMD_NOP/1 0
b11011 '
b10 A
b10101 5
0\
b11011 %
b1 a
b11100 &
sNOP3/2 ^
1!
b11000 d
b10011 9
b0 b
b11100 (
b10110 6
sWRITE_7/12 Z
b11010 D
b0 @
b10 E
b10100 :
b11001 c
#202768
0!
#206264
b0 ?
sCMD_NOP/1 /
b0 R
b11000 S
b11100 '
b11 A
b10110 5
b11100 %
b10 a
b11101 &
sWRITE_0/3 ^
1!
b11001 d
b10100 9
b1 b
b11101 (
b10111 6
b11010 c
b11011 D
b11 E
b10101 :
sIDLE/0 Z
#209760
0!
#213256
b1 R
b11001 S
sCMD_WRITE_AP/6 0
b11101 '
b100 A
b10111 5
1\
1]
b11101 %
b11 a
b11110 &
sWRITE_1/6 ^
1!
b11010 d
b10101 9
b10 b
b11110 (
b11000 6
b11100 D
0Y
b11 @
b100 E
b10110 :
b11011 c
#216752
0!
#220248
b11 ?
sCMD_WRITE_AP/6 /
b10 R
b11010 S
sCMD_NOP/1 0
b11110 '
b101 A
b11000 5
0\
b11110 %
b100 a
b11111 &
sWRITE_2/7 ^
1!
b11011 d
b10110 9
b11 b
b11111 (
b11001 6
b11101 D
b0 @
b101 E
b10111 :
b11100 c
#223744
0!
#227240
b0 ?
sCMD_NOP/1 /
b11 R
b11011 S
b11111 '
b110 A
b11001 5
b11111 %
b101 a
b100000 &
sWRITE_3/8 ^
1!
b11100 d
b10111 9
b100 b
b100000 (
b11010 6
b11110 D
b110 E
b11000 :
b11101 c
#230736
0!
#234232
b100 R
b11100 S
b100000 '
b111 A
b11010 5
b100000 %
b110 a
b100001 &
sWRITE_4/9 ^
1!
b101 b
b11101 d
b11000 9
b100001 (
b11011 6
b11111 D
b111 E
b11001 :
b11110 c
#237728
0!
#241224
b101 R
b11101 S
b100001 '
b1000 A
b11011 5
b0 B
b100001 %
b111 a
b100010 &
sWRITE_5/10 ^
1!
b11110 d
b11001 9
b110 b
b100010 (
b11100 6
b100000 D
b0 E
b11010 :
b11111 c
#244720
0!
#248216
b110 R
1K
b11110 S
sCMD_ACT/7 0
b100010 '
b1001 A
b11100 5
b100010 %
b1000 a
sWAS_ACTIVE_NOP1/1 M
b100011 &
sWRITE_6/11 ^
1!
b11111 d
b11010 9
b111 b
b100011 (
b11101 6
b100001 D
b1 E
b11011 :
b100000 c
#251712
0!
#255208
sCMD_ACT/7 /
b111 R
0K
b11111 S
sCMD_NOP/1 0
b100011 '
b1010 A
b11101 5
b100011 %
b1001 a
sNOP3/2 M
b100100 &
sWRITE_7/12 ^
1!
b100000 d
b11011 9
b1000 b
b100100 (
b11110 6
b100010 D
b10 E
b11100 :
b100001 c
#258704
0!
#262200
sCMD_NOP/1 /
b1000 R
b100000 S
b100100 '
b1011 A
b11110 5
b100100 %
b1010 a
sWRITE_0/3 M
b100101 &
sIDLE/0 ^
1!
b100001 d
b11100 9
b1001 b
b100101 (
b11111 6
b100011 D
b11 E
b11101 :
b100010 c
#265696
0!
#269192
b1001 R
1K
b100001 S
sCMD_WRITE_AP/6 0
b100101 '
b1100 A
b11111 5
1L
0]
b100101 %
b1011 a
sWRITE_1/6 M
b100110 &
1!
b100010 d
b11101 9
b1010 b
b100110 (
b100000 6
b1000 >
b100100 D
b100 E
b11110 :
b100011 c
#272688
0!
#276184
sCMD_WRITE_AP/6 /
b1010 R
0K
b100010 S
sCMD_NOP/1 0
b100110 '
b1101 A
b100000 5
b100110 %
b1100 a
b1000 =
sWRITE_2/7 M
b100111 &
1!
b100011 d
b11110 9
b1011 b
b100111 (
b100001 6
b0 >
b100101 D
b101 E
b11111 :
b100100 c
#279680
0!
#283176
sCMD_NOP/1 /
b1011 R
b100011 S
b100111 '
b1110 A
b100001 5
b100111 %
b1101 a
b0 =
sWRITE_3/8 M
b101000 &
1!
b100100 d
b11111 9
b1100 b
b101000 (
b100010 6
b100110 D
b110 E
b100000 :
b100101 c
#286672
0!
#290168
b1100 R
b100100 S
b101000 '
b1111 A
b100010 5
b101000 %
b1110 a
sWRITE_4/9 M
b101001 &
1!
b1101 b
b100101 d
b100000 9
b101001 (
b100011 6
b100111 D
b111 E
b100001 :
b100110 c
#293664
0!
#297160
b1101 R
b100101 S
b101001 '
b1000 A
b100011 5
b1 B
b101001 %
b1111 a
sWRITE_5/10 M
b101010 &
1!
b100110 d
b100001 9
b1110 b
b101010 (
b100100 6
b101000 D
b0 E
b100010 :
b100111 c
#300656
0!
#304152
1T
b1110 R
b100110 S
sCMD_ACT/7 0
b101010 '
b1001 A
b100100 5
sWAS_ACTIVE_NOP1/1 V
b101010 %
b1000 a
sWRITE_6/11 M
b101011 &
1!
b100111 d
b100010 9
b1111 b
b101011 (
b100101 6
b101001 D
b1 @
b1 E
b100011 :
b101000 c
#307648
0!
#311144
0T
b1 ?
sCMD_ACT/7 /
b1111 R
b100111 S
sCMD_NOP/1 0
b101011 '
b1010 A
b100101 5
sNOP3/2 V
b101011 %
b1001 a
sWRITE_7/12 M
b101100 &
1!
b101000 d
b100011 9
b1000 b
b101100 (
b100110 6
b101010 D
b0 @
b10 E
b100100 :
b101001 c
#314640
0!
#318136
b0 ?
sCMD_NOP/1 /
b1000 R
b101000 S
b101100 '
b1011 A
b100110 5
sWRITE_0/3 V
b101100 %
b1010 a
sIDLE/0 M
b101101 &
1!
b101001 d
b100100 9
b1001 b
b101101 (
b100111 6
b101011 D
b11 E
b100101 :
b101010 c
#321632
0!
#325128
1T
b1001 R
1U
b101001 S
sCMD_WRITE_AP/6 0
b101101 '
b1100 A
b100111 5
sWRITE_1/6 V
0L
b101101 %
b1011 a
b101110 &
1!
b101010 d
b100101 9
b1010 b
b101110 (
b101000 6
b1000 >
b101100 D
b1 @
b100 E
b100110 :
b101011 c
#328624
0!
#332120
0T
b1 ?
sCMD_WRITE_AP/6 /
b1010 R
b101010 S
sCMD_NOP/1 0
b101110 '
b1101 A
b101000 5
sWRITE_2/7 V
b101110 %
b1100 a
b1000 =
b101111 &
1!
b101011 d
b100110 9
b1011 b
b101111 (
b101001 6
b0 >
b101101 D
b0 @
b101 E
b100111 :
b101100 c
#335616
0!
#339112
b0 ?
sCMD_NOP/1 /
b1011 R
b101011 S
b101111 '
b1110 A
b101001 5
sWRITE_3/8 V
b101111 %
b1101 a
b0 =
b110000 &
1!
b101100 d
b100111 9
b1100 b
b110000 (
b101010 6
b101110 D
b110 E
b101000 :
b101101 c
#342608
0!
#346104
b1100 R
b101100 S
b110000 '
b1111 A
b101010 5
sWRITE_4/9 V
b110000 %
b1110 a
b110001 &
1!
b1101 b
b101101 d
b101000 9
b110001 (
b101011 6
b101111 D
b111 E
b101001 :
b101110 c
#349600
0!
#353096
b1101 R
b101101 S
b110001 '
b1000 A
b101011 5
sWRITE_5/10 V
b10 B
b110001 %
b1111 a
b110010 &
1!
b101110 d
b101001 9
b1110 b
b110010 (
b101100 6
b110000 D
b0 E
b101010 :
b101111 c
#356592
0!
#360088
b1110 R
b101110 S
sCMD_ACT/7 0
b110010 '
b1001 A
b101100 5
sWRITE_6/11 V
b110010 %
b1000 a
b110011 &
1!
b101111 d
b101010 9
1X
b1111 b
b110011 (
b101101 6
sWAS_ACTIVE_NOP1/1 Z
b110001 D
b10 @
b1 E
b101011 :
b110000 c
#363584
0!
#367080
b10 ?
sCMD_ACT/7 /
b1111 R
b101111 S
sCMD_NOP/1 0
b110011 '
b1010 A
b101101 5
sWRITE_7/12 V
b110011 %
b1001 a
b110100 &
1!
b110000 d
b101011 9
0X
b1000 b
b110100 (
b101110 6
sNOP3/2 Z
b110010 D
b0 @
b10 E
b101100 :
b110001 c
#370576
0!
#374072
b0 ?
sCMD_NOP/1 /
b1000 R
b110000 S
b110100 '
b1011 A
b101110 5
sIDLE/0 V
b110100 %
b1010 a
b110101 &
1!
b110001 d
b101100 9
b1001 b
b110101 (
b101111 6
b110010 c
b110011 D
b11 E
b101101 :
sWRITE_0/3 Z
#377568
0!
#381064
b1001 R
0U
b110001 S
sCMD_WRITE_AP/6 0
b110101 '
b1100 A
b101111 5
b110101 %
b1011 a
b110110 &
1!
b110010 d
b101101 9
1X
b1010 b
b110110 (
b110000 6
sWRITE_1/6 Z
b1000 >
b110100 D
1Y
b10 @
b100 E
b101110 :
b110011 c
#384560
0!
#388056
b10 ?
sCMD_WRITE_AP/6 /
b1010 R
b110010 S
sCMD_NOP/1 0
b110110 '
b1101 A
b110000 5
b110110 %
b1100 a
b1000 =
b110111 &
1!
b110011 d
b101110 9
0X
b1011 b
b110111 (
b110001 6
sWRITE_2/7 Z
b0 >
b110101 D
b0 @
b101 E
b101111 :
b110100 c
#391552
0!
#395048
b0 ?
sCMD_NOP/1 /
b1011 R
b110011 S
b110111 '
b1110 A
b110001 5
b110111 %
b1101 a
b0 =
b111000 &
1!
b110100 d
b101111 9
b1100 b
b111000 (
b110010 6
b110101 c
b110110 D
b110 E
b110000 :
sWRITE_3/8 Z
#398544
0!
#402040
b1100 R
b110100 S
b111000 '
b1111 A
b110010 5
b111000 %
b1110 a
b111001 &
1!
b1101 b
b110101 d
b110000 9
b111001 (
b110011 6
b110110 c
b110111 D
b111 E
b110001 :
sWRITE_4/9 Z
#405536
0!
#409032
b1101 R
b110101 S
b111001 '
b1000 A
b110011 5
b11 B
b111001 %
b1111 a
b111010 &
1!
b110110 d
b110001 9
b1110 b
b111010 (
b110100 6
b110111 c
b111000 D
b0 E
b110010 :
sWRITE_5/10 Z
#412528
0!
#416024
b1110 R
b110110 S
sCMD_ACT/7 0
b111010 '
b1001 A
b110100 5
1\
b111010 %
b1000 a
b111011 &
sWAS_ACTIVE_NOP1/1 ^
1!
b110111 d
b110010 9
b1111 b
b111011 (
b110101 6
b111000 c
b111001 D
b11 @
b1 E
b110011 :
sWRITE_6/11 Z
#419520
0!
#423016
b11 ?
sCMD_ACT/7 /
b1111 R
b110111 S
sCMD_NOP/1 0
b111011 '
b1010 A
b110101 5
0\
b111011 %
b1001 a
b111100 &
sNOP3/2 ^
1!
b111000 d
b110011 9
b1000 b
b111100 (
b110110 6
sWRITE_7/12 Z
b111010 D
b0 @
b10 E
b110100 :
b111001 c
#426512
0!
#430008
b0 ?
sCMD_NOP/1 /
b1000 R
b111000 S
b111100 '
b1011 A
b110110 5
b111100 %
b1010 a
b111101 &
sWRITE_0/3 ^
1!
b111001 d
b110100 9
b1001 b
b111101 (
b110111 6
b111010 c
b111011 D
b11 E
b110101 :
sIDLE/0 Z
#433504
0!
#437000
b1001 R
b111001 S
sCMD_WRITE_AP/6 0
b111101 '
b1100 A
b110111 5
1\
1]
b111101 %
b1011 a
b111110 &
sWRITE_1/6 ^
1!
b111010 d
b110101 9
b1010 b
b111110 (
b111000 6
b1000 >
b111100 D
0Y
b11 @
b100 E
b110110 :
b111011 c
#440496
0!
#443992
b11 ?
sCMD_WRITE_AP/6 /
b1010 R
b111010 S
sCMD_NOP/1 0
b111110 '
b1101 A
b111000 5
0\
b111110 %
b1100 a
b1000 =
b111111 &
sWRITE_2/7 ^
1!
b111011 d
b110110 9
b1011 b
b111111 (
b111001 6
b0 >
b111101 D
b0 @
b101 E
b110111 :
b111100 c
#447488
0!
#450984
b0 ?
sCMD_NOP/1 /
b1011 R
b111011 S
b111111 '
b1110 A
b111001 5
b111111 %
b1101 a
b0 =
sWRITE_3/8 ^
1!
b111100 d
b110111 9
b1100 b
b111010 6
b111110 D
b110 E
b111000 :
b111101 c
#454480
0!
#457976
sWRITE_4/9 ^
1!
b1101 b
b111101 d
b111000 9
b1100 R
b111011 6
b111100 S
b111111 D
b1111 A
b111010 5
b111 E
b111001 :
b111110 c
b1110 a
#461472
0!
#464968
sWRITE_5/10 ^
1!
b1110 b
b111110 d
b111001 9
b1101 R
b111100 6
b111101 S
b111011 5
b111010 :
b111111 c
b1111 a
#468464
0!
#471960
sWRITE_6/11 ^
1!
b1111 b
b111111 d
b111010 9
b1110 R
b111101 6
b111110 S
b111100 5
b111011 :
#475456
0!
#478952
sWRITE_7/12 ^
1!
b111011 9
b1111 R
b111110 6
b111111 S
b111101 5
b111100 :
#482448
0!
#485944
sIDLE/0 ^
b111110 5
1!
b111100 9
b111101 :
b111111 6
#489440
0!
#492936
14
b111111 5
1!
b111101 9
0]
b111110 :
#496432
0!
#499928
1!
b111110 9
13
b111111 :
#503424
0!
#506920
1!
b111111 9
#510416
0!
#513912
1!
#517408
0!
#520904
1!
b0 &
sRW_READ/1 $
#524400
0!
#527896
1!
b1 &
b0 %
sRW_READ/1 #
#531392
0!
#534888
b10 &
sRW_READ/1 N
b0 A
1!
b0 B
b0 E
b1 %
#538384
0!
#541880
sWAS_ACTIVE_NOP1/1 M
b11 &
1!
1K
sRW_READ/1 `
sCMD_ACT/7 0
b1 A
b1 E
b10 %
b0 a
#545376
0!
#548872
sNOP3/2 M
b100 &
1!
b0 b
sCMD_ACT/7 /
0K
sCMD_NOP/1 0
b10 A
sRW_READ/1 Q
b10 E
b11 %
b1 a
#552368
0!
#555864
sREAD_-3/4 M
b101 &
1!
b1 b
sCMD_NOP/1 /
b0 R
b11 A
b11 E
b100 %
b10 a
#559360
0!
#562856
sREAD_-2/13 M
b110 &
04
1!
b10 b
b1 R
1K
sCMD_READ_AP/4 0
b100 A
b100 E
b101 %
b11 a
#566352
0!
#569848
sREAD_-1/14 M
b111 &
1!
b11 b
sCMD_READ_AP/4 /
b10 R
03
0K
sCMD_NOP/1 0
b101 A
b101 E
b110 %
b100 a
#573344
0!
#576840
sREAD_0/15 M
b1000 &
1!
b100 b
sCMD_NOP/1 /
18
b11 R
b110 A
b110 E
b111 %
b101 a
#580336
0!
#583832
sREAD_1/16 M
b1001 &
1!
b101 b
b100 R
b111 A
b111 E
b1000 %
b110 a
17
#587328
0!
#590824
1<
sREAD_2/17 M
b1010 &
1!
b110 b
b101 R
b1001 %
b0 A
b0 E
b1 B
b111 a
#594320
0!
#597816
1T
sREAD_3/18 M
b1011 &
1!
b111 b
b110 R
sCMD_ACT/7 0
1;
b1 A
sWAS_ACTIVE_NOP1/1 V
b1 @
b1 E
b1010 %
b0 a
#601312
0!
#604808
0T
b1 ?
sCMD_ACT/7 /
b111 R
sCMD_NOP/1 0
b10 A
sNOP3/2 V
b1011 %
b1 a
sREAD_4/19 M
b1100 &
1!
b0 b
b0 @
b10 E
#608304
0!
#611800
sREAD_5/20 M
b1101 &
b0 ?
1!
b1 b
sCMD_NOP/1 /
b0 R
b11 A
sREAD_-3/4 V
b11 E
b1100 %
b10 a
#615296
0!
#618792
1T
sREAD_6/21 M
b1110 &
1!
b10 b
b1 R
sCMD_READ_AP/4 0
b100 A
sREAD_-2/13 V
b1 @
b100 E
b1101 %
b11 a
#622288
0!
#625784
0T
b1 ?
sCMD_READ_AP/4 /
b10 R
sCMD_NOP/1 0
b101 A
sREAD_-1/14 V
b1110 %
b100 a
sREAD_7/22 M
b1111 &
1!
b11 b
b0 @
b101 E
#629280
0!
#632776
sIDLE/0 M
b10000 &
b0 ?
1!
b100 b
sCMD_NOP/1 /
b11 R
b110 A
sREAD_0/15 V
b110 E
b1111 %
b101 a
#636272
0!
#639768
b10001 &
1!
b101 b
b100 R
b111 A
sREAD_1/16 V
b111 E
b10000 %
b110 a
#643264
0!
#646760
b10010 &
1!
b110 b
b101 R
b10001 %
b0 A
sREAD_2/17 V
b0 E
b10 B
b111 a
#650256
0!
#653752
b10011 &
1!
b111 b
1X
b110 R
sCMD_ACT/7 0
b10010 %
b1 A
sREAD_3/18 V
b10 @
b1 E
sWAS_ACTIVE_NOP1/1 Z
b0 a
#657248
0!
#660744
b10 ?
sCMD_ACT/7 /
b111 R
sCMD_NOP/1 0
b10 A
sREAD_4/19 V
b10011 %
b1 a
b10100 &
1!
b0 b
0X
b0 @
b10 E
sNOP3/2 Z
#664240
0!
#667736
b10101 &
b0 ?
1!
b1 b
sCMD_NOP/1 /
b0 R
b10100 %
b11 A
sREAD_5/20 V
b11 E
sREAD_-3/4 Z
b10 a
#671232
0!
#674728
b10110 &
1!
b10 b
1X
b1 R
sCMD_READ_AP/4 0
b10101 %
b100 A
sREAD_6/21 V
b10 @
b100 E
sREAD_-2/13 Z
b11 a
#678224
0!
#681720
b10 ?
sCMD_READ_AP/4 /
b10 R
sCMD_NOP/1 0
b101 A
sREAD_7/22 V
b10110 %
b100 a
b10111 &
1!
b11 b
0X
b0 @
b101 E
sREAD_-1/14 Z
#685216
0!
#688712
b11000 &
b0 ?
1!
b100 b
sCMD_NOP/1 /
b11 R
b10111 %
b110 A
sIDLE/0 V
b110 E
sREAD_0/15 Z
b101 a
#692208
0!
#695704
b11001 &
1!
b101 b
b100 R
b11000 %
b111 A
b111 E
sREAD_1/16 Z
b110 a
#699200
0!
#702696
b11010 &
1!
b110 b
b101 R
sREAD_2/17 Z
b11001 %
b0 A
b0 E
b11 B
b111 a
#706192
0!
#709688
b11011 &
sWAS_ACTIVE_NOP1/1 ^
1!
b111 b
b110 R
sCMD_ACT/7 0
1\
b1 A
b11010 %
b11 @
b1 E
sREAD_3/18 Z
b0 a
#713184
0!
#716680
b11 ?
sCMD_ACT/7 /
b111 R
sCMD_NOP/1 0
0\
b10 A
b11011 %
b1 a
b11100 &
sNOP3/2 ^
1!
b0 b
b0 @
b10 E
sREAD_4/19 Z
#720176
0!
#723672
b11101 &
sREAD_-3/4 ^
b0 ?
1!
b1 b
sCMD_NOP/1 /
b0 R
b11100 %
b11 A
b11 E
sREAD_5/20 Z
b10 a
#727168
0!
#730664
b11110 &
sREAD_-2/13 ^
1!
b10 b
b1 R
sCMD_READ_AP/4 0
1\
b100 A
b11101 %
b11 @
b100 E
sREAD_6/21 Z
b11 a
#734160
0!
#737656
b11 ?
sCMD_READ_AP/4 /
b10 R
sCMD_NOP/1 0
0\
b101 A
b11110 %
b100 a
b11111 &
sREAD_-1/14 ^
1!
b11 b
b0 @
b101 E
sREAD_7/22 Z
#741152
0!
#744648
b100000 &
sREAD_0/15 ^
b0 ?
1!
b100 b
sCMD_NOP/1 /
b11 R
b11111 %
b110 A
b110 E
sIDLE/0 Z
b101 a
#748144
0!
#751640
b100001 &
sREAD_1/16 ^
1!
b101 b
b100 R
b111 A
b111 E
b100000 %
b110 a
#755136
0!
#758632
b100010 &
sREAD_2/17 ^
1!
b110 b
b101 R
b100001 %
b1000 A
b0 E
b0 B
b111 a
#762128
0!
#765624
sWAS_ACTIVE_NOP1/1 M
b100011 &
sREAD_3/18 ^
1!
b111 b
b110 R
1K
sCMD_ACT/7 0
b1001 A
b1 E
b100010 %
b1000 a
#769120
0!
#772616
sNOP3/2 M
b100100 &
sREAD_4/19 ^
1!
b1000 b
sCMD_ACT/7 /
b111 R
0K
sCMD_NOP/1 0
b1010 A
b10 E
b100011 %
b1001 a
#776112
0!
#779608
sREAD_-3/4 M
b100101 &
sREAD_5/20 ^
1!
b1001 b
sCMD_NOP/1 /
b1000 R
b1011 A
b11 E
b100100 %
b1010 a
#783104
0!
#786600
sREAD_-2/13 M
b100110 &
sREAD_6/21 ^
1!
b1010 b
b1001 R
b1000 >
1K
sCMD_READ_AP/4 0
b1100 A
b100 E
b100101 %
b1011 a
#790096
0!
#793592
sCMD_READ_AP/4 /
b1010 R
0K
sCMD_NOP/1 0
b1101 A
b100110 %
b1100 a
sREAD_-1/14 M
b100111 &
sREAD_7/22 ^
1!
b1011 b
b0 >
b101 E
b1000 =
#797088
0!
#800584
sREAD_0/15 M
b101000 &
sIDLE/0 ^
1!
b1100 b
sCMD_NOP/1 /
b1011 R
b1110 A
b110 E
b100111 %
b1101 a
b0 =
#804080
0!
#807576
sREAD_1/16 M
b101001 &
1!
b1101 b
b1100 R
b1111 A
b111 E
b101000 %
b1110 a
#811072
0!
#814568
sREAD_2/17 M
b101010 &
1!
b1110 b
b1101 R
b101001 %
b1000 A
b0 E
b1 B
b1111 a
#818064
0!
#821560
1T
sREAD_3/18 M
b101011 &
1!
b1111 b
b1110 R
sCMD_ACT/7 0
b1001 A
sWAS_ACTIVE_NOP1/1 V
b1 @
b1 E
b101010 %
b1000 a
#825056
0!
#828552
0T
b1 ?
sCMD_ACT/7 /
b1111 R
sCMD_NOP/1 0
b1010 A
sNOP3/2 V
b101011 %
b1001 a
sREAD_4/19 M
b101100 &
1!
b1000 b
b0 @
b10 E
#832048
0!
#835544
sREAD_5/20 M
b101101 &
b0 ?
1!
b1001 b
sCMD_NOP/1 /
b1000 R
b1011 A
sREAD_-3/4 V
b11 E
b101100 %
b1010 a
#839040
0!
#842536
1T
sREAD_6/21 M
b101110 &
1!
b1010 b
b1001 R
b1000 >
sCMD_READ_AP/4 0
b1100 A
sREAD_-2/13 V
b1 @
b100 E
b101101 %
b1011 a
#846032
0!
#849528
0T
b1 ?
sCMD_READ_AP/4 /
b1010 R
sCMD_NOP/1 0
b1101 A
sREAD_-1/14 V
b101110 %
b1100 a
sREAD_7/22 M
b101111 &
1!
b1011 b
b0 >
b0 @
b101 E
b1000 =
#853024
0!
#856520
sIDLE/0 M
b110000 &
b0 ?
1!
b1100 b
sCMD_NOP/1 /
b1011 R
b1110 A
sREAD_0/15 V
b110 E
b101111 %
b1101 a
b0 =
#860016
0!
#863512
b110001 &
1!
b1101 b
b1100 R
b1111 A
sREAD_1/16 V
b111 E
b110000 %
b1110 a
#867008
0!
#870504
b110010 &
1!
b1110 b
b1101 R
b110001 %
b1000 A
sREAD_2/17 V
b0 E
b10 B
b1111 a
#874000
0!
#877496
b110011 &
1!
b1111 b
1X
b1110 R
sCMD_ACT/7 0
b110010 %
b1001 A
sREAD_3/18 V
b10 @
b1 E
sWAS_ACTIVE_NOP1/1 Z
b1000 a
#880992
0!
#884488
b10 ?
sCMD_ACT/7 /
b1111 R
sCMD_NOP/1 0
b1010 A
sREAD_4/19 V
b110011 %
b1001 a
b110100 &
1!
b1000 b
0X
b0 @
b10 E
sNOP3/2 Z
#887984
0!
#891480
b110101 &
b0 ?
1!
b1001 b
sCMD_NOP/1 /
b1000 R
b110100 %
b1011 A
sREAD_5/20 V
b11 E
sREAD_-3/4 Z
b1010 a
#894976
0!
#898472
b110110 &
1!
b1010 b
1X
b1001 R
b1000 >
sCMD_READ_AP/4 0
b110101 %
b1100 A
sREAD_6/21 V
b10 @
b100 E
sREAD_-2/13 Z
b1011 a
#901968
0!
#905464
b10 ?
sCMD_READ_AP/4 /
b1010 R
sCMD_NOP/1 0
b1101 A
sREAD_7/22 V
b110110 %
b1100 a
b1000 =
b110111 &
1!
b1011 b
0X
b0 >
b0 @
b101 E
sREAD_-1/14 Z
#908960
0!
#912456
b111000 &
b0 ?
1!
b1100 b
sCMD_NOP/1 /
b1011 R
b110111 %
b1110 A
sIDLE/0 V
b110 E
sREAD_0/15 Z
b1101 a
b0 =
#915952
0!
#919448
b111001 &
1!
b1101 b
b1100 R
b111000 %
b1111 A
b111 E
sREAD_1/16 Z
b1110 a
#922944
0!
#926440
b111010 &
1!
b1110 b
b1101 R
sREAD_2/17 Z
b111001 %
b1000 A
b0 E
b11 B
b1111 a
#929936
0!
#933432
b111011 &
sWAS_ACTIVE_NOP1/1 ^
1!
b1111 b
b1110 R
sCMD_ACT/7 0
1\
b1001 A
b111010 %
b11 @
b1 E
sREAD_3/18 Z
b1000 a
#936928
0!
#940424
b11 ?
sCMD_ACT/7 /
b1111 R
sCMD_NOP/1 0
0\
b1010 A
b111011 %
b1001 a
b111100 &
sNOP3/2 ^
1!
b1000 b
b0 @
b10 E
sREAD_4/19 Z
#943920
0!
#947416
b111101 &
sREAD_-3/4 ^
b0 ?
1!
b1001 b
sCMD_NOP/1 /
b1000 R
b111100 %
b1011 A
b11 E
sREAD_5/20 Z
b1010 a
#950912
0!
#954408
b111110 &
sREAD_-2/13 ^
1!
b1010 b
b1001 R
b1000 >
sCMD_READ_AP/4 0
1\
b1100 A
b111101 %
b11 @
b100 E
sREAD_6/21 Z
b1011 a
#957904
0!
#961400
b11 ?
sCMD_READ_AP/4 /
b1010 R
sCMD_NOP/1 0
0\
b1101 A
b111110 %
b1100 a
b1000 =
b111111 &
sREAD_-1/14 ^
1!
b1011 b
b0 >
b0 @
b101 E
sREAD_7/22 Z
#964896
0!
#968392
sREAD_0/15 ^
b0 ?
1!
b1100 b
sCMD_NOP/1 /
b1011 R
b111111 %
b1110 A
b110 E
sIDLE/0 Z
b1101 a
b0 =
#971888
0!
#975384
sREAD_1/16 ^
1!
b1101 b
b1100 R
b1111 A
b111 E
b1110 a
#978880
0!
#982376
b1110 b
sREAD_2/17 ^
1!
b1101 R
b1111 a
#985872
0!
#989368
b1111 b
sREAD_3/18 ^
1!
b1110 R
#992864
0!
#996360
1!
b1111 R
sREAD_4/19 ^
#999856
0!
#1003352
1!
sREAD_5/20 ^
#1006848
0!
#1010344
1!
14
sREAD_6/21 ^
#1013840
0!
#1017336
1!
13
sREAD_7/22 ^
#1020832
0!
#1024328
1!
sIDLE/0 ^
#1027824
0!
#1031320
1!
08
#1034816
0!
#1038312
1!
07
#1041808
