--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    5.295(R)|   -1.453(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
count<0>    |    9.923(R)|clk_BUFGP         |   0.000|
count<1>    |    8.228(R)|clk_BUFGP         |   0.000|
count<2>    |    8.595(R)|clk_BUFGP         |   0.000|
count<3>    |    8.258(R)|clk_BUFGP         |   0.000|
count<4>    |    8.515(R)|clk_BUFGP         |   0.000|
count<5>    |    8.177(R)|clk_BUFGP         |   0.000|
count<6>    |    8.191(R)|clk_BUFGP         |   0.000|
count<7>    |    8.009(R)|clk_BUFGP         |   0.000|
count<8>    |    8.387(R)|clk_BUFGP         |   0.000|
count<9>    |    8.280(R)|clk_BUFGP         |   0.000|
count<10>   |    8.620(R)|clk_BUFGP         |   0.000|
count<11>   |    8.303(R)|clk_BUFGP         |   0.000|
count<12>   |    8.394(R)|clk_BUFGP         |   0.000|
count<13>   |    8.304(R)|clk_BUFGP         |   0.000|
count<14>   |    8.339(R)|clk_BUFGP         |   0.000|
count<15>   |    9.339(R)|clk_BUFGP         |   0.000|
count<16>   |    8.903(R)|clk_BUFGP         |   0.000|
count<17>   |    9.059(R)|clk_BUFGP         |   0.000|
count<18>   |    9.185(R)|clk_BUFGP         |   0.000|
count<19>   |    8.631(R)|clk_BUFGP         |   0.000|
count<20>   |    8.928(R)|clk_BUFGP         |   0.000|
count<21>   |    8.721(R)|clk_BUFGP         |   0.000|
count<22>   |    7.724(R)|clk_BUFGP         |   0.000|
count<23>   |    8.749(R)|clk_BUFGP         |   0.000|
count<24>   |   10.232(R)|clk_BUFGP         |   0.000|
count<25>   |   10.228(R)|clk_BUFGP         |   0.000|
count<26>   |    8.495(R)|clk_BUFGP         |   0.000|
count<27>   |    7.991(R)|clk_BUFGP         |   0.000|
count<28>   |    7.964(R)|clk_BUFGP         |   0.000|
count<29>   |    7.960(R)|clk_BUFGP         |   0.000|
count<30>   |    8.444(R)|clk_BUFGP         |   0.000|
count<31>   |    8.503(R)|clk_BUFGP         |   0.000|
count<32>   |    8.219(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.840|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 09 01:14:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 159 MB



