// Seed: 3452673918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output uwire id_10,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    output tri0 id_16,
    input wand id_17,
    output wire id_18,
    input supply0 id_19,
    output tri0 id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri1 id_23
);
  logic [(  ~&  -1  ) : 1  - ""] id_25 = -1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
