Design of an Arithmetic Logic Unit with arithmetic and logical operators using verilog and verifying the same using linear verilog testbench
