
USB3_Tests.elf:     file format elf32-littlenios2
USB3_Tests.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x0001f8c8 memsz 0x0001ff58 flags rwx
    LOAD off    0x00021000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00021000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001bc14  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001dd4  8021be58  8021be58  0001ce58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  8021dc30  8021dc30  0001ec30  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000690  8021f8e8  8021f8e8  000208e8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8021ff78  8021ff78  00021000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00021000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00021000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001250  00000000  00000000  00021028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0003077e  00000000  00000000  00022278  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000be18  00000000  00000000  000529f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00010072  00000000  00000000  0005e80e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000036c8  00000000  00000000  0006e880  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005e5d  00000000  00000000  00071f48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001d8ef  00000000  00000000  00077da5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00095694  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001c90  00000000  00000000  000956d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0009be65  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  0009be68  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0009be74  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0009be75  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0009be76  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0009be7a  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0009be7e  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  0009be82  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0009be8d  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  0009be98  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  0009bea3  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  0009beb4  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     001e43f0  00000000  00000000  0009bf07  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
8021be58 l    d  .rodata	00000000 .rodata
8021dc30 l    d  .rwdata	00000000 .rwdata
8021f8e8 l    d  .bss	00000000 .bss
8021ff78 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../USB3_Tests_bsp//obj/HAL/src/crt0.o
80200278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 crc.c
8021c960 l     O .rodata	00000100 crc8_table
8021ca60 l     O .rodata	00000100 crc8_koop_table
8021cb60 l     O .rodata	00000200 crc16_table
8021cd60 l     O .rodata	00000200 crc16_ccitt_table
8021cf60 l     O .rodata	00000400 crc32_table
00000000 l    df *ABS*	00000000 ftdi.c
8021f900 l     O .bss	00000004 viRxBuffHoldContext
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
802045b8 l     F .text	00000134 msgdma_write_extended_descriptor
802046ec l     F .text	0000015c msgdma_construct_extended_descriptor
80204848 l     F .text	00000288 msgdma_descriptor_async_transfer
80204ad0 l     F .text	00000348 msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 hello_world.c
8021f90c l     O .bss	00000004 viFtdiHoldContext
00000000 l    df *ABS*	00000000 pattern.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
8021dc30 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021d7ca l     O .rodata	00000010 zeroes.4389
8021d7da l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
8021d7ea l     O .rodata	00000010 zeroes.4404
8020b120 l     F .text	000000bc __sbprintf
8021d7fa l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8020b330 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8020ce60 l     F .text	00000008 __fp_unlock
8020ce74 l     F .text	0000019c __sinit.part.1
8020d010 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8021e074 l     O .rwdata	00000020 lc_ctype_charset
8021e054 l     O .rwdata	00000020 lc_message_charset
8021e094 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8021d828 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021d95c l     O .rodata	00000010 blanks.4332
8021d94c l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
802116d0 l     F .text	000000fc __sprint_r.part.0
8021d97c l     O .rodata	00000010 blanks.4348
8021d96c l     O .rodata	00000010 zeroes.4349
80212c5c l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
802169dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
80216b08 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
80216b34 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
80216da0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
80216e80 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
80217054 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8021f8d4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
80217474 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
802175a8 l     F .text	00000034 alt_dev_reg
8021e680 l     O .rwdata	00001060 jtag_uart_0
8021f6e0 l     O .rwdata	000000c4 rs232_uart
8021f7b0 l     O .rwdata	00000060 dma_DDR_M1
8021f810 l     O .rwdata	00000060 dma_DDR_M2
8021f870 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
80217920 l     F .text	0000020c altera_avalon_jtag_uart_irq
80217b2c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
80218164 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
80218414 l     F .text	0000009c altera_avalon_uart_irq
802184b0 l     F .text	000000e4 altera_avalon_uart_rxirq
80218594 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
80218730 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
80218948 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
80218b30 l     F .text	0000003c alt_get_errno
80218b6c l     F .text	00000094 alt_msgdma_write_standard_descriptor
80218c00 l     F .text	0000012c alt_msgdma_write_extended_descriptor
80218d2c l     F .text	00000184 alt_msgdma_irq
80218eb0 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80218f3c l     F .text	00000154 alt_msgdma_construct_extended_descriptor
80219090 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
80219360 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
802199a8 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
80219a4c l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8021ac24 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8021b0f4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
8021b234 l     F .text	0000003c alt_get_errno
8021b270 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8021f94c g     O .bss	00000004 alt_instruction_exception_handler
8021a9e0 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8020f908 g     F .text	00000074 _mprec_log10
80203eec g     F .text	00000100 I2C_Read
8020f9f4 g     F .text	0000008c __any_on
802131f8 g     F .text	00000054 _isatty_r
8021d834 g     O .rodata	00000028 __mprec_tinytens
80216f90 g     F .text	0000007c alt_main
80206b04 g     F .text	000000c0 _puts_r
8021fe78 g     O .bss	00000100 alt_irq
8021324c g     F .text	00000060 _lseek_r
802039fc g     F .text	00000038 uliFTDInDataLeftInBuffer
80203c44 g     F .text	00000038 vFTDIIrqGlobalEn
80215444 g     F .text	00000088 .hidden __eqdf2
80219788 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8021ff78 g       *ABS*	00000000 __alt_heap_start
8021f905 g     O .bss	00000001 SspdConfigControl
80206ac8 g     F .text	0000003c printf
80213464 g     F .text	0000009c _wcrtomb_r
80210184 g     F .text	0000005c __sseek
8020d1b0 g     F .text	00000010 __sinit
80204ed0 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
8021330c g     F .text	00000140 __swbuf_r
8020dc78 g     F .text	0000007c _setlocale_r
8021f89c g     O .rwdata	00000004 LedsPainelControl
8021f978 g     O .bss	00000100 cDebugBuffer
8020d018 g     F .text	00000068 __sfmoreglue
80217030 g     F .text	00000024 __malloc_unlock
8021f908 g     O .bss	00000004 iTimeElapsed
80202598 g     F .text	00000078 uliXorshift32
80205fc0 g     F .text	00000440 .hidden __divsf3
80203c00 g     F .text	00000044 vFTDIIrqRxBuffInit
8021f910 g     O .bss	00000004 fp
8020e800 g     F .text	0000015c memmove
8020d198 g     F .text	00000018 _cleanup
8020ea84 g     F .text	000000a8 _Balloc
802196d8 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8021f8ec g     O .bss	00000004 pxDmaM1Dev
802039c4 g     F .text	00000038 ucFTDIGetError
802154cc g     F .text	000000dc .hidden __gtdf2
8021b6f0 g     F .text	00000024 altera_nios2_gen2_irq_init
80204248 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
8021319c g     F .text	0000005c _fstat_r
8021f930 g     O .bss	00000004 errno
80210100 g     F .text	00000008 __seofread
80210494 g     F .text	0000123c ___svfiprintf_internal_r
8021f93c g     O .bss	00000004 alt_argv
8022789c g       *ABS*	00000000 _gp
80217444 g     F .text	00000030 usleep
802044d0 g     F .text	00000078 bSetBoardLeds
80203b5c g     F .text	000000a4 vFTDIRxBufferIRQHandler
8021a26c g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8021e4fc g     O .rwdata	00000180 alt_fd_list
8021adc4 g     F .text	00000090 alt_find_dev
80206950 g     F .text	00000148 memcpy
802036b0 g     F .text	00000074 crc__CRC16CCITTU
8020ce68 g     F .text	0000000c _cleanup_r
80216730 g     F .text	000000dc .hidden __floatsidf
8021b1b8 g     F .text	0000007c alt_io_redirect
802155a8 g     F .text	000000f4 .hidden __ltdf2
80205534 g     F .text	00000164 vFtdiHandleIrq
802026c4 g     F .text	000000bc bSdmaInitM2Dma
8021be58 g       *ABS*	00000000 __DTOR_END__
8021a71c g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
8021aa1c g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8021a98c g     F .text	00000054 alt_msgdma_register_callback
80206bc4 g     F .text	00000014 puts
8021b8c0 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020ffe4 g     F .text	00000074 __fpclassifyd
8020f864 g     F .text	000000a4 __ratio
80212c40 g     F .text	0000001c __vfiprintf_internal
8020324c g     F .text	00000204 bSdmaDmaM2FtdiTransfer
80217d24 g     F .text	0000021c altera_avalon_jtag_uart_read
80219ed8 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
80206a98 g     F .text	00000030 _printf_r
802141f4 g     F .text	00000064 .hidden __udivsi3
80216ddc g     F .text	000000a4 isatty
8021f904 g     O .bss	00000001 LedsBoardControl
8021d884 g     O .rodata	000000c8 __mprec_tens
8020dcf4 g     F .text	0000000c __locale_charset
80206400 g     F .text	000000c8 .hidden __lesf2
80203fec g     F .text	00000158 I2C_MultipleRead
8021f92c g     O .bss	00000004 __malloc_top_pad
8021f8a8 g     O .rwdata	00000004 __mb_cur_max
80203cec g     F .text	00000038 vFTDIIrqRxBuffLastRdableEn
8020dd24 g     F .text	0000000c _localeconv_r
8020ee90 g     F .text	0000003c __i2b
8020d634 g     F .text	000004bc __sfvwrite_r
80210058 g     F .text	00000054 _sbrk_r
80203d5c g     F .text	00000038 vFTDIIrqRxCommErrEn
80203514 g     F .text	0000004c crc__CRC8KOOPU
802132ac g     F .text	00000060 _read_r
8021abfc g     F .text	00000028 alt_dcache_flush
8021f914 g     O .bss	00000004 iTimeStart
8020215c g     F .text	0000043c bDdr2MemoryRandomReadTest
8021f8c8 g     O .rwdata	00000004 alt_max_fd
80212e90 g     F .text	000000f0 _fclose_r
8020ce30 g     F .text	00000030 fflush
8021f928 g     O .bss	00000004 __malloc_max_sbrked_mem
80216c20 g     F .text	00000180 alt_irq_register
802066dc g     F .text	00000110 .hidden __extendsfdf2
80203d94 g     F .text	00000080 I2C_TestAdress
802142b0 g     F .text	000008ac .hidden __adddf3
802035d8 g     F .text	00000060 crc__CRC16U
8020f60c g     F .text	0000010c __b2d
80219c38 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8021f8f4 g     O .bss	00000004 ESdmaFtdiOperation
80213bc4 g     F .text	00000538 .hidden __umoddi3
80216ebc g     F .text	000000d4 lseek
8021f8a0 g     O .rwdata	00000004 _global_impure_ptr
802054f0 g     F .text	00000044 bSSDisplayUpdate
80203a34 g     F .text	000000f4 bFTDIRequestFullImage
8020fa80 g     F .text	00000564 _realloc_r
8021ff78 g       *ABS*	00000000 __bss_end
8021b004 g     F .text	000000f0 alt_iic_isr_register
8021733c g     F .text	00000108 alt_tick
8021a820 g     F .text	0000016c alt_msgdma_init
8021364c g     F .text	00000578 .hidden __udivdi3
802130f8 g     F .text	00000024 _fputwc_r
8021d85c g     O .rodata	00000028 __mprec_bigtens
8020ec74 g     F .text	00000104 __s2b
8021680c g     F .text	000000a8 .hidden __floatunsidf
8020f34c g     F .text	00000060 __mcmp
80218368 g     F .text	000000ac altera_avalon_uart_init
8021aa94 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80202be8 g     F .text	00000470 bSdmaDmaM2Transfer
8020d1d0 g     F .text	00000018 __fp_lock_all
8021afb8 g     F .text	0000004c alt_ic_irq_enabled
80203e14 g     F .text	000000d8 I2C_Write
802172a0 g     F .text	0000009c alt_alarm_stop
8021f934 g     O .bss	00000004 alt_irq_active
802000fc g     F .exceptions	000000d4 alt_irq_handler
8021e4d4 g     O .rwdata	00000028 alt_dev_null
80219870 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
802038f4 g     F .text	00000034 vFTDIStop
80204144 g     F .text	0000008c i2c_start
8021a670 g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
80216ae8 g     F .text	00000020 alt_dcache_flush_all
8020ed78 g     F .text	00000068 __hi0bits
802166b0 g     F .text	00000080 .hidden __fixdfsi
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
8021f8c0 g     O .rwdata	00000008 alt_dev_list
802174b0 g     F .text	000000f8 write
8021ba24 g     F .text	000000a0 _putc_r
80216b70 g     F .text	000000b0 fstat
802155a8 g     F .text	000000f4 .hidden __ledf2
8020f0c4 g     F .text	00000140 __pow5mult
802117e4 g     F .text	0000145c ___vfiprintf_internal_r
8021f920 g     O .bss	00000004 __nlocale_changed
80214258 g     F .text	00000058 .hidden __umodsi3
80219c90 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
8021ff78 g       *ABS*	00000000 end
80218984 g     F .text	000001ac altera_avalon_uart_write
80217860 g     F .text	000000c0 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8021be58 g       *ABS*	00000000 __CTOR_LIST__
80240000 g       *ABS*	00000000 __alt_stack_pointer
80201d44 g     F .text	00000418 bDdr2MemoryRandomWriteTest
802181dc g     F .text	0000007c alt_avalon_timer_sc_init
802182b8 g     F .text	00000060 altera_avalon_uart_write_fd
802067ec g     F .text	00000064 .hidden __clzsi2
80218318 g     F .text	00000050 altera_avalon_uart_close_fd
80217f40 g     F .text	00000224 altera_avalon_jtag_uart_write
8020d1c0 g     F .text	00000004 __sfp_lock_acquire
8020e71c g     F .text	000000e4 memchr
80208f0c g     F .text	000021f8 ___vfprintf_internal_r
80206bd8 g     F .text	00000058 _sprintf_r
8020d324 g     F .text	00000310 _free_r
8021b488 g     F .text	0000022c alt_printf
8020dd00 g     F .text	00000010 __locale_mb_cur_max
80205af4 g     F .text	000001d8 vFillCheckMemoryPattern
8021bca4 g     F .text	00000180 __call_exitprocs
80203724 g     F .text	0000007c crc__CRC16CCITT
8021f91c g     O .bss	00000004 __mlocale_changed
8021f8ac g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	00000038 _start
8021f944 g     O .bss	00000004 _alt_tick_rate
8020f204 g     F .text	00000148 __lshift
80203058 g     F .text	000001f4 bSdmaDmaM1FtdiTransfer
80205d24 g     F .text	00000054 vLittleToBigEndianMask
80219730 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8021f948 g     O .bss	00000004 _alt_nticks
80217090 g     F .text	000000fc read
80217614 g     F .text	000000e8 alt_sys_init
802064c8 g     F .text	00000124 .hidden __floatsisf
802102c4 g     F .text	000001d0 __ssprint_r
80200720 g     F .text	00000b74 bDdr2EepromDump
8021bb8c g     F .text	00000118 __register_exitproc
8020eecc g     F .text	000001f8 __multiply
80217bcc g     F .text	00000068 altera_avalon_jtag_uart_close
8021f950 g     O .bss	00000028 __malloc_current_mallinfo
8020f718 g     F .text	0000014c __d2b
802176fc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8021b81c g     F .text	000000a4 alt_get_fd
802168b4 g     F .text	00000128 alt_busy_sleep
80212d78 g     F .text	00000054 _close_r
8020349c g     F .text	00000078 crc__CRC8
80219be0 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8021b9a8 g     F .text	0000007c memcmp
802177bc g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8021ff78 g       *ABS*	00000000 __alt_stack_base
8021780c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
80206850 g     F .text	000000cc _fwrite_r
80219ce8 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8020b1dc g     F .text	00000154 __swsetup_r
80214b5c g     F .text	000008e8 .hidden __divdf3
8020d080 g     F .text	00000118 __sfp
8020f97c g     F .text	00000078 __copybits
8021e0cc g     O .rwdata	00000408 __malloc_av_
8020d1cc g     F .text	00000004 __sinit_lock_release
8021f8e8 g     O .bss	00000004 uliInitialState
802041d0 g     F .text	00000078 i2c_stop
8021569c g     F .text	00000718 .hidden __muldf3
802100ac g     F .text	00000054 __sread
8021b714 g     F .text	00000108 alt_find_file
8021ac60 g     F .text	000000a4 alt_dev_llist_insert
8021700c g     F .text	00000024 __malloc_lock
802171f0 g     F .text	000000b0 sbrk
80206d34 g     F .text	000021d8 ___svfprintf_internal_r
8020cdd4 g     F .text	0000005c _fflush_r
80212dcc g     F .text	000000c4 _calloc_r
8021f8e8 g       *ABS*	00000000 __bss_start
8020e95c g     F .text	00000128 memset
8021a7c8 g     F .text	00000058 alt_msgdma_open
80205d78 g     F .text	00000248 pattern_createPattern
80205698 g     F .text	000002ec main
8021f940 g     O .bss	00000004 alt_envp
8021f924 g     O .bss	00000004 __malloc_max_total_mem
80219fc8 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
8021775c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
80204378 g     F .text	00000158 i2c_read
80203450 g     F .text	0000004c crc__CRC8U
8021344c g     F .text	00000018 __swbuf
80206400 g     F .text	000000c8 .hidden __ltsf2
802101e0 g     F .text	00000008 __sclose
80240000 g       *ABS*	00000000 __alt_heap_limit
80212f80 g     F .text	00000014 fclose
8020b530 g     F .text	00001688 _dtoa_r
8021a3b0 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8020df10 g     F .text	0000080c _malloc_r
80203d24 g     F .text	00000038 vFTDIIrqRxBuffLastEmptyEn
802135c0 g     F .text	00000030 __ascii_wctomb
8021f8cc g     O .rwdata	00000004 alt_errno
80219e20 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
80204f48 g     F .text	000004e0 POWER_SPI_RW
8020daf0 g     F .text	000000c4 _fwalk
8021bac4 g     F .text	000000c8 putc
802140fc g     F .text	00000084 .hidden __divsi3
8020d200 g     F .text	00000124 _malloc_trim_r
8021be58 g       *ABS*	00000000 __CTOR_END__
8020027c g     F .text	000004a4 bDdr2EepromTest
802101e8 g     F .text	000000dc strcmp
8021be58 g       *ABS*	00000000 __DTOR_LIST__
80215444 g     F .text	00000088 .hidden __nedf2
802175dc g     F .text	00000038 alt_irq_init
8021718c g     F .text	00000064 alt_release_fd
8021aa58 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
80205984 g     F .text	00000050 vFtdiInitIrq
8020395c g     F .text	00000034 vFTDIClear
80206c30 g     F .text	0000006c sprintf
80203638 g     F .text	00000078 crc__CRC16
8021d67e g     O .rodata	00000100 .hidden __clz_tab
802037a0 g     F .text	0000005c crc__CRC32U
8020134c g     F .text	00000538 bDdr2MemoryWriteTest
8021f918 g     O .bss	00000004 _PathLocale
80204e18 g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
8021b95c g     F .text	00000014 atexit
80212d18 g     F .text	00000060 _write_r
8020dd30 g     F .text	00000018 setlocale
80219d88 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8021f8a4 g     O .rwdata	00000004 _impure_ptr
8021f938 g     O .bss	00000004 alt_argc
8020cbb8 g     F .text	0000021c __sflush_r
8021ad64 g     F .text	00000060 _do_dtors
8020dd1c g     F .text	00000008 __locale_cjk_lang
8021f8f8 g     O .bss	00000004 ESdmaBufferSide
80200020 g       .exceptions	00000000 alt_irq_entry
80203560 g     F .text	00000078 crc__CRC8KOOP
8020f5a8 g     F .text	00000064 __ulp
8020d1e8 g     F .text	00000018 __fp_unlock_all
80203b28 g     F .text	00000034 vFTDIResetFullImage
8021f8b8 g     O .rwdata	00000008 alt_fs_list
80203928 g     F .text	00000034 vFTDIStart
8021fa78 g     O .bss	00000400 xSZData
80202610 g     F .text	000000b4 bSdmaInitM1Dma
8020dd48 g     F .text	0000000c localeconv
80203990 g     F .text	00000034 vFTDIAbort
8021ae54 g     F .text	00000050 alt_ic_isr_register
8020691c g     F .text	00000034 fwrite
802037fc g     F .text	000000f8 crc__CRC32
8021f8e8 g       *ABS*	00000000 _edata
80218258 g     F .text	00000060 altera_avalon_uart_read_fd
8021ff78 g       *ABS*	00000000 _end
80201294 g     F .text	000000b8 bDdr2SwitchMemory
80212f94 g     F .text	00000164 __fputwc
80217c34 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
8021af2c g     F .text	0000008c alt_ic_irq_disable
80202780 g     F .text	00000468 bSdmaDmaM1Transfer
80210108 g     F .text	0000007c __swrite
8021f8b0 g     O .rwdata	00000004 __malloc_trim_threshold
8020dd10 g     F .text	0000000c __locale_msgcharset
80204f0c g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
8021b970 g     F .text	00000038 exit
8020dbb4 g     F .text	000000c4 _fwalk_reent
8021a160 g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
802065ec g     F .text	000000f0 .hidden __floatunsisf
8020f3ac g     F .text	000001fc __mdiff
80214180 g     F .text	00000074 .hidden __modsi3
80240000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
8020d1c4 g     F .text	00000004 __sfp_lock_release
80204548 g     F .text	00000070 bSetPainelLeds
80219900 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
80201884 g     F .text	000004c0 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
802197e0 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
802059d4 g     F .text	00000120 vProtocolUsbTestAck
802186dc g     F .text	00000054 altera_avalon_uart_close
80205ccc g     F .text	00000058 uliLittleToBigEndianPixel
8021be24 g     F .text	00000034 _exit
8021aad0 g     F .text	0000012c alt_alarm_start
80203c7c g     F .text	00000038 vFTDIIrqRxBuff0RdableEn
8021f8fc g     O .bss	00000004 ESdmaChBufferId
8020dd54 g     F .text	000001bc __smakebuf_r
8021f8e0 g     O .rwdata	00000008 alt_msgdma_list
80206c9c g     F .text	00000098 strlen
8021b334 g     F .text	00000154 open
802154cc g     F .text	000000dc .hidden __gedf2
8021b6b4 g     F .text	0000003c alt_putchar
80203cb4 g     F .text	00000038 vFTDIIrqRxBuff1RdableEn
8021f8b4 g     O .rwdata	00000004 __wctomb
802117cc g     F .text	00000018 __sprint_r
8021f8f0 g     O .bss	00000004 pxDmaM2Dev
8021f8d0 g     O .rwdata	00000004 alt_priority_mask
80205428 g     F .text	000000c8 bSSDisplayConfig
8021aea4 g     F .text	00000088 alt_ic_irq_enable
8020b104 g     F .text	0000001c __vfprintf_internal
8021876c g     F .text	000001dc altera_avalon_uart_read
802135f0 g     F .text	0000005c _wctomb_r
80215db4 g     F .text	000008fc .hidden __subdf3
8020ede0 g     F .text	000000b0 __lo0bits
8021f8d8 g     O .rwdata	00000008 alt_alarm_list
8021ad04 g     F .text	00000060 _do_ctors
80213500 g     F .text	000000c0 wcrtomb
80216a18 g     F .text	000000d0 close
8021311c g     F .text	00000080 fputwc
8020d1c8 g     F .text	00000004 __sinit_lock_acquire
8020eb54 g     F .text	00000120 __multadd
8020eb2c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	10bf9e04 	addi	r2,r2,-392
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	10bf9e04 	addi	r2,r2,-392
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a02c17 	ldw	r2,-32592(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a02c17 	ldw	r2,-32592(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
80200244:	06e00934 	movhi	sp,32804
    ori sp, sp, %lo(__alt_stack_pointer)
80200248:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
8020024c:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200250:	d69e2714 	ori	gp,gp,30876
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
80200254:	00a00874 	movhi	r2,32801
    ori r2, r2, %lo(__bss_start)
80200258:	10be3a14 	ori	r2,r2,63720

    movhi r3, %hi(__bss_end)
8020025c:	00e00874 	movhi	r3,32801
    ori r3, r3, %lo(__bss_end)
80200260:	18ffde14 	ori	r3,r3,65400

    beq r2, r3, 1f
80200264:	10c00326 	beq	r2,r3,80200274 <_start+0x30>

0:
    stw zero, (r2)
80200268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8020026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
80200270:	10fffd36 	bltu	r2,r3,80200268 <__reset+0xfa1e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
80200274:	0216f900 	call	80216f90 <alt_main>

80200278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
80200278:	003fff06 	br	80200278 <__reset+0xfa1e0278>

8020027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8020027c:	defff604 	addi	sp,sp,-40
80200280:	dfc00915 	stw	ra,36(sp)
80200284:	df000815 	stw	fp,32(sp)
80200288:	df000804 	addi	fp,sp,32
8020028c:	2005883a 	mov	r2,r4
80200290:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
80200294:	00e008b4 	movhi	r3,32802
80200298:	18fe5e04 	addi	r3,r3,-1672
8020029c:	00a008b4 	movhi	r2,32802
802002a0:	10af9604 	addi	r2,r2,-16808
802002a4:	1009883a 	mov	r4,r2
802002a8:	00800884 	movi	r2,34
802002ac:	100d883a 	mov	r6,r2
802002b0:	200b883a 	mov	r5,r4
802002b4:	1809883a 	mov	r4,r3
802002b8:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
802002bc:	012008b4 	movhi	r4,32802
802002c0:	213e5e04 	addi	r4,r4,-1672
802002c4:	0206ac80 	call	80206ac8 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802002c8:	00bfe804 	movi	r2,-96
802002cc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
802002d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802002d4:	e0bfff03 	ldbu	r2,-4(fp)
802002d8:	10000326 	beq	r2,zero,802002e8 <bDdr2EepromTest+0x6c>
802002dc:	10800060 	cmpeqi	r2,r2,1
802002e0:	10000a1e 	bne	r2,zero,8020030c <bDdr2EepromTest+0x90>
802002e4:	00001206 	br	80200330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802002e8:	00a04034 	movhi	r2,33024
802002ec:	10816c04 	addi	r2,r2,1456
802002f0:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802002f4:	00a04034 	movhi	r2,33024
802002f8:	10817004 	addi	r2,r2,1472
802002fc:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200300:	00800044 	movi	r2,1
80200304:	e0bff915 	stw	r2,-28(fp)
		break;
80200308:	00001906 	br	80200370 <bDdr2EepromTest+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8020030c:	00a04034 	movhi	r2,33024
80200310:	10814804 	addi	r2,r2,1312
80200314:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200318:	00a04034 	movhi	r2,33024
8020031c:	10814c04 	addi	r2,r2,1328
80200320:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200324:	00800044 	movi	r2,1
80200328:	e0bff915 	stw	r2,-28(fp)
		break;
8020032c:	00001006 	br	80200370 <bDdr2EepromTest+0xf4>
	default:
		bSuccess = FALSE;
80200330:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80200334:	00e008b4 	movhi	r3,32802
80200338:	18fe5e04 	addi	r3,r3,-1672
8020033c:	00a008b4 	movhi	r2,32802
80200340:	10af9f04 	addi	r2,r2,-16772
80200344:	1009883a 	mov	r4,r2
80200348:	00800bc4 	movi	r2,47
8020034c:	100d883a 	mov	r6,r2
80200350:	200b883a 	mov	r5,r4
80200354:	1809883a 	mov	r4,r3
80200358:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020035c:	012008b4 	movhi	r4,32802
80200360:	213e5e04 	addi	r4,r4,-1672
80200364:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
80200368:	e0bff917 	ldw	r2,-28(fp)
8020036c:	0000e706 	br	8020070c <bDdr2EepromTest+0x490>
	}

	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
80200370:	00e008b4 	movhi	r3,32802
80200374:	18fe5e04 	addi	r3,r3,-1672
80200378:	00a008b4 	movhi	r2,32802
8020037c:	10afab04 	addi	r2,r2,-16724
80200380:	1009883a 	mov	r4,r2
80200384:	008005c4 	movi	r2,23
80200388:	100d883a 	mov	r6,r2
8020038c:	200b883a 	mov	r5,r4
80200390:	1809883a 	mov	r4,r3
80200394:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80200398:	012008b4 	movhi	r4,32802
8020039c:	213e5e04 	addi	r4,r4,-1672
802003a0:	0206ac80 	call	80206ac8 <printf>
#endif
	usleep(20 * 1000);
802003a4:	01138804 	movi	r4,20000
802003a8:	02174440 	call	80217444 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003ac:	e03ffc15 	stw	zero,-16(fp)
802003b0:	00002f06 	br	80200470 <bDdr2EepromTest+0x1f4>
		ucControlAddr = iI;
802003b4:	e0bffc17 	ldw	r2,-16(fp)
802003b8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003bc:	e0bffd03 	ldbu	r2,-12(fp)
802003c0:	10c03fcc 	andi	r3,r2,255
802003c4:	18c0201c 	xori	r3,r3,128
802003c8:	18ffe004 	addi	r3,r3,-128
802003cc:	e13ffd43 	ldbu	r4,-11(fp)
802003d0:	e0bffe04 	addi	r2,fp,-8
802003d4:	d8800015 	stw	r2,0(sp)
802003d8:	200f883a 	mov	r7,r4
802003dc:	180d883a 	mov	r6,r3
802003e0:	e17ffb17 	ldw	r5,-20(fp)
802003e4:	e13ffa17 	ldw	r4,-24(fp)
802003e8:	0203eec0 	call	80203eec <I2C_Read>
802003ec:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
802003f0:	e0bff917 	ldw	r2,-28(fp)
802003f4:	10000e26 	beq	r2,zero,80200430 <bDdr2EepromTest+0x1b4>
#if DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
802003f8:	e0bffd43 	ldbu	r2,-11(fp)
802003fc:	e0fffe03 	ldbu	r3,-8(fp)
80200400:	18c03fcc 	andi	r3,r3,255
80200404:	180f883a 	mov	r7,r3
80200408:	100d883a 	mov	r6,r2
8020040c:	016008b4 	movhi	r5,32802
80200410:	296fb104 	addi	r5,r5,-16700
80200414:	012008b4 	movhi	r4,32802
80200418:	213e5e04 	addi	r4,r4,-1672
8020041c:	0206c300 	call	80206c30 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
80200420:	012008b4 	movhi	r4,32802
80200424:	213e5e04 	addi	r4,r4,-1672
80200428:	0206ac80 	call	80206ac8 <printf>
8020042c:	00000d06 	br	80200464 <bDdr2EepromTest+0x1e8>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
80200430:	00e008b4 	movhi	r3,32802
80200434:	18fe5e04 	addi	r3,r3,-1672
80200438:	00a008b4 	movhi	r2,32802
8020043c:	10afb604 	addi	r2,r2,-16680
80200440:	1009883a 	mov	r4,r2
80200444:	008005c4 	movi	r2,23
80200448:	100d883a 	mov	r6,r2
8020044c:	200b883a 	mov	r5,r4
80200450:	1809883a 	mov	r4,r3
80200454:	02069500 	call	80206950 <memcpy>
			debug(fp, cDebugBuffer);
80200458:	012008b4 	movhi	r4,32802
8020045c:	213e5e04 	addi	r4,r4,-1672
80200460:	0206ac80 	call	80206ac8 <printf>
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200464:	e0bffc17 	ldw	r2,-16(fp)
80200468:	10800044 	addi	r2,r2,1
8020046c:	e0bffc15 	stw	r2,-16(fp)
80200470:	e0bffc17 	ldw	r2,-16(fp)
80200474:	10804008 	cmpgei	r2,r2,256
80200478:	1000021e 	bne	r2,zero,80200484 <bDdr2EepromTest+0x208>
8020047c:	e0bff917 	ldw	r2,-28(fp)
80200480:	103fcc1e 	bne	r2,zero,802003b4 <__reset+0xfa1e03b4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
80200484:	e0bff917 	ldw	r2,-28(fp)
80200488:	10000e26 	beq	r2,zero,802004c4 <bDdr2EepromTest+0x248>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
8020048c:	00e008b4 	movhi	r3,32802
80200490:	18fe5e04 	addi	r3,r3,-1672
80200494:	00a008b4 	movhi	r2,32802
80200498:	10afbc04 	addi	r2,r2,-16656
8020049c:	1009883a 	mov	r4,r2
802004a0:	00800884 	movi	r2,34
802004a4:	100d883a 	mov	r6,r2
802004a8:	200b883a 	mov	r5,r4
802004ac:	1809883a 	mov	r4,r3
802004b0:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
802004b4:	012008b4 	movhi	r4,32802
802004b8:	213e5e04 	addi	r4,r4,-1672
802004bc:	0206ac80 	call	80206ac8 <printf>
802004c0:	00000d06 	br	802004f8 <bDdr2EepromTest+0x27c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
802004c4:	00e008b4 	movhi	r3,32802
802004c8:	18fe5e04 	addi	r3,r3,-1672
802004cc:	00a008b4 	movhi	r2,32802
802004d0:	10afc504 	addi	r2,r2,-16620
802004d4:	1009883a 	mov	r4,r2
802004d8:	008007c4 	movi	r2,31
802004dc:	100d883a 	mov	r6,r2
802004e0:	200b883a 	mov	r5,r4
802004e4:	1809883a 	mov	r4,r3
802004e8:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
802004ec:	012008b4 	movhi	r4,32802
802004f0:	213e5e04 	addi	r4,r4,-1672
802004f4:	0206ac80 	call	80206ac8 <printf>
#endif
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
802004f8:	00e008b4 	movhi	r3,32802
802004fc:	18fe5e04 	addi	r3,r3,-1672
80200500:	00a008b4 	movhi	r2,32802
80200504:	10afcd04 	addi	r2,r2,-16588
80200508:	1009883a 	mov	r4,r2
8020050c:	00800604 	movi	r2,24
80200510:	100d883a 	mov	r6,r2
80200514:	200b883a 	mov	r5,r4
80200518:	1809883a 	mov	r4,r3
8020051c:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80200520:	012008b4 	movhi	r4,32802
80200524:	213e5e04 	addi	r4,r4,-1672
80200528:	0206ac80 	call	80206ac8 <printf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
8020052c:	00800484 	movi	r2,18
80200530:	e0bffd85 	stb	r2,-10(fp)
80200534:	00bfe004 	movi	r2,-128
80200538:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
8020053c:	01138804 	movi	r4,20000
80200540:	02174440 	call	80217444 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200544:	e0bffd03 	ldbu	r2,-12(fp)
80200548:	10c03fcc 	andi	r3,r2,255
8020054c:	18c0201c 	xori	r3,r3,128
80200550:	18ffe004 	addi	r3,r3,-128
80200554:	e13ffdc3 	ldbu	r4,-9(fp)
80200558:	e0bffd83 	ldbu	r2,-10(fp)
8020055c:	d8800015 	stw	r2,0(sp)
80200560:	200f883a 	mov	r7,r4
80200564:	180d883a 	mov	r6,r3
80200568:	e17ffb17 	ldw	r5,-20(fp)
8020056c:	e13ffa17 	ldw	r4,-24(fp)
80200570:	0203e140 	call	80203e14 <I2C_Write>
80200574:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200578:	e0bff917 	ldw	r2,-28(fp)
8020057c:	10000e1e 	bne	r2,zero,802005b8 <bDdr2EepromTest+0x33c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
80200580:	00e008b4 	movhi	r3,32802
80200584:	18fe5e04 	addi	r3,r3,-1672
80200588:	00a008b4 	movhi	r2,32802
8020058c:	10afd304 	addi	r2,r2,-16564
80200590:	1009883a 	mov	r4,r2
80200594:	00800604 	movi	r2,24
80200598:	100d883a 	mov	r6,r2
8020059c:	200b883a 	mov	r5,r4
802005a0:	1809883a 	mov	r4,r3
802005a4:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
802005a8:	012008b4 	movhi	r4,32802
802005ac:	213e5e04 	addi	r4,r4,-1672
802005b0:	0206ac80 	call	80206ac8 <printf>
802005b4:	00002f06 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802005b8:	e0bffd03 	ldbu	r2,-12(fp)
802005bc:	10c03fcc 	andi	r3,r2,255
802005c0:	18c0201c 	xori	r3,r3,128
802005c4:	18ffe004 	addi	r3,r3,-128
802005c8:	e13ffdc3 	ldbu	r4,-9(fp)
802005cc:	e0bffe44 	addi	r2,fp,-7
802005d0:	d8800015 	stw	r2,0(sp)
802005d4:	200f883a 	mov	r7,r4
802005d8:	180d883a 	mov	r6,r3
802005dc:	e17ffb17 	ldw	r5,-20(fp)
802005e0:	e13ffa17 	ldw	r4,-24(fp)
802005e4:	0203eec0 	call	80203eec <I2C_Read>
802005e8:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
802005ec:	e0bff917 	ldw	r2,-28(fp)
802005f0:	10000e1e 	bne	r2,zero,8020062c <bDdr2EepromTest+0x3b0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
802005f4:	00e008b4 	movhi	r3,32802
802005f8:	18fe5e04 	addi	r3,r3,-1672
802005fc:	00a008b4 	movhi	r2,32802
80200600:	10afd904 	addi	r2,r2,-16540
80200604:	1009883a 	mov	r4,r2
80200608:	00800884 	movi	r2,34
8020060c:	100d883a 	mov	r6,r2
80200610:	200b883a 	mov	r5,r4
80200614:	1809883a 	mov	r4,r3
80200618:	02069500 	call	80206950 <memcpy>
			debug(fp, cDebugBuffer);
8020061c:	012008b4 	movhi	r4,32802
80200620:	213e5e04 	addi	r4,r4,-1672
80200624:	0206ac80 	call	80206ac8 <printf>
80200628:	00001206 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
		} else {
			if (ucReadData != ucWriteData) {
8020062c:	e0bffe43 	ldbu	r2,-7(fp)
80200630:	10c03fcc 	andi	r3,r2,255
80200634:	e0bffd83 	ldbu	r2,-10(fp)
80200638:	18800e26 	beq	r3,r2,80200674 <bDdr2EepromTest+0x3f8>
				bSuccess = FALSE;
8020063c:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200640:	e0bffe43 	ldbu	r2,-7(fp)
80200644:	10803fcc 	andi	r2,r2,255
80200648:	e0fffd83 	ldbu	r3,-10(fp)
8020064c:	180f883a 	mov	r7,r3
80200650:	100d883a 	mov	r6,r2
80200654:	016008b4 	movhi	r5,32802
80200658:	296fe204 	addi	r5,r5,-16504
8020065c:	012008b4 	movhi	r4,32802
80200660:	213e5e04 	addi	r4,r4,-1672
80200664:	0206c300 	call	80206c30 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
80200668:	012008b4 	movhi	r4,32802
8020066c:	213e5e04 	addi	r4,r4,-1672
80200670:	0206ac80 	call	80206ac8 <printf>
#endif
			}
		}
	}
	if (bSuccess) {
80200674:	e0bff917 	ldw	r2,-28(fp)
80200678:	10000e26 	beq	r2,zero,802006b4 <bDdr2EepromTest+0x438>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
8020067c:	00e008b4 	movhi	r3,32802
80200680:	18fe5e04 	addi	r3,r3,-1672
80200684:	00a008b4 	movhi	r2,32802
80200688:	10aff104 	addi	r2,r2,-16444
8020068c:	1009883a 	mov	r4,r2
80200690:	008008c4 	movi	r2,35
80200694:	100d883a 	mov	r6,r2
80200698:	200b883a 	mov	r5,r4
8020069c:	1809883a 	mov	r4,r3
802006a0:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
802006a4:	012008b4 	movhi	r4,32802
802006a8:	213e5e04 	addi	r4,r4,-1672
802006ac:	0206ac80 	call	80206ac8 <printf>
802006b0:	00000d06 	br	802006e8 <bDdr2EepromTest+0x46c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
802006b4:	00e008b4 	movhi	r3,32802
802006b8:	18fe5e04 	addi	r3,r3,-1672
802006bc:	00a008b4 	movhi	r2,32802
802006c0:	10affa04 	addi	r2,r2,-16408
802006c4:	1009883a 	mov	r4,r2
802006c8:	00800804 	movi	r2,32
802006cc:	100d883a 	mov	r6,r2
802006d0:	200b883a 	mov	r5,r4
802006d4:	1809883a 	mov	r4,r3
802006d8:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
802006dc:	012008b4 	movhi	r4,32802
802006e0:	213e5e04 	addi	r4,r4,-1672
802006e4:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
802006e8:	00a008b4 	movhi	r2,32802
802006ec:	10be5e04 	addi	r2,r2,-1672
802006f0:	00c00284 	movi	r3,10
802006f4:	10c00005 	stb	r3,0(r2)
802006f8:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
802006fc:	012008b4 	movhi	r4,32802
80200700:	213e5e04 	addi	r4,r4,-1672
80200704:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
80200708:	e0bff917 	ldw	r2,-28(fp)
}
8020070c:	e037883a 	mov	sp,fp
80200710:	dfc00117 	ldw	ra,4(sp)
80200714:	df000017 	ldw	fp,0(sp)
80200718:	dec00204 	addi	sp,sp,8
8020071c:	f800283a 	ret

80200720 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
80200720:	deffb704 	addi	sp,sp,-292
80200724:	dfc04815 	stw	ra,288(sp)
80200728:	df004715 	stw	fp,284(sp)
8020072c:	df004704 	addi	fp,sp,284
80200730:	2005883a 	mov	r2,r4
80200734:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
80200738:	00e008b4 	movhi	r3,32802
8020073c:	18fe5e04 	addi	r3,r3,-1672
80200740:	00a008b4 	movhi	r2,32802
80200744:	10b00204 	addi	r2,r2,-16376
80200748:	1009883a 	mov	r4,r2
8020074c:	00800884 	movi	r2,34
80200750:	100d883a 	mov	r6,r2
80200754:	200b883a 	mov	r5,r4
80200758:	1809883a 	mov	r4,r3
8020075c:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80200760:	012008b4 	movhi	r4,32802
80200764:	213e5e04 	addi	r4,r4,-1672
80200768:	0206ac80 	call	80206ac8 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
8020076c:	00bfe804 	movi	r2,-96
80200770:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
80200774:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200778:	e0bfff03 	ldbu	r2,-4(fp)
8020077c:	10000326 	beq	r2,zero,8020078c <bDdr2EepromDump+0x6c>
80200780:	10800060 	cmpeqi	r2,r2,1
80200784:	10000a1e 	bne	r2,zero,802007b0 <bDdr2EepromDump+0x90>
80200788:	00001206 	br	802007d4 <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8020078c:	00a04034 	movhi	r2,33024
80200790:	10816c04 	addi	r2,r2,1456
80200794:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200798:	00a04034 	movhi	r2,33024
8020079c:	10817004 	addi	r2,r2,1472
802007a0:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007a4:	00800044 	movi	r2,1
802007a8:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007ac:	00001906 	br	80200814 <bDdr2EepromDump+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802007b0:	00a04034 	movhi	r2,33024
802007b4:	10814804 	addi	r2,r2,1312
802007b8:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
802007bc:	00a04034 	movhi	r2,33024
802007c0:	10814c04 	addi	r2,r2,1328
802007c4:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007c8:	00800044 	movi	r2,1
802007cc:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007d0:	00001006 	br	80200814 <bDdr2EepromDump+0xf4>
	default:
		bSuccess = FALSE;
802007d4:	e03fbe15 	stw	zero,-264(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
802007d8:	00e008b4 	movhi	r3,32802
802007dc:	18fe5e04 	addi	r3,r3,-1672
802007e0:	00a008b4 	movhi	r2,32802
802007e4:	10b00b04 	addi	r2,r2,-16340
802007e8:	1009883a 	mov	r4,r2
802007ec:	00800bc4 	movi	r2,47
802007f0:	100d883a 	mov	r6,r2
802007f4:	200b883a 	mov	r5,r4
802007f8:	1809883a 	mov	r4,r3
802007fc:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
80200800:	012008b4 	movhi	r4,32802
80200804:	213e5e04 	addi	r4,r4,-1672
80200808:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
8020080c:	e0bfbe17 	ldw	r2,-264(fp)
80200810:	00029b06 	br	80201280 <bDdr2EepromDump+0xb60>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200814:	e0bfbd03 	ldbu	r2,-268(fp)
80200818:	10c03fcc 	andi	r3,r2,255
8020081c:	18c0201c 	xori	r3,r3,128
80200820:	18ffe004 	addi	r3,r3,-128
80200824:	e13fbf04 	addi	r4,fp,-260
80200828:	00804004 	movi	r2,256
8020082c:	d8800015 	stw	r2,0(sp)
80200830:	200f883a 	mov	r7,r4
80200834:	180d883a 	mov	r6,r3
80200838:	e17fbb17 	ldw	r5,-276(fp)
8020083c:	e13fba17 	ldw	r4,-280(fp)
80200840:	0203fec0 	call	80203fec <I2C_MultipleRead>
80200844:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200848:	e0bfbe17 	ldw	r2,-264(fp)
8020084c:	10027626 	beq	r2,zero,80201228 <bDdr2EepromDump+0xb08>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200850:	e03fbc15 	stw	zero,-272(fp)
80200854:	00026e06 	br	80201210 <bDdr2EepromDump+0xaf0>
			if (iI == 0) {
80200858:	e0bfbc17 	ldw	r2,-272(fp)
8020085c:	1000101e 	bne	r2,zero,802008a0 <bDdr2EepromDump+0x180>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
80200860:	e0ffbf04 	addi	r3,fp,-260
80200864:	e0bfbc17 	ldw	r2,-272(fp)
80200868:	1885883a 	add	r2,r3,r2
8020086c:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200870:	10803fcc 	andi	r2,r2,255
80200874:	100f883a 	mov	r7,r2
80200878:	e1bfbc17 	ldw	r6,-272(fp)
8020087c:	016008b4 	movhi	r5,32802
80200880:	29701704 	addi	r5,r5,-16292
80200884:	012008b4 	movhi	r4,32802
80200888:	213e5e04 	addi	r4,r4,-1672
8020088c:	0206c300 	call	80206c30 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
80200890:	012008b4 	movhi	r4,32802
80200894:	213e5e04 	addi	r4,r4,-1672
80200898:	0206ac80 	call	80206ac8 <printf>
8020089c:	00025906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 1) {
802008a0:	e0bfbc17 	ldw	r2,-272(fp)
802008a4:	10800058 	cmpnei	r2,r2,1
802008a8:	10000e1e 	bne	r2,zero,802008e4 <bDdr2EepromDump+0x1c4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802008ac:	00e008b4 	movhi	r3,32802
802008b0:	18fe5e04 	addi	r3,r3,-1672
802008b4:	00a008b4 	movhi	r2,32802
802008b8:	10b02304 	addi	r2,r2,-16244
802008bc:	1009883a 	mov	r4,r2
802008c0:	00800c04 	movi	r2,48
802008c4:	100d883a 	mov	r6,r2
802008c8:	200b883a 	mov	r5,r4
802008cc:	1809883a 	mov	r4,r3
802008d0:	02069500 	call	80206950 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
802008d4:	012008b4 	movhi	r4,32802
802008d8:	213e5e04 	addi	r4,r4,-1672
802008dc:	0206ac80 	call	80206ac8 <printf>
802008e0:	00024806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 2) {
802008e4:	e0bfbc17 	ldw	r2,-272(fp)
802008e8:	10800098 	cmpnei	r2,r2,2
802008ec:	10000e1e 	bne	r2,zero,80200928 <bDdr2EepromDump+0x208>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
802008f0:	00e008b4 	movhi	r3,32802
802008f4:	18fe5e04 	addi	r3,r3,-1672
802008f8:	00a008b4 	movhi	r2,32802
802008fc:	10b02f04 	addi	r2,r2,-16196
80200900:	1009883a 	mov	r4,r2
80200904:	008007c4 	movi	r2,31
80200908:	100d883a 	mov	r6,r2
8020090c:	200b883a 	mov	r5,r4
80200910:	1809883a 	mov	r4,r3
80200914:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200918:	012008b4 	movhi	r4,32802
8020091c:	213e5e04 	addi	r4,r4,-1672
80200920:	0206ac80 	call	80206ac8 <printf>
80200924:	00023706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 3) {
80200928:	e0bfbc17 	ldw	r2,-272(fp)
8020092c:	108000d8 	cmpnei	r2,r2,3
80200930:	10000e1e 	bne	r2,zero,8020096c <bDdr2EepromDump+0x24c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200934:	00e008b4 	movhi	r3,32802
80200938:	18fe5e04 	addi	r3,r3,-1672
8020093c:	00a008b4 	movhi	r2,32802
80200940:	10b03704 	addi	r2,r2,-16164
80200944:	1009883a 	mov	r4,r2
80200948:	008009c4 	movi	r2,39
8020094c:	100d883a 	mov	r6,r2
80200950:	200b883a 	mov	r5,r4
80200954:	1809883a 	mov	r4,r3
80200958:	02069500 	call	80206950 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
8020095c:	012008b4 	movhi	r4,32802
80200960:	213e5e04 	addi	r4,r4,-1672
80200964:	0206ac80 	call	80206ac8 <printf>
80200968:	00022606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 4) {
8020096c:	e0bfbc17 	ldw	r2,-272(fp)
80200970:	10800118 	cmpnei	r2,r2,4
80200974:	10000e1e 	bne	r2,zero,802009b0 <bDdr2EepromDump+0x290>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200978:	00e008b4 	movhi	r3,32802
8020097c:	18fe5e04 	addi	r3,r3,-1672
80200980:	00a008b4 	movhi	r2,32802
80200984:	10b04104 	addi	r2,r2,-16124
80200988:	1009883a 	mov	r4,r2
8020098c:	00800a84 	movi	r2,42
80200990:	100d883a 	mov	r6,r2
80200994:	200b883a 	mov	r5,r4
80200998:	1809883a 	mov	r4,r3
8020099c:	02069500 	call	80206950 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
802009a0:	012008b4 	movhi	r4,32802
802009a4:	213e5e04 	addi	r4,r4,-1672
802009a8:	0206ac80 	call	80206ac8 <printf>
802009ac:	00021506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 5) {
802009b0:	e0bfbc17 	ldw	r2,-272(fp)
802009b4:	10800158 	cmpnei	r2,r2,5
802009b8:	10000e1e 	bne	r2,zero,802009f4 <bDdr2EepromDump+0x2d4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802009bc:	00e008b4 	movhi	r3,32802
802009c0:	18fe5e04 	addi	r3,r3,-1672
802009c4:	00a008b4 	movhi	r2,32802
802009c8:	10b04c04 	addi	r2,r2,-16080
802009cc:	1009883a 	mov	r4,r2
802009d0:	00800c04 	movi	r2,48
802009d4:	100d883a 	mov	r6,r2
802009d8:	200b883a 	mov	r5,r4
802009dc:	1809883a 	mov	r4,r3
802009e0:	02069500 	call	80206950 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
802009e4:	012008b4 	movhi	r4,32802
802009e8:	213e5e04 	addi	r4,r4,-1672
802009ec:	0206ac80 	call	80206ac8 <printf>
802009f0:	00020406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 6) {
802009f4:	e0bfbc17 	ldw	r2,-272(fp)
802009f8:	10800198 	cmpnei	r2,r2,6
802009fc:	10000e1e 	bne	r2,zero,80200a38 <bDdr2EepromDump+0x318>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
80200a00:	00e008b4 	movhi	r3,32802
80200a04:	18fe5e04 	addi	r3,r3,-1672
80200a08:	00a008b4 	movhi	r2,32802
80200a0c:	10b05804 	addi	r2,r2,-16032
80200a10:	1009883a 	mov	r4,r2
80200a14:	00800544 	movi	r2,21
80200a18:	100d883a 	mov	r6,r2
80200a1c:	200b883a 	mov	r5,r4
80200a20:	1809883a 	mov	r4,r3
80200a24:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200a28:	012008b4 	movhi	r4,32802
80200a2c:	213e5e04 	addi	r4,r4,-1672
80200a30:	0206ac80 	call	80206ac8 <printf>
80200a34:	0001f306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 7) {
80200a38:	e0bfbc17 	ldw	r2,-272(fp)
80200a3c:	108001d8 	cmpnei	r2,r2,7
80200a40:	10000e1e 	bne	r2,zero,80200a7c <bDdr2EepromDump+0x35c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
80200a44:	00e008b4 	movhi	r3,32802
80200a48:	18fe5e04 	addi	r3,r3,-1672
80200a4c:	00a008b4 	movhi	r2,32802
80200a50:	10b05e04 	addi	r2,r2,-16008
80200a54:	1009883a 	mov	r4,r2
80200a58:	00800804 	movi	r2,32
80200a5c:	100d883a 	mov	r6,r2
80200a60:	200b883a 	mov	r5,r4
80200a64:	1809883a 	mov	r4,r3
80200a68:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200a6c:	012008b4 	movhi	r4,32802
80200a70:	213e5e04 	addi	r4,r4,-1672
80200a74:	0206ac80 	call	80206ac8 <printf>
80200a78:	0001e206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 16) {
80200a7c:	e0bfbc17 	ldw	r2,-272(fp)
80200a80:	10800418 	cmpnei	r2,r2,16
80200a84:	10000e1e 	bne	r2,zero,80200ac0 <bDdr2EepromDump+0x3a0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200a88:	00e008b4 	movhi	r3,32802
80200a8c:	18fe5e04 	addi	r3,r3,-1672
80200a90:	00a008b4 	movhi	r2,32802
80200a94:	10b06604 	addi	r2,r2,-15976
80200a98:	1009883a 	mov	r4,r2
80200a9c:	00800d04 	movi	r2,52
80200aa0:	100d883a 	mov	r6,r2
80200aa4:	200b883a 	mov	r5,r4
80200aa8:	1809883a 	mov	r4,r3
80200aac:	02069500 	call	80206950 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
80200ab0:	012008b4 	movhi	r4,32802
80200ab4:	213e5e04 	addi	r4,r4,-1672
80200ab8:	0206ac80 	call	80206ac8 <printf>
80200abc:	0001d106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 13) {
80200ac0:	e0bfbc17 	ldw	r2,-272(fp)
80200ac4:	10800358 	cmpnei	r2,r2,13
80200ac8:	10000e1e 	bne	r2,zero,80200b04 <bDdr2EepromDump+0x3e4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
80200acc:	00e008b4 	movhi	r3,32802
80200ad0:	18fe5e04 	addi	r3,r3,-1672
80200ad4:	00a008b4 	movhi	r2,32802
80200ad8:	10b07304 	addi	r2,r2,-15924
80200adc:	1009883a 	mov	r4,r2
80200ae0:	008005c4 	movi	r2,23
80200ae4:	100d883a 	mov	r6,r2
80200ae8:	200b883a 	mov	r5,r4
80200aec:	1809883a 	mov	r4,r3
80200af0:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200af4:	012008b4 	movhi	r4,32802
80200af8:	213e5e04 	addi	r4,r4,-1672
80200afc:	0206ac80 	call	80206ac8 <printf>
80200b00:	0001c006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 14) {
80200b04:	e0bfbc17 	ldw	r2,-272(fp)
80200b08:	10800398 	cmpnei	r2,r2,14
80200b0c:	10000e1e 	bne	r2,zero,80200b48 <bDdr2EepromDump+0x428>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
80200b10:	00e008b4 	movhi	r3,32802
80200b14:	18fe5e04 	addi	r3,r3,-1672
80200b18:	00a008b4 	movhi	r2,32802
80200b1c:	10b07904 	addi	r2,r2,-15900
80200b20:	1009883a 	mov	r4,r2
80200b24:	008004c4 	movi	r2,19
80200b28:	100d883a 	mov	r6,r2
80200b2c:	200b883a 	mov	r5,r4
80200b30:	1809883a 	mov	r4,r3
80200b34:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200b38:	012008b4 	movhi	r4,32802
80200b3c:	213e5e04 	addi	r4,r4,-1672
80200b40:	0206ac80 	call	80206ac8 <printf>
80200b44:	0001af06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 17) {
80200b48:	e0bfbc17 	ldw	r2,-272(fp)
80200b4c:	10800458 	cmpnei	r2,r2,17
80200b50:	10000e1e 	bne	r2,zero,80200b8c <bDdr2EepromDump+0x46c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
80200b54:	00e008b4 	movhi	r3,32802
80200b58:	18fe5e04 	addi	r3,r3,-1672
80200b5c:	00a008b4 	movhi	r2,32802
80200b60:	10b07e04 	addi	r2,r2,-15880
80200b64:	1009883a 	mov	r4,r2
80200b68:	00800684 	movi	r2,26
80200b6c:	100d883a 	mov	r6,r2
80200b70:	200b883a 	mov	r5,r4
80200b74:	1809883a 	mov	r4,r3
80200b78:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200b7c:	012008b4 	movhi	r4,32802
80200b80:	213e5e04 	addi	r4,r4,-1672
80200b84:	0206ac80 	call	80206ac8 <printf>
80200b88:	00019e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 18) {
80200b8c:	e0bfbc17 	ldw	r2,-272(fp)
80200b90:	10800498 	cmpnei	r2,r2,18
80200b94:	10000e1e 	bne	r2,zero,80200bd0 <bDdr2EepromDump+0x4b0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200b98:	00e008b4 	movhi	r3,32802
80200b9c:	18fe5e04 	addi	r3,r3,-1672
80200ba0:	00a008b4 	movhi	r2,32802
80200ba4:	10b08504 	addi	r2,r2,-15852
80200ba8:	1009883a 	mov	r4,r2
80200bac:	00800d44 	movi	r2,53
80200bb0:	100d883a 	mov	r6,r2
80200bb4:	200b883a 	mov	r5,r4
80200bb8:	1809883a 	mov	r4,r3
80200bbc:	02069500 	call	80206950 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
80200bc0:	012008b4 	movhi	r4,32802
80200bc4:	213e5e04 	addi	r4,r4,-1672
80200bc8:	0206ac80 	call	80206ac8 <printf>
80200bcc:	00018d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 20) {
80200bd0:	e0bfbc17 	ldw	r2,-272(fp)
80200bd4:	10800518 	cmpnei	r2,r2,20
80200bd8:	10000e1e 	bne	r2,zero,80200c14 <bDdr2EepromDump+0x4f4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200bdc:	00e008b4 	movhi	r3,32802
80200be0:	18fe5e04 	addi	r3,r3,-1672
80200be4:	00a008b4 	movhi	r2,32802
80200be8:	10b09304 	addi	r2,r2,-15796
80200bec:	1009883a 	mov	r4,r2
80200bf0:	00801204 	movi	r2,72
80200bf4:	100d883a 	mov	r6,r2
80200bf8:	200b883a 	mov	r5,r4
80200bfc:	1809883a 	mov	r4,r3
80200c00:	02069500 	call	80206950 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
80200c04:	012008b4 	movhi	r4,32802
80200c08:	213e5e04 	addi	r4,r4,-1672
80200c0c:	0206ac80 	call	80206ac8 <printf>
80200c10:	00017c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 22) {
80200c14:	e0bfbc17 	ldw	r2,-272(fp)
80200c18:	10800598 	cmpnei	r2,r2,22
80200c1c:	10000e1e 	bne	r2,zero,80200c58 <bDdr2EepromDump+0x538>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
80200c20:	00e008b4 	movhi	r3,32802
80200c24:	18fe5e04 	addi	r3,r3,-1672
80200c28:	00a008b4 	movhi	r2,32802
80200c2c:	10b0a504 	addi	r2,r2,-15724
80200c30:	1009883a 	mov	r4,r2
80200c34:	00800784 	movi	r2,30
80200c38:	100d883a 	mov	r6,r2
80200c3c:	200b883a 	mov	r5,r4
80200c40:	1809883a 	mov	r4,r3
80200c44:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200c48:	012008b4 	movhi	r4,32802
80200c4c:	213e5e04 	addi	r4,r4,-1672
80200c50:	0206ac80 	call	80206ac8 <printf>
80200c54:	00016b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 27) {
80200c58:	e0bfbc17 	ldw	r2,-272(fp)
80200c5c:	108006d8 	cmpnei	r2,r2,27
80200c60:	10000e1e 	bne	r2,zero,80200c9c <bDdr2EepromDump+0x57c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200c64:	00e008b4 	movhi	r3,32802
80200c68:	18fe5e04 	addi	r3,r3,-1672
80200c6c:	00a008b4 	movhi	r2,32802
80200c70:	10b0ad04 	addi	r2,r2,-15692
80200c74:	1009883a 	mov	r4,r2
80200c78:	00800a04 	movi	r2,40
80200c7c:	100d883a 	mov	r6,r2
80200c80:	200b883a 	mov	r5,r4
80200c84:	1809883a 	mov	r4,r3
80200c88:	02069500 	call	80206950 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200c8c:	012008b4 	movhi	r4,32802
80200c90:	213e5e04 	addi	r4,r4,-1672
80200c94:	0206ac80 	call	80206ac8 <printf>
80200c98:	00015a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 28) {
80200c9c:	e0bfbc17 	ldw	r2,-272(fp)
80200ca0:	10800718 	cmpnei	r2,r2,28
80200ca4:	10000e1e 	bne	r2,zero,80200ce0 <bDdr2EepromDump+0x5c0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ca8:	00e008b4 	movhi	r3,32802
80200cac:	18fe5e04 	addi	r3,r3,-1672
80200cb0:	00a008b4 	movhi	r2,32802
80200cb4:	10b0b704 	addi	r2,r2,-15652
80200cb8:	1009883a 	mov	r4,r2
80200cbc:	00800cc4 	movi	r2,51
80200cc0:	100d883a 	mov	r6,r2
80200cc4:	200b883a 	mov	r5,r4
80200cc8:	1809883a 	mov	r4,r3
80200ccc:	02069500 	call	80206950 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200cd0:	012008b4 	movhi	r4,32802
80200cd4:	213e5e04 	addi	r4,r4,-1672
80200cd8:	0206ac80 	call	80206ac8 <printf>
80200cdc:	00014906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 29) {
80200ce0:	e0bfbc17 	ldw	r2,-272(fp)
80200ce4:	10800758 	cmpnei	r2,r2,29
80200ce8:	10000e1e 	bne	r2,zero,80200d24 <bDdr2EepromDump+0x604>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200cec:	00e008b4 	movhi	r3,32802
80200cf0:	18fe5e04 	addi	r3,r3,-1672
80200cf4:	00a008b4 	movhi	r2,32802
80200cf8:	10b0c404 	addi	r2,r2,-15600
80200cfc:	1009883a 	mov	r4,r2
80200d00:	008009c4 	movi	r2,39
80200d04:	100d883a 	mov	r6,r2
80200d08:	200b883a 	mov	r5,r4
80200d0c:	1809883a 	mov	r4,r3
80200d10:	02069500 	call	80206950 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200d14:	012008b4 	movhi	r4,32802
80200d18:	213e5e04 	addi	r4,r4,-1672
80200d1c:	0206ac80 	call	80206ac8 <printf>
80200d20:	00013806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 30) {
80200d24:	e0bfbc17 	ldw	r2,-272(fp)
80200d28:	10800798 	cmpnei	r2,r2,30
80200d2c:	10000e1e 	bne	r2,zero,80200d68 <bDdr2EepromDump+0x648>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d30:	00e008b4 	movhi	r3,32802
80200d34:	18fe5e04 	addi	r3,r3,-1672
80200d38:	00a008b4 	movhi	r2,32802
80200d3c:	10b0ce04 	addi	r2,r2,-15560
80200d40:	1009883a 	mov	r4,r2
80200d44:	00800b04 	movi	r2,44
80200d48:	100d883a 	mov	r6,r2
80200d4c:	200b883a 	mov	r5,r4
80200d50:	1809883a 	mov	r4,r3
80200d54:	02069500 	call	80206950 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
80200d58:	012008b4 	movhi	r4,32802
80200d5c:	213e5e04 	addi	r4,r4,-1672
80200d60:	0206ac80 	call	80206ac8 <printf>
80200d64:	00012706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 31) {
80200d68:	e0bfbc17 	ldw	r2,-272(fp)
80200d6c:	108007d8 	cmpnei	r2,r2,31
80200d70:	10000e1e 	bne	r2,zero,80200dac <bDdr2EepromDump+0x68c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d74:	00e008b4 	movhi	r3,32802
80200d78:	18fe5e04 	addi	r3,r3,-1672
80200d7c:	00a008b4 	movhi	r2,32802
80200d80:	10b0d904 	addi	r2,r2,-15516
80200d84:	1009883a 	mov	r4,r2
80200d88:	008010c4 	movi	r2,67
80200d8c:	100d883a 	mov	r6,r2
80200d90:	200b883a 	mov	r5,r4
80200d94:	1809883a 	mov	r4,r3
80200d98:	02069500 	call	80206950 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
80200d9c:	012008b4 	movhi	r4,32802
80200da0:	213e5e04 	addi	r4,r4,-1672
80200da4:	0206ac80 	call	80206ac8 <printf>
80200da8:	00011606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 36) {
80200dac:	e0bfbc17 	ldw	r2,-272(fp)
80200db0:	10800918 	cmpnei	r2,r2,36
80200db4:	10000e1e 	bne	r2,zero,80200df0 <bDdr2EepromDump+0x6d0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200db8:	00e008b4 	movhi	r3,32802
80200dbc:	18fe5e04 	addi	r3,r3,-1672
80200dc0:	00a008b4 	movhi	r2,32802
80200dc4:	10b0ea04 	addi	r2,r2,-15448
80200dc8:	1009883a 	mov	r4,r2
80200dcc:	00800a84 	movi	r2,42
80200dd0:	100d883a 	mov	r6,r2
80200dd4:	200b883a 	mov	r5,r4
80200dd8:	1809883a 	mov	r4,r3
80200ddc:	02069500 	call	80206950 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200de0:	012008b4 	movhi	r4,32802
80200de4:	213e5e04 	addi	r4,r4,-1672
80200de8:	0206ac80 	call	80206ac8 <printf>
80200dec:	00010506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 37) {
80200df0:	e0bfbc17 	ldw	r2,-272(fp)
80200df4:	10800958 	cmpnei	r2,r2,37
80200df8:	10000e1e 	bne	r2,zero,80200e34 <bDdr2EepromDump+0x714>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200dfc:	00e008b4 	movhi	r3,32802
80200e00:	18fe5e04 	addi	r3,r3,-1672
80200e04:	00a008b4 	movhi	r2,32802
80200e08:	10b0f504 	addi	r2,r2,-15404
80200e0c:	1009883a 	mov	r4,r2
80200e10:	00800cc4 	movi	r2,51
80200e14:	100d883a 	mov	r6,r2
80200e18:	200b883a 	mov	r5,r4
80200e1c:	1809883a 	mov	r4,r3
80200e20:	02069500 	call	80206950 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e24:	012008b4 	movhi	r4,32802
80200e28:	213e5e04 	addi	r4,r4,-1672
80200e2c:	0206ac80 	call	80206ac8 <printf>
80200e30:	0000f406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 38) {
80200e34:	e0bfbc17 	ldw	r2,-272(fp)
80200e38:	10800998 	cmpnei	r2,r2,38
80200e3c:	10000e1e 	bne	r2,zero,80200e78 <bDdr2EepromDump+0x758>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e40:	00e008b4 	movhi	r3,32802
80200e44:	18fe5e04 	addi	r3,r3,-1672
80200e48:	00a008b4 	movhi	r2,32802
80200e4c:	10b10204 	addi	r2,r2,-15352
80200e50:	1009883a 	mov	r4,r2
80200e54:	00800dc4 	movi	r2,55
80200e58:	100d883a 	mov	r6,r2
80200e5c:	200b883a 	mov	r5,r4
80200e60:	1809883a 	mov	r4,r3
80200e64:	02069500 	call	80206950 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e68:	012008b4 	movhi	r4,32802
80200e6c:	213e5e04 	addi	r4,r4,-1672
80200e70:	0206ac80 	call	80206ac8 <printf>
80200e74:	0000e306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 41) {
80200e78:	e0bfbc17 	ldw	r2,-272(fp)
80200e7c:	10800a58 	cmpnei	r2,r2,41
80200e80:	10000e1e 	bne	r2,zero,80200ebc <bDdr2EepromDump+0x79c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e84:	00e008b4 	movhi	r3,32802
80200e88:	18fe5e04 	addi	r3,r3,-1672
80200e8c:	00a008b4 	movhi	r2,32802
80200e90:	10b11004 	addi	r2,r2,-15296
80200e94:	1009883a 	mov	r4,r2
80200e98:	00800c84 	movi	r2,50
80200e9c:	100d883a 	mov	r6,r2
80200ea0:	200b883a 	mov	r5,r4
80200ea4:	1809883a 	mov	r4,r3
80200ea8:	02069500 	call	80206950 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
80200eac:	012008b4 	movhi	r4,32802
80200eb0:	213e5e04 	addi	r4,r4,-1672
80200eb4:	0206ac80 	call	80206ac8 <printf>
80200eb8:	0000d206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 42) {
80200ebc:	e0bfbc17 	ldw	r2,-272(fp)
80200ec0:	10800a98 	cmpnei	r2,r2,42
80200ec4:	10000e1e 	bne	r2,zero,80200f00 <bDdr2EepromDump+0x7e0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ec8:	00e008b4 	movhi	r3,32802
80200ecc:	18fe5e04 	addi	r3,r3,-1672
80200ed0:	00a008b4 	movhi	r2,32802
80200ed4:	10b11d04 	addi	r2,r2,-15244
80200ed8:	1009883a 	mov	r4,r2
80200edc:	00800cc4 	movi	r2,51
80200ee0:	100d883a 	mov	r6,r2
80200ee4:	200b883a 	mov	r5,r4
80200ee8:	1809883a 	mov	r4,r3
80200eec:	02069500 	call	80206950 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
80200ef0:	012008b4 	movhi	r4,32802
80200ef4:	213e5e04 	addi	r4,r4,-1672
80200ef8:	0206ac80 	call	80206ac8 <printf>
80200efc:	0000c106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 62) {
80200f00:	e0bfbc17 	ldw	r2,-272(fp)
80200f04:	10800f98 	cmpnei	r2,r2,62
80200f08:	10000e1e 	bne	r2,zero,80200f44 <bDdr2EepromDump+0x824>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
80200f0c:	00e008b4 	movhi	r3,32802
80200f10:	18fe5e04 	addi	r3,r3,-1672
80200f14:	00a008b4 	movhi	r2,32802
80200f18:	10b12a04 	addi	r2,r2,-15192
80200f1c:	1009883a 	mov	r4,r2
80200f20:	00800404 	movi	r2,16
80200f24:	100d883a 	mov	r6,r2
80200f28:	200b883a 	mov	r5,r4
80200f2c:	1809883a 	mov	r4,r3
80200f30:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200f34:	012008b4 	movhi	r4,32802
80200f38:	213e5e04 	addi	r4,r4,-1672
80200f3c:	0206ac80 	call	80206ac8 <printf>
80200f40:	0000b006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 63) {
80200f44:	e0bfbc17 	ldw	r2,-272(fp)
80200f48:	10800fd8 	cmpnei	r2,r2,63
80200f4c:	10001d1e 	bne	r2,zero,80200fc4 <bDdr2EepromDump+0x8a4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
80200f50:	00a008b4 	movhi	r2,32802
80200f54:	10be5e04 	addi	r2,r2,-1672
80200f58:	00c00a04 	movi	r3,40
80200f5c:	10c00005 	stb	r3,0(r2)
80200f60:	00c010c4 	movi	r3,67
80200f64:	10c00045 	stb	r3,1(r2)
80200f68:	00c01a04 	movi	r3,104
80200f6c:	10c00085 	stb	r3,2(r2)
80200f70:	00c01944 	movi	r3,101
80200f74:	10c000c5 	stb	r3,3(r2)
80200f78:	00c018c4 	movi	r3,99
80200f7c:	10c00105 	stb	r3,4(r2)
80200f80:	00c01ac4 	movi	r3,107
80200f84:	10c00145 	stb	r3,5(r2)
80200f88:	00c01cc4 	movi	r3,115
80200f8c:	10c00185 	stb	r3,6(r2)
80200f90:	00c01d44 	movi	r3,117
80200f94:	10c001c5 	stb	r3,7(r2)
80200f98:	00c01b44 	movi	r3,109
80200f9c:	10c00205 	stb	r3,8(r2)
80200fa0:	00c00a44 	movi	r3,41
80200fa4:	10c00245 	stb	r3,9(r2)
80200fa8:	00c00284 	movi	r3,10
80200fac:	10c00285 	stb	r3,10(r2)
80200fb0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
80200fb4:	012008b4 	movhi	r4,32802
80200fb8:	213e5e04 	addi	r4,r4,-1672
80200fbc:	0206ac80 	call	80206ac8 <printf>
80200fc0:	00009006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 64) {
80200fc4:	e0bfbc17 	ldw	r2,-272(fp)
80200fc8:	10801018 	cmpnei	r2,r2,64
80200fcc:	10000e1e 	bne	r2,zero,80201008 <bDdr2EepromDump+0x8e8>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
80200fd0:	00e008b4 	movhi	r3,32802
80200fd4:	18fe5e04 	addi	r3,r3,-1672
80200fd8:	00a008b4 	movhi	r2,32802
80200fdc:	10b12e04 	addi	r2,r2,-15176
80200fe0:	1009883a 	mov	r4,r2
80200fe4:	00800804 	movi	r2,32
80200fe8:	100d883a 	mov	r6,r2
80200fec:	200b883a 	mov	r5,r4
80200ff0:	1809883a 	mov	r4,r3
80200ff4:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80200ff8:	012008b4 	movhi	r4,32802
80200ffc:	213e5e04 	addi	r4,r4,-1672
80201000:	0206ac80 	call	80206ac8 <printf>
80201004:	00007f06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 72) {
80201008:	e0bfbc17 	ldw	r2,-272(fp)
8020100c:	10801218 	cmpnei	r2,r2,72
80201010:	10000e1e 	bne	r2,zero,8020104c <bDdr2EepromDump+0x92c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201014:	00e008b4 	movhi	r3,32802
80201018:	18fe5e04 	addi	r3,r3,-1672
8020101c:	00a008b4 	movhi	r2,32802
80201020:	10b13604 	addi	r2,r2,-15144
80201024:	1009883a 	mov	r4,r2
80201028:	00800dc4 	movi	r2,55
8020102c:	100d883a 	mov	r6,r2
80201030:	200b883a 	mov	r5,r4
80201034:	1809883a 	mov	r4,r3
80201038:	02069500 	call	80206950 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8020103c:	012008b4 	movhi	r4,32802
80201040:	213e5e04 	addi	r4,r4,-1672
80201044:	0206ac80 	call	80206ac8 <printf>
80201048:	00006e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 73) {
8020104c:	e0bfbc17 	ldw	r2,-272(fp)
80201050:	10801258 	cmpnei	r2,r2,73
80201054:	10000e1e 	bne	r2,zero,80201090 <bDdr2EepromDump+0x970>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
80201058:	00e008b4 	movhi	r3,32802
8020105c:	18fe5e04 	addi	r3,r3,-1672
80201060:	00a008b4 	movhi	r2,32802
80201064:	10b14404 	addi	r2,r2,-15088
80201068:	1009883a 	mov	r4,r2
8020106c:	00800784 	movi	r2,30
80201070:	100d883a 	mov	r6,r2
80201074:	200b883a 	mov	r5,r4
80201078:	1809883a 	mov	r4,r3
8020107c:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
80201080:	012008b4 	movhi	r4,32802
80201084:	213e5e04 	addi	r4,r4,-1672
80201088:	0206ac80 	call	80206ac8 <printf>
8020108c:	00005d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 91) {
80201090:	e0bfbc17 	ldw	r2,-272(fp)
80201094:	108016d8 	cmpnei	r2,r2,91
80201098:	10000e1e 	bne	r2,zero,802010d4 <bDdr2EepromDump+0x9b4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
8020109c:	00e008b4 	movhi	r3,32802
802010a0:	18fe5e04 	addi	r3,r3,-1672
802010a4:	00a008b4 	movhi	r2,32802
802010a8:	10b14c04 	addi	r2,r2,-15056
802010ac:	1009883a 	mov	r4,r2
802010b0:	00800804 	movi	r2,32
802010b4:	100d883a 	mov	r6,r2
802010b8:	200b883a 	mov	r5,r4
802010bc:	1809883a 	mov	r4,r3
802010c0:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
802010c4:	012008b4 	movhi	r4,32802
802010c8:	213e5e04 	addi	r4,r4,-1672
802010cc:	0206ac80 	call	80206ac8 <printf>
802010d0:	00004c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 93) {
802010d4:	e0bfbc17 	ldw	r2,-272(fp)
802010d8:	10801758 	cmpnei	r2,r2,93
802010dc:	10000e1e 	bne	r2,zero,80201118 <bDdr2EepromDump+0x9f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802010e0:	00e008b4 	movhi	r3,32802
802010e4:	18fe5e04 	addi	r3,r3,-1672
802010e8:	00a008b4 	movhi	r2,32802
802010ec:	10b15404 	addi	r2,r2,-15024
802010f0:	1009883a 	mov	r4,r2
802010f4:	008009c4 	movi	r2,39
802010f8:	100d883a 	mov	r6,r2
802010fc:	200b883a 	mov	r5,r4
80201100:	1809883a 	mov	r4,r3
80201104:	02069500 	call	80206950 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
80201108:	012008b4 	movhi	r4,32802
8020110c:	213e5e04 	addi	r4,r4,-1672
80201110:	0206ac80 	call	80206ac8 <printf>
80201114:	00003b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 94) {
80201118:	e0bfbc17 	ldw	r2,-272(fp)
8020111c:	10801798 	cmpnei	r2,r2,94
80201120:	10000e1e 	bne	r2,zero,8020115c <bDdr2EepromDump+0xa3c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
80201124:	00e008b4 	movhi	r3,32802
80201128:	18fe5e04 	addi	r3,r3,-1672
8020112c:	00a008b4 	movhi	r2,32802
80201130:	10b15e04 	addi	r2,r2,-14984
80201134:	1009883a 	mov	r4,r2
80201138:	008006c4 	movi	r2,27
8020113c:	100d883a 	mov	r6,r2
80201140:	200b883a 	mov	r5,r4
80201144:	1809883a 	mov	r4,r3
80201148:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
8020114c:	012008b4 	movhi	r4,32802
80201150:	213e5e04 	addi	r4,r4,-1672
80201154:	0206ac80 	call	80206ac8 <printf>
80201158:	00002a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 95) {
8020115c:	e0bfbc17 	ldw	r2,-272(fp)
80201160:	108017d8 	cmpnei	r2,r2,95
80201164:	10000e1e 	bne	r2,zero,802011a0 <bDdr2EepromDump+0xa80>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201168:	00e008b4 	movhi	r3,32802
8020116c:	18fe5e04 	addi	r3,r3,-1672
80201170:	00a008b4 	movhi	r2,32802
80201174:	10b16504 	addi	r2,r2,-14956
80201178:	1009883a 	mov	r4,r2
8020117c:	00800a04 	movi	r2,40
80201180:	100d883a 	mov	r6,r2
80201184:	200b883a 	mov	r5,r4
80201188:	1809883a 	mov	r4,r3
8020118c:	02069500 	call	80206950 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
80201190:	012008b4 	movhi	r4,32802
80201194:	213e5e04 	addi	r4,r4,-1672
80201198:	0206ac80 	call	80206ac8 <printf>
8020119c:	00001906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 99) {
802011a0:	e0bfbc17 	ldw	r2,-272(fp)
802011a4:	108018d8 	cmpnei	r2,r2,99
802011a8:	10000e1e 	bne	r2,zero,802011e4 <bDdr2EepromDump+0xac4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
802011ac:	00e008b4 	movhi	r3,32802
802011b0:	18fe5e04 	addi	r3,r3,-1672
802011b4:	00a008b4 	movhi	r2,32802
802011b8:	10b16f04 	addi	r2,r2,-14916
802011bc:	1009883a 	mov	r4,r2
802011c0:	00800984 	movi	r2,38
802011c4:	100d883a 	mov	r6,r2
802011c8:	200b883a 	mov	r5,r4
802011cc:	1809883a 	mov	r4,r3
802011d0:	02069500 	call	80206950 <memcpy>
				debug(fp, cDebugBuffer);
802011d4:	012008b4 	movhi	r4,32802
802011d8:	213e5e04 	addi	r4,r4,-1672
802011dc:	0206ac80 	call	80206ac8 <printf>
802011e0:	00000806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else {
#if DEBUG_ON
				sprintf(cDebugBuffer, "\n");
802011e4:	00a008b4 	movhi	r2,32802
802011e8:	10be5e04 	addi	r2,r2,-1672
802011ec:	00c00284 	movi	r3,10
802011f0:	10c00005 	stb	r3,0(r2)
802011f4:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
802011f8:	012008b4 	movhi	r4,32802
802011fc:	213e5e04 	addi	r4,r4,-1672
80201200:	0206ac80 	call	80206ac8 <printf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80201204:	e0bfbc17 	ldw	r2,-272(fp)
80201208:	10800044 	addi	r2,r2,1
8020120c:	e0bfbc15 	stw	r2,-272(fp)
80201210:	e0bfbc17 	ldw	r2,-272(fp)
80201214:	10804008 	cmpgei	r2,r2,256
80201218:	1000101e 	bne	r2,zero,8020125c <bDdr2EepromDump+0xb3c>
8020121c:	e0bfbe17 	ldw	r2,-264(fp)
80201220:	103d8d1e 	bne	r2,zero,80200858 <__reset+0xfa1e0858>
80201224:	00000d06 	br	8020125c <bDdr2EepromDump+0xb3c>
#endif
			}
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
80201228:	00e008b4 	movhi	r3,32802
8020122c:	18fe5e04 	addi	r3,r3,-1672
80201230:	00a008b4 	movhi	r2,32802
80201234:	10b17904 	addi	r2,r2,-14876
80201238:	1009883a 	mov	r4,r2
8020123c:	008005c4 	movi	r2,23
80201240:	100d883a 	mov	r6,r2
80201244:	200b883a 	mov	r5,r4
80201248:	1809883a 	mov	r4,r3
8020124c:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
80201250:	012008b4 	movhi	r4,32802
80201254:	213e5e04 	addi	r4,r4,-1672
80201258:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
8020125c:	00a008b4 	movhi	r2,32802
80201260:	10be5e04 	addi	r2,r2,-1672
80201264:	00c00284 	movi	r3,10
80201268:	10c00005 	stb	r3,0(r2)
8020126c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201270:	012008b4 	movhi	r4,32802
80201274:	213e5e04 	addi	r4,r4,-1672
80201278:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
8020127c:	e0bfbe17 	ldw	r2,-264(fp)
}
80201280:	e037883a 	mov	sp,fp
80201284:	dfc00117 	ldw	ra,4(sp)
80201288:	df000017 	ldw	fp,0(sp)
8020128c:	dec00204 	addi	sp,sp,8
80201290:	f800283a 	ret

80201294 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
80201294:	defffb04 	addi	sp,sp,-20
80201298:	dfc00415 	stw	ra,16(sp)
8020129c:	df000315 	stw	fp,12(sp)
802012a0:	df000304 	addi	fp,sp,12
802012a4:	2005883a 	mov	r2,r4
802012a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802012ac:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802012b0:	00a00034 	movhi	r2,32768
802012b4:	10812204 	addi	r2,r2,1160
802012b8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802012bc:	e0bfff03 	ldbu	r2,-4(fp)
802012c0:	10000326 	beq	r2,zero,802012d0 <bDdr2SwitchMemory+0x3c>
802012c4:	10800060 	cmpeqi	r2,r2,1
802012c8:	1000061e 	bne	r2,zero,802012e4 <bDdr2SwitchMemory+0x50>
802012cc:	00000b06 	br	802012fc <bDdr2SwitchMemory+0x68>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802012d0:	e0bffe17 	ldw	r2,-8(fp)
802012d4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802012d8:	00800044 	movi	r2,1
802012dc:	e0bffd15 	stw	r2,-12(fp)
		break;
802012e0:	00001406 	br	80201334 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802012e4:	e0bffe17 	ldw	r2,-8(fp)
802012e8:	00e00034 	movhi	r3,32768
802012ec:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
802012f0:	00800044 	movi	r2,1
802012f4:	e0bffd15 	stw	r2,-12(fp)
		break;
802012f8:	00000e06 	br	80201334 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
802012fc:	e03ffd15 	stw	zero,-12(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201300:	00e008b4 	movhi	r3,32802
80201304:	18fe5e04 	addi	r3,r3,-1672
80201308:	00a008b4 	movhi	r2,32802
8020130c:	10b17f04 	addi	r2,r2,-14852
80201310:	1009883a 	mov	r4,r2
80201314:	00800f04 	movi	r2,60
80201318:	100d883a 	mov	r6,r2
8020131c:	200b883a 	mov	r5,r4
80201320:	1809883a 	mov	r4,r3
80201324:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
80201328:	012008b4 	movhi	r4,32802
8020132c:	213e5e04 	addi	r4,r4,-1672
80201330:	0206ac80 	call	80206ac8 <printf>
		;
#endif
	}

	return bSuccess;
80201334:	e0bffd17 	ldw	r2,-12(fp)
}
80201338:	e037883a 	mov	sp,fp
8020133c:	dfc00117 	ldw	ra,4(sp)
80201340:	df000017 	ldw	fp,0(sp)
80201344:	dec00204 	addi	sp,sp,8
80201348:	f800283a 	ret

8020134c <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
8020134c:	deffe204 	addi	sp,sp,-120
80201350:	dfc01d15 	stw	ra,116(sp)
80201354:	df001c15 	stw	fp,112(sp)
80201358:	dc401b15 	stw	r17,108(sp)
8020135c:	dc001a15 	stw	r16,104(sp)
80201360:	df001c04 	addi	fp,sp,112
80201364:	2005883a 	mov	r2,r4
80201368:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8020136c:	00e008b4 	movhi	r3,32802
80201370:	18fe5e04 	addi	r3,r3,-1672
80201374:	00a008b4 	movhi	r2,32802
80201378:	10b18e04 	addi	r2,r2,-14792
8020137c:	1009883a 	mov	r4,r2
80201380:	00800a04 	movi	r2,40
80201384:	100d883a 	mov	r6,r2
80201388:	200b883a 	mov	r5,r4
8020138c:	1809883a 	mov	r4,r3
80201390:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80201394:	012008b4 	movhi	r4,32802
80201398:	213e5e04 	addi	r4,r4,-1672
8020139c:	0206ac80 	call	80206ac8 <printf>
#endif
	bool bSuccess = FALSE;
802013a0:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802013a4:	e0bffd03 	ldbu	r2,-12(fp)
802013a8:	10000326 	beq	r2,zero,802013b8 <bDdr2MemoryWriteTest+0x6c>
802013ac:	10800060 	cmpeqi	r2,r2,1
802013b0:	10000a1e 	bne	r2,zero,802013dc <bDdr2MemoryWriteTest+0x90>
802013b4:	00001206 	br	80201400 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013b8:	e0bffd03 	ldbu	r2,-12(fp)
802013bc:	1009883a 	mov	r4,r2
802013c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013c4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802013c8:	00a00034 	movhi	r2,32768
802013cc:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013d0:	00800044 	movi	r2,1
802013d4:	e0bfe515 	stw	r2,-108(fp)
		break;
802013d8:	00001906 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013dc:	e0bffd03 	ldbu	r2,-12(fp)
802013e0:	1009883a 	mov	r4,r2
802013e4:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013e8:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802013ec:	00a00034 	movhi	r2,32768
802013f0:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013f4:	00800044 	movi	r2,1
802013f8:	e0bfe515 	stw	r2,-108(fp)
		break;
802013fc:	00001006 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	default:
		bSuccess = FALSE;
80201400:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201404:	00e008b4 	movhi	r3,32802
80201408:	18fe5e04 	addi	r3,r3,-1672
8020140c:	00a008b4 	movhi	r2,32802
80201410:	10af9f04 	addi	r2,r2,-16772
80201414:	1009883a 	mov	r4,r2
80201418:	00800bc4 	movi	r2,47
8020141c:	100d883a 	mov	r6,r2
80201420:	200b883a 	mov	r5,r4
80201424:	1809883a 	mov	r4,r3
80201428:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020142c:	012008b4 	movhi	r4,32802
80201430:	213e5e04 	addi	r4,r4,-1672
80201434:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
80201438:	e0bfe517 	ldw	r2,-108(fp)
8020143c:	00010a06 	br	80201868 <bDdr2MemoryWriteTest+0x51c>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201440:	e0bfe717 	ldw	r2,-100(fp)
80201444:	1004d53a 	srli	r2,r2,20
80201448:	100d883a 	mov	r6,r2
8020144c:	016008b4 	movhi	r5,32802
80201450:	29719804 	addi	r5,r5,-14752
80201454:	012008b4 	movhi	r4,32802
80201458:	213e5e04 	addi	r4,r4,-1672
8020145c:	0206c300 	call	80206c30 <sprintf>
	debug(fp, cDebugBuffer);
80201460:	012008b4 	movhi	r4,32802
80201464:	213e5e04 	addi	r4,r4,-1672
80201468:	0206ac80 	call	80206ac8 <printf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8020146c:	00800104 	movi	r2,4
80201470:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
80201474:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80201478:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8020147c:	e03fe815 	stw	zero,-96(fp)
80201480:	00001506 	br	802014d8 <bDdr2MemoryWriteTest+0x18c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80201484:	e0ffe717 	ldw	r3,-100(fp)
80201488:	00b33374 	movhi	r2,52429
8020148c:	10b33344 	addi	r2,r2,-13107
80201490:	1888383a 	mulxuu	r4,r3,r2
80201494:	1885383a 	mul	r2,r3,r2
80201498:	1021883a 	mov	r16,r2
8020149c:	2023883a 	mov	r17,r4
802014a0:	8804d0fa 	srli	r2,r17,3
802014a4:	e0ffe817 	ldw	r3,-96(fp)
802014a8:	18c00044 	addi	r3,r3,1
802014ac:	10c7383a 	mul	r3,r2,r3
802014b0:	e0bfe817 	ldw	r2,-96(fp)
802014b4:	1085883a 	add	r2,r2,r2
802014b8:	1085883a 	add	r2,r2,r2
802014bc:	e13fe504 	addi	r4,fp,-108
802014c0:	2085883a 	add	r2,r4,r2
802014c4:	10800e04 	addi	r2,r2,56
802014c8:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
802014cc:	e0bfe817 	ldw	r2,-96(fp)
802014d0:	10800044 	addi	r2,r2,1
802014d4:	e0bfe815 	stw	r2,-96(fp)
802014d8:	e0bfe817 	ldw	r2,-96(fp)
802014dc:	10800290 	cmplti	r2,r2,10
802014e0:	103fe81e 	bne	r2,zero,80201484 <__reset+0xfa1e1484>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802014e4:	d0a02b17 	ldw	r2,-32596(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
802014e8:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802014ec:	00804004 	movi	r2,256
802014f0:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
802014f4:	e03fe815 	stw	zero,-96(fp)
802014f8:	00001e06 	br	80201574 <bDdr2MemoryWriteTest+0x228>
		if (iI == 0) {
802014fc:	e0bfe817 	ldw	r2,-96(fp)
80201500:	1000091e 	bne	r2,zero,80201528 <bDdr2MemoryWriteTest+0x1dc>
			xSZData[iI] = uliInitValue;
80201504:	00a008b4 	movhi	r2,32802
80201508:	10be9e04 	addi	r2,r2,-1416
8020150c:	e0ffe817 	ldw	r3,-96(fp)
80201510:	18c7883a 	add	r3,r3,r3
80201514:	18c7883a 	add	r3,r3,r3
80201518:	10c5883a 	add	r2,r2,r3
8020151c:	e0fff017 	ldw	r3,-64(fp)
80201520:	10c00015 	stw	r3,0(r2)
80201524:	00001006 	br	80201568 <bDdr2MemoryWriteTest+0x21c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
80201528:	e0bfe817 	ldw	r2,-96(fp)
8020152c:	10ffffc4 	addi	r3,r2,-1
80201530:	00a008b4 	movhi	r2,32802
80201534:	10be9e04 	addi	r2,r2,-1416
80201538:	18c7883a 	add	r3,r3,r3
8020153c:	18c7883a 	add	r3,r3,r3
80201540:	10c5883a 	add	r2,r2,r3
80201544:	10800017 	ldw	r2,0(r2)
80201548:	11000364 	muli	r4,r2,13
8020154c:	00a008b4 	movhi	r2,32802
80201550:	10be9e04 	addi	r2,r2,-1416
80201554:	e0ffe817 	ldw	r3,-96(fp)
80201558:	18c7883a 	add	r3,r3,r3
8020155c:	18c7883a 	add	r3,r3,r3
80201560:	10c5883a 	add	r2,r2,r3
80201564:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
80201568:	e0bfe817 	ldw	r2,-96(fp)
8020156c:	10800044 	addi	r2,r2,1
80201570:	e0bfe815 	stw	r2,-96(fp)
80201574:	e0ffe817 	ldw	r3,-96(fp)
80201578:	e0bfeb17 	ldw	r2,-84(fp)
8020157c:	18bfdf16 	blt	r3,r2,802014fc <__reset+0xfa1e14fc>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
80201580:	e0bfeb17 	ldw	r2,-84(fp)
80201584:	10ffffc4 	addi	r3,r2,-1
80201588:	00a008b4 	movhi	r2,32802
8020158c:	10be9e04 	addi	r2,r2,-1416
80201590:	18c7883a 	add	r3,r3,r3
80201594:	18c7883a 	add	r3,r3,r3
80201598:	10c7883a 	add	r3,r2,r3
8020159c:	00aaaaf4 	movhi	r2,43691
802015a0:	10aaaa84 	addi	r2,r2,-21846
802015a4:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802015a8:	e0bfeb17 	ldw	r2,-84(fp)
802015ac:	10ffff84 	addi	r3,r2,-2
802015b0:	00a008b4 	movhi	r2,32802
802015b4:	10be9e04 	addi	r2,r2,-1416
802015b8:	18c7883a 	add	r3,r3,r3
802015bc:	18c7883a 	add	r3,r3,r3
802015c0:	10c7883a 	add	r3,r2,r3
802015c4:	00955574 	movhi	r2,21845
802015c8:	10955544 	addi	r2,r2,21845
802015cc:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
802015d0:	e0bfeb17 	ldw	r2,-84(fp)
802015d4:	10ffff44 	addi	r3,r2,-3
802015d8:	00a008b4 	movhi	r2,32802
802015dc:	10be9e04 	addi	r2,r2,-1416
802015e0:	18c7883a 	add	r3,r3,r3
802015e4:	18c7883a 	add	r3,r3,r3
802015e8:	10c5883a 	add	r2,r2,r3
802015ec:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
802015f0:	e0bfeb17 	ldw	r2,-84(fp)
802015f4:	10ffff04 	addi	r3,r2,-4
802015f8:	00a008b4 	movhi	r2,32802
802015fc:	10be9e04 	addi	r2,r2,-1416
80201600:	18c7883a 	add	r3,r3,r3
80201604:	18c7883a 	add	r3,r3,r3
80201608:	10c5883a 	add	r2,r2,r3
8020160c:	00ffffc4 	movi	r3,-1
80201610:	10c00015 	stw	r3,0(r2)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
80201614:	00e008b4 	movhi	r3,32802
80201618:	18fe5e04 	addi	r3,r3,-1672
8020161c:	00a008b4 	movhi	r2,32802
80201620:	10b19e04 	addi	r2,r2,-14728
80201624:	1009883a 	mov	r4,r2
80201628:	00800444 	movi	r2,17
8020162c:	100d883a 	mov	r6,r2
80201630:	200b883a 	mov	r5,r4
80201634:	1809883a 	mov	r4,r3
80201638:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
8020163c:	012008b4 	movhi	r4,32802
80201640:	213e5e04 	addi	r4,r4,-1672
80201644:	0206ac80 	call	80206ac8 <printf>
80201648:	d0a02b17 	ldw	r2,-32596(gp)
#endif
	iTimeStart = alt_nticks();
8020164c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80201650:	e0bfe617 	ldw	r2,-104(fp)
80201654:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80201658:	00810004 	movi	r2,1024
8020165c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201660:	e0ffe917 	ldw	r3,-92(fp)
80201664:	e0bfee17 	ldw	r2,-72(fp)
80201668:	1885283a 	div	r2,r3,r2
8020166c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80201670:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80201674:	00003806 	br	80201758 <bDdr2MemoryWriteTest+0x40c>
		iNRemainedLen = uliByteLen - iNPos;
80201678:	e0bfec17 	ldw	r2,-80(fp)
8020167c:	e0ffe717 	ldw	r3,-100(fp)
80201680:	1885c83a 	sub	r2,r3,r2
80201684:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201688:	e0bfe917 	ldw	r2,-92(fp)
8020168c:	e0fff217 	ldw	r3,-56(fp)
80201690:	1880060e 	bge	r3,r2,802016ac <bDdr2MemoryWriteTest+0x360>
			iNAccessLen = iNRemainedLen;
80201694:	e0bff217 	ldw	r2,-56(fp)
80201698:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
8020169c:	e0ffe917 	ldw	r3,-92(fp)
802016a0:	e0bfee17 	ldw	r2,-72(fp)
802016a4:	1885283a 	div	r2,r3,r2
802016a8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802016ac:	e0bfe917 	ldw	r2,-92(fp)
802016b0:	100d883a 	mov	r6,r2
802016b4:	016008b4 	movhi	r5,32802
802016b8:	297e9e04 	addi	r5,r5,-1416
802016bc:	e13fea17 	ldw	r4,-88(fp)
802016c0:	02069500 	call	80206950 <memcpy>
		pxDes += iNItemNum;
802016c4:	e0bfeb17 	ldw	r2,-84(fp)
802016c8:	1085883a 	add	r2,r2,r2
802016cc:	1085883a 	add	r2,r2,r2
802016d0:	1007883a 	mov	r3,r2
802016d4:	e0bfea17 	ldw	r2,-88(fp)
802016d8:	10c5883a 	add	r2,r2,r3
802016dc:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802016e0:	e0ffec17 	ldw	r3,-80(fp)
802016e4:	e0bfe917 	ldw	r2,-92(fp)
802016e8:	1885883a 	add	r2,r3,r2
802016ec:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
802016f0:	e0bfed17 	ldw	r2,-76(fp)
802016f4:	10800288 	cmpgei	r2,r2,10
802016f8:	1000171e 	bne	r2,zero,80201758 <bDdr2MemoryWriteTest+0x40c>
802016fc:	e0bfed17 	ldw	r2,-76(fp)
80201700:	1085883a 	add	r2,r2,r2
80201704:	1085883a 	add	r2,r2,r2
80201708:	e0ffe504 	addi	r3,fp,-108
8020170c:	1885883a 	add	r2,r3,r2
80201710:	10800e04 	addi	r2,r2,56
80201714:	10800017 	ldw	r2,0(r2)
80201718:	e0ffec17 	ldw	r3,-80(fp)
8020171c:	18800e36 	bltu	r3,r2,80201758 <bDdr2MemoryWriteTest+0x40c>
			iNProgressIndex++;
80201720:	e0bfed17 	ldw	r2,-76(fp)
80201724:	10800044 	addi	r2,r2,1
80201728:	e0bfed15 	stw	r2,-76(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
8020172c:	e0bfed17 	ldw	r2,-76(fp)
80201730:	108002a4 	muli	r2,r2,10
80201734:	100d883a 	mov	r6,r2
80201738:	016008b4 	movhi	r5,32802
8020173c:	2971a304 	addi	r5,r5,-14708
80201740:	012008b4 	movhi	r4,32802
80201744:	213e5e04 	addi	r4,r4,-1672
80201748:	0206c300 	call	80206c30 <sprintf>
			debug(fp, cDebugBuffer);
8020174c:	012008b4 	movhi	r4,32802
80201750:	213e5e04 	addi	r4,r4,-1672
80201754:	0206ac80 	call	80206ac8 <printf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
80201758:	e0ffec17 	ldw	r3,-80(fp)
8020175c:	e0bfe717 	ldw	r2,-100(fp)
80201760:	18bfc536 	bltu	r3,r2,80201678 <__reset+0xfa1e1678>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80201764:	0216ae80 	call	80216ae8 <alt_dcache_flush_all>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201768:	00a008b4 	movhi	r2,32802
8020176c:	10be5e04 	addi	r2,r2,-1672
80201770:	00c00284 	movi	r3,10
80201774:	10c00005 	stb	r3,0(r2)
80201778:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8020177c:	012008b4 	movhi	r4,32802
80201780:	213e5e04 	addi	r4,r4,-1672
80201784:	0206ac80 	call	80206ac8 <printf>
80201788:	d0e02b17 	ldw	r3,-32596(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
8020178c:	e0bff117 	ldw	r2,-60(fp)
80201790:	1885c83a 	sub	r2,r3,r2
80201794:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
80201798:	e0bfe517 	ldw	r2,-108(fp)
8020179c:	10001c26 	beq	r2,zero,80201810 <bDdr2MemoryWriteTest+0x4c4>
#if DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
802017a0:	e13fef17 	ldw	r4,-68(fp)
802017a4:	02064c80 	call	802064c8 <__floatsisf>
802017a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802017ac:	d0a02a17 	ldw	r2,-32600(gp)
802017b0:	1009883a 	mov	r4,r2
802017b4:	02065ec0 	call	802065ec <__floatunsisf>
802017b8:	1007883a 	mov	r3,r2
802017bc:	180b883a 	mov	r5,r3
802017c0:	8009883a 	mov	r4,r16
802017c4:	0205fc00 	call	80205fc0 <__divsf3>
802017c8:	1007883a 	mov	r3,r2
802017cc:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer,
802017d0:	1009883a 	mov	r4,r2
802017d4:	02066dc0 	call	802066dc <__extendsfdf2>
802017d8:	1009883a 	mov	r4,r2
802017dc:	180b883a 	mov	r5,r3
802017e0:	d9400015 	stw	r5,0(sp)
802017e4:	200f883a 	mov	r7,r4
802017e8:	e1bfe717 	ldw	r6,-100(fp)
802017ec:	016008b4 	movhi	r5,32802
802017f0:	2971a504 	addi	r5,r5,-14700
802017f4:	012008b4 	movhi	r4,32802
802017f8:	213e5e04 	addi	r4,r4,-1672
802017fc:	0206c300 	call	80206c30 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201800:	012008b4 	movhi	r4,32802
80201804:	213e5e04 	addi	r4,r4,-1672
80201808:	0206ac80 	call	80206ac8 <printf>
8020180c:	00000d06 	br	80201844 <bDdr2MemoryWriteTest+0x4f8>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
80201810:	00e008b4 	movhi	r3,32802
80201814:	18fe5e04 	addi	r3,r3,-1672
80201818:	00a008b4 	movhi	r2,32802
8020181c:	10b1b104 	addi	r2,r2,-14652
80201820:	1009883a 	mov	r4,r2
80201824:	00800584 	movi	r2,22
80201828:	100d883a 	mov	r6,r2
8020182c:	200b883a 	mov	r5,r4
80201830:	1809883a 	mov	r4,r3
80201834:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
80201838:	012008b4 	movhi	r4,32802
8020183c:	213e5e04 	addi	r4,r4,-1672
80201840:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201844:	00a008b4 	movhi	r2,32802
80201848:	10be5e04 	addi	r2,r2,-1672
8020184c:	00c00284 	movi	r3,10
80201850:	10c00005 	stb	r3,0(r2)
80201854:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201858:	012008b4 	movhi	r4,32802
8020185c:	213e5e04 	addi	r4,r4,-1672
80201860:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
80201864:	e0bfe517 	ldw	r2,-108(fp)
}
80201868:	e6fffe04 	addi	sp,fp,-8
8020186c:	dfc00317 	ldw	ra,12(sp)
80201870:	df000217 	ldw	fp,8(sp)
80201874:	dc400117 	ldw	r17,4(sp)
80201878:	dc000017 	ldw	r16,0(sp)
8020187c:	dec00404 	addi	sp,sp,16
80201880:	f800283a 	ret

80201884 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
80201884:	deffe204 	addi	sp,sp,-120
80201888:	dfc01d15 	stw	ra,116(sp)
8020188c:	df001c15 	stw	fp,112(sp)
80201890:	dc401b15 	stw	r17,108(sp)
80201894:	dc001a15 	stw	r16,104(sp)
80201898:	df001c04 	addi	fp,sp,112
8020189c:	2005883a 	mov	r2,r4
802018a0:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
802018a4:	00e008b4 	movhi	r3,32802
802018a8:	18fe5e04 	addi	r3,r3,-1672
802018ac:	00a008b4 	movhi	r2,32802
802018b0:	10b1b704 	addi	r2,r2,-14628
802018b4:	1009883a 	mov	r4,r2
802018b8:	008009c4 	movi	r2,39
802018bc:	100d883a 	mov	r6,r2
802018c0:	200b883a 	mov	r5,r4
802018c4:	1809883a 	mov	r4,r3
802018c8:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
802018cc:	012008b4 	movhi	r4,32802
802018d0:	213e5e04 	addi	r4,r4,-1672
802018d4:	0206ac80 	call	80206ac8 <printf>
#endif
	bool bSuccess = FALSE;
802018d8:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802018dc:	e0bffd03 	ldbu	r2,-12(fp)
802018e0:	10000326 	beq	r2,zero,802018f0 <bDdr2MemoryReadTest+0x6c>
802018e4:	10800060 	cmpeqi	r2,r2,1
802018e8:	10000a1e 	bne	r2,zero,80201914 <bDdr2MemoryReadTest+0x90>
802018ec:	00001206 	br	80201938 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802018f0:	e0bffd03 	ldbu	r2,-12(fp)
802018f4:	1009883a 	mov	r4,r2
802018f8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802018fc:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201900:	00a00034 	movhi	r2,32768
80201904:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80201908:	00800044 	movi	r2,1
8020190c:	e0bfe515 	stw	r2,-108(fp)
		break;
80201910:	00001906 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201914:	e0bffd03 	ldbu	r2,-12(fp)
80201918:	1009883a 	mov	r4,r2
8020191c:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201920:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201924:	00a00034 	movhi	r2,32768
80201928:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
8020192c:	00800044 	movi	r2,1
80201930:	e0bfe515 	stw	r2,-108(fp)
		break;
80201934:	00001006 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	default:
		bSuccess = FALSE;
80201938:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
8020193c:	00e008b4 	movhi	r3,32802
80201940:	18fe5e04 	addi	r3,r3,-1672
80201944:	00a008b4 	movhi	r2,32802
80201948:	10af9f04 	addi	r2,r2,-16772
8020194c:	1009883a 	mov	r4,r2
80201950:	00800bc4 	movi	r2,47
80201954:	100d883a 	mov	r6,r2
80201958:	200b883a 	mov	r5,r4
8020195c:	1809883a 	mov	r4,r3
80201960:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201964:	012008b4 	movhi	r4,32802
80201968:	213e5e04 	addi	r4,r4,-1672
8020196c:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
80201970:	e0bfe517 	ldw	r2,-108(fp)
80201974:	0000ec06 	br	80201d28 <bDdr2MemoryReadTest+0x4a4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
80201978:	e0bfe717 	ldw	r2,-100(fp)
8020197c:	1004d53a 	srli	r2,r2,20
80201980:	100d883a 	mov	r6,r2
80201984:	016008b4 	movhi	r5,32802
80201988:	2971c104 	addi	r5,r5,-14588
8020198c:	012008b4 	movhi	r4,32802
80201990:	213e5e04 	addi	r4,r4,-1672
80201994:	0206c300 	call	80206c30 <sprintf>
	debug(fp, cDebugBuffer);
80201998:	012008b4 	movhi	r4,32802
8020199c:	213e5e04 	addi	r4,r4,-1672
802019a0:	0206ac80 	call	80206ac8 <printf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802019a4:	00804004 	movi	r2,256
802019a8:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
802019ac:	00800104 	movi	r2,4
802019b0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
802019b4:	e0ffec17 	ldw	r3,-80(fp)
802019b8:	e0bfef17 	ldw	r2,-68(fp)
802019bc:	1885383a 	mul	r2,r3,r2
802019c0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
802019c4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802019c8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
802019cc:	e03fe815 	stw	zero,-96(fp)
802019d0:	00001506 	br	80201a28 <bDdr2MemoryReadTest+0x1a4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802019d4:	e0ffe717 	ldw	r3,-100(fp)
802019d8:	00b33374 	movhi	r2,52429
802019dc:	10b33344 	addi	r2,r2,-13107
802019e0:	1888383a 	mulxuu	r4,r3,r2
802019e4:	1885383a 	mul	r2,r3,r2
802019e8:	1021883a 	mov	r16,r2
802019ec:	2023883a 	mov	r17,r4
802019f0:	8804d0fa 	srli	r2,r17,3
802019f4:	e0ffe817 	ldw	r3,-96(fp)
802019f8:	18c00044 	addi	r3,r3,1
802019fc:	10c7383a 	mul	r3,r2,r3
80201a00:	e0bfe817 	ldw	r2,-96(fp)
80201a04:	1085883a 	add	r2,r2,r2
80201a08:	1085883a 	add	r2,r2,r2
80201a0c:	e13fe504 	addi	r4,fp,-108
80201a10:	2085883a 	add	r2,r4,r2
80201a14:	10800e04 	addi	r2,r2,56
80201a18:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80201a1c:	e0bfe817 	ldw	r2,-96(fp)
80201a20:	10800044 	addi	r2,r2,1
80201a24:	e0bfe815 	stw	r2,-96(fp)
80201a28:	e0bfe817 	ldw	r2,-96(fp)
80201a2c:	10800290 	cmplti	r2,r2,10
80201a30:	103fe81e 	bne	r2,zero,802019d4 <__reset+0xfa1e19d4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80201a34:	e03fee15 	stw	zero,-72(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
80201a38:	00e008b4 	movhi	r3,32802
80201a3c:	18fe5e04 	addi	r3,r3,-1672
80201a40:	00a008b4 	movhi	r2,32802
80201a44:	10b1c704 	addi	r2,r2,-14564
80201a48:	1009883a 	mov	r4,r2
80201a4c:	008006c4 	movi	r2,27
80201a50:	100d883a 	mov	r6,r2
80201a54:	200b883a 	mov	r5,r4
80201a58:	1809883a 	mov	r4,r3
80201a5c:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80201a60:	012008b4 	movhi	r4,32802
80201a64:	213e5e04 	addi	r4,r4,-1672
80201a68:	0206ac80 	call	80206ac8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201a6c:	d0a02b17 	ldw	r2,-32596(gp)
#endif
	iTimeStart = alt_nticks();
80201a70:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80201a74:	e0bfe617 	ldw	r2,-104(fp)
80201a78:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80201a7c:	00810004 	movi	r2,1024
80201a80:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201a84:	e0ffe917 	ldw	r3,-92(fp)
80201a88:	e0bfef17 	ldw	r2,-68(fp)
80201a8c:	1885283a 	div	r2,r3,r2
80201a90:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80201a94:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80201a98:	00005e06 	br	80201c14 <bDdr2MemoryReadTest+0x390>
		iNRemainedLen = uliByteLen - iNPos;
80201a9c:	e0bfed17 	ldw	r2,-76(fp)
80201aa0:	e0ffe717 	ldw	r3,-100(fp)
80201aa4:	1885c83a 	sub	r2,r3,r2
80201aa8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201aac:	e0bfe917 	ldw	r2,-92(fp)
80201ab0:	e0fff217 	ldw	r3,-56(fp)
80201ab4:	1880060e 	bge	r3,r2,80201ad0 <bDdr2MemoryReadTest+0x24c>
			iNAccessLen = iNRemainedLen;
80201ab8:	e0bff217 	ldw	r2,-56(fp)
80201abc:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80201ac0:	e0ffe917 	ldw	r3,-92(fp)
80201ac4:	e0bfef17 	ldw	r2,-68(fp)
80201ac8:	1885283a 	div	r2,r3,r2
80201acc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80201ad0:	00a008b4 	movhi	r2,32802
80201ad4:	10be9e04 	addi	r2,r2,-1416
80201ad8:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201adc:	e03fe815 	stw	zero,-96(fp)
80201ae0:	00002906 	br	80201b88 <bDdr2MemoryReadTest+0x304>
			if (*pxSrc++ != *pxDes++) {
80201ae4:	e0bfeb17 	ldw	r2,-84(fp)
80201ae8:	10c00104 	addi	r3,r2,4
80201aec:	e0ffeb15 	stw	r3,-84(fp)
80201af0:	10c00017 	ldw	r3,0(r2)
80201af4:	e0bfea17 	ldw	r2,-88(fp)
80201af8:	11000104 	addi	r4,r2,4
80201afc:	e13fea15 	stw	r4,-88(fp)
80201b00:	10800017 	ldw	r2,0(r2)
80201b04:	18801d26 	beq	r3,r2,80201b7c <bDdr2MemoryReadTest+0x2f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b08:	e0bfeb17 	ldw	r2,-84(fp)
80201b0c:	10bfff04 	addi	r2,r2,-4
80201b10:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b14:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b18:	00a008b4 	movhi	r2,32802
80201b1c:	10be9e04 	addi	r2,r2,-1416
80201b20:	e0ffe817 	ldw	r3,-96(fp)
80201b24:	18c7883a 	add	r3,r3,r3
80201b28:	18c7883a 	add	r3,r3,r3
80201b2c:	10c5883a 	add	r2,r2,r3
80201b30:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b34:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
80201b38:	e0ffed17 	ldw	r3,-76(fp)
80201b3c:	e0bfef17 	ldw	r2,-68(fp)
80201b40:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b44:	e0bfe817 	ldw	r2,-96(fp)
80201b48:	1885883a 	add	r2,r3,r2
80201b4c:	d8800015 	stw	r2,0(sp)
80201b50:	280f883a 	mov	r7,r5
80201b54:	200d883a 	mov	r6,r4
80201b58:	016008b4 	movhi	r5,32802
80201b5c:	2971ce04 	addi	r5,r5,-14536
80201b60:	012008b4 	movhi	r4,32802
80201b64:	213e5e04 	addi	r4,r4,-1672
80201b68:	0206c300 	call	80206c30 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
80201b6c:	012008b4 	movhi	r4,32802
80201b70:	213e5e04 	addi	r4,r4,-1672
80201b74:	0206ac80 	call	80206ac8 <printf>
#endif
				bSuccess = FALSE;
80201b78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201b7c:	e0bfe817 	ldw	r2,-96(fp)
80201b80:	10800044 	addi	r2,r2,1
80201b84:	e0bfe815 	stw	r2,-96(fp)
80201b88:	e0ffe817 	ldw	r3,-96(fp)
80201b8c:	e0bfec17 	ldw	r2,-80(fp)
80201b90:	1880020e 	bge	r3,r2,80201b9c <bDdr2MemoryReadTest+0x318>
80201b94:	e0bfe517 	ldw	r2,-108(fp)
80201b98:	103fd21e 	bne	r2,zero,80201ae4 <__reset+0xfa1e1ae4>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80201b9c:	e0ffed17 	ldw	r3,-76(fp)
80201ba0:	e0bfe917 	ldw	r2,-92(fp)
80201ba4:	1885883a 	add	r2,r3,r2
80201ba8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80201bac:	e0bfee17 	ldw	r2,-72(fp)
80201bb0:	10800288 	cmpgei	r2,r2,10
80201bb4:	1000171e 	bne	r2,zero,80201c14 <bDdr2MemoryReadTest+0x390>
80201bb8:	e0bfee17 	ldw	r2,-72(fp)
80201bbc:	1085883a 	add	r2,r2,r2
80201bc0:	1085883a 	add	r2,r2,r2
80201bc4:	e0ffe504 	addi	r3,fp,-108
80201bc8:	1885883a 	add	r2,r3,r2
80201bcc:	10800e04 	addi	r2,r2,56
80201bd0:	10800017 	ldw	r2,0(r2)
80201bd4:	e0ffed17 	ldw	r3,-76(fp)
80201bd8:	18800e36 	bltu	r3,r2,80201c14 <bDdr2MemoryReadTest+0x390>
			iNProgressIndex++;
80201bdc:	e0bfee17 	ldw	r2,-72(fp)
80201be0:	10800044 	addi	r2,r2,1
80201be4:	e0bfee15 	stw	r2,-72(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
80201be8:	e0bfee17 	ldw	r2,-72(fp)
80201bec:	108002a4 	muli	r2,r2,10
80201bf0:	100d883a 	mov	r6,r2
80201bf4:	016008b4 	movhi	r5,32802
80201bf8:	2971a304 	addi	r5,r5,-14708
80201bfc:	012008b4 	movhi	r4,32802
80201c00:	213e5e04 	addi	r4,r4,-1672
80201c04:	0206c300 	call	80206c30 <sprintf>
			debug(fp, cDebugBuffer);
80201c08:	012008b4 	movhi	r4,32802
80201c0c:	213e5e04 	addi	r4,r4,-1672
80201c10:	0206ac80 	call	80206ac8 <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80201c14:	e0bfe517 	ldw	r2,-108(fp)
80201c18:	10000326 	beq	r2,zero,80201c28 <bDdr2MemoryReadTest+0x3a4>
80201c1c:	e0ffed17 	ldw	r3,-76(fp)
80201c20:	e0bfe717 	ldw	r2,-100(fp)
80201c24:	18bf9d36 	bltu	r3,r2,80201a9c <__reset+0xfa1e1a9c>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201c28:	00a008b4 	movhi	r2,32802
80201c2c:	10be5e04 	addi	r2,r2,-1672
80201c30:	00c00284 	movi	r3,10
80201c34:	10c00005 	stb	r3,0(r2)
80201c38:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201c3c:	012008b4 	movhi	r4,32802
80201c40:	213e5e04 	addi	r4,r4,-1672
80201c44:	0206ac80 	call	80206ac8 <printf>
80201c48:	d0e02b17 	ldw	r3,-32596(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80201c4c:	e0bff117 	ldw	r2,-60(fp)
80201c50:	1885c83a 	sub	r2,r3,r2
80201c54:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
80201c58:	e0bfe517 	ldw	r2,-108(fp)
80201c5c:	10001c26 	beq	r2,zero,80201cd0 <bDdr2MemoryReadTest+0x44c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
80201c60:	e13ff017 	ldw	r4,-64(fp)
80201c64:	02064c80 	call	802064c8 <__floatsisf>
80201c68:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80201c6c:	d0a02a17 	ldw	r2,-32600(gp)
80201c70:	1009883a 	mov	r4,r2
80201c74:	02065ec0 	call	802065ec <__floatunsisf>
80201c78:	1007883a 	mov	r3,r2
80201c7c:	180b883a 	mov	r5,r3
80201c80:	8009883a 	mov	r4,r16
80201c84:	0205fc00 	call	80205fc0 <__divsf3>
80201c88:	1007883a 	mov	r3,r2
80201c8c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
80201c90:	1009883a 	mov	r4,r2
80201c94:	02066dc0 	call	802066dc <__extendsfdf2>
80201c98:	1009883a 	mov	r4,r2
80201c9c:	180b883a 	mov	r5,r3
80201ca0:	d9400015 	stw	r5,0(sp)
80201ca4:	200f883a 	mov	r7,r4
80201ca8:	e1bfe717 	ldw	r6,-100(fp)
80201cac:	016008b4 	movhi	r5,32802
80201cb0:	2971dc04 	addi	r5,r5,-14480
80201cb4:	012008b4 	movhi	r4,32802
80201cb8:	213e5e04 	addi	r4,r4,-1672
80201cbc:	0206c300 	call	80206c30 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201cc0:	012008b4 	movhi	r4,32802
80201cc4:	213e5e04 	addi	r4,r4,-1672
80201cc8:	0206ac80 	call	80206ac8 <printf>
80201ccc:	00000d06 	br	80201d04 <bDdr2MemoryReadTest+0x480>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
80201cd0:	00e008b4 	movhi	r3,32802
80201cd4:	18fe5e04 	addi	r3,r3,-1672
80201cd8:	00a008b4 	movhi	r2,32802
80201cdc:	10b1e804 	addi	r2,r2,-14432
80201ce0:	1009883a 	mov	r4,r2
80201ce4:	00800544 	movi	r2,21
80201ce8:	100d883a 	mov	r6,r2
80201cec:	200b883a 	mov	r5,r4
80201cf0:	1809883a 	mov	r4,r3
80201cf4:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
80201cf8:	012008b4 	movhi	r4,32802
80201cfc:	213e5e04 	addi	r4,r4,-1672
80201d00:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201d04:	00a008b4 	movhi	r2,32802
80201d08:	10be5e04 	addi	r2,r2,-1672
80201d0c:	00c00284 	movi	r3,10
80201d10:	10c00005 	stb	r3,0(r2)
80201d14:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201d18:	012008b4 	movhi	r4,32802
80201d1c:	213e5e04 	addi	r4,r4,-1672
80201d20:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
80201d24:	e0bfe517 	ldw	r2,-108(fp)
}
80201d28:	e6fffe04 	addi	sp,fp,-8
80201d2c:	dfc00317 	ldw	ra,12(sp)
80201d30:	df000217 	ldw	fp,8(sp)
80201d34:	dc400117 	ldw	r17,4(sp)
80201d38:	dc000017 	ldw	r16,0(sp)
80201d3c:	dec00404 	addi	sp,sp,16
80201d40:	f800283a 	ret

80201d44 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80201d44:	deffec04 	addi	sp,sp,-80
80201d48:	dfc01315 	stw	ra,76(sp)
80201d4c:	df001215 	stw	fp,72(sp)
80201d50:	dcc01115 	stw	r19,68(sp)
80201d54:	dc801015 	stw	r18,64(sp)
80201d58:	dc400f15 	stw	r17,60(sp)
80201d5c:	dc000e15 	stw	r16,56(sp)
80201d60:	df001204 	addi	fp,sp,72
80201d64:	2005883a 	mov	r2,r4
80201d68:	e17ffa15 	stw	r5,-24(fp)
80201d6c:	e1bffb15 	stw	r6,-20(fp)
80201d70:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
80201d74:	00e008b4 	movhi	r3,32802
80201d78:	18fe5e04 	addi	r3,r3,-1672
80201d7c:	00a008b4 	movhi	r2,32802
80201d80:	10b1ee04 	addi	r2,r2,-14408
80201d84:	1009883a 	mov	r4,r2
80201d88:	00800bc4 	movi	r2,47
80201d8c:	100d883a 	mov	r6,r2
80201d90:	200b883a 	mov	r5,r4
80201d94:	1809883a 	mov	r4,r3
80201d98:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80201d9c:	012008b4 	movhi	r4,32802
80201da0:	213e5e04 	addi	r4,r4,-1672
80201da4:	0206ac80 	call	80206ac8 <printf>
#endif
	bool bSuccess = FALSE;
80201da8:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80201dac:	e0bff903 	ldbu	r2,-28(fp)
80201db0:	10000326 	beq	r2,zero,80201dc0 <bDdr2MemoryRandomWriteTest+0x7c>
80201db4:	10800060 	cmpeqi	r2,r2,1
80201db8:	10000a1e 	bne	r2,zero,80201de4 <bDdr2MemoryRandomWriteTest+0xa0>
80201dbc:	00001206 	br	80201e08 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201dc0:	e0bff903 	ldbu	r2,-28(fp)
80201dc4:	1009883a 	mov	r4,r2
80201dc8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201dcc:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201dd0:	00a00034 	movhi	r2,32768
80201dd4:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dd8:	00800044 	movi	r2,1
80201ddc:	e0bfef15 	stw	r2,-68(fp)
		break;
80201de0:	00001906 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201de4:	e0bff903 	ldbu	r2,-28(fp)
80201de8:	1009883a 	mov	r4,r2
80201dec:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201df0:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201df4:	00a00034 	movhi	r2,32768
80201df8:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dfc:	00800044 	movi	r2,1
80201e00:	e0bfef15 	stw	r2,-68(fp)
		break;
80201e04:	00001006 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	default:
		bSuccess = FALSE;
80201e08:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201e0c:	00e008b4 	movhi	r3,32802
80201e10:	18fe5e04 	addi	r3,r3,-1672
80201e14:	00a008b4 	movhi	r2,32802
80201e18:	10af9f04 	addi	r2,r2,-16772
80201e1c:	1009883a 	mov	r4,r2
80201e20:	00800bc4 	movi	r2,47
80201e24:	100d883a 	mov	r6,r2
80201e28:	200b883a 	mov	r5,r4
80201e2c:	1809883a 	mov	r4,r3
80201e30:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201e34:	012008b4 	movhi	r4,32802
80201e38:	213e5e04 	addi	r4,r4,-1672
80201e3c:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
80201e40:	e0bfef17 	ldw	r2,-68(fp)
80201e44:	0000bc06 	br	80202138 <bDdr2MemoryRandomWriteTest+0x3f4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201e48:	e0bff117 	ldw	r2,-60(fp)
80201e4c:	1004d53a 	srli	r2,r2,20
80201e50:	100d883a 	mov	r6,r2
80201e54:	016008b4 	movhi	r5,32802
80201e58:	29719804 	addi	r5,r5,-14752
80201e5c:	012008b4 	movhi	r4,32802
80201e60:	213e5e04 	addi	r4,r4,-1672
80201e64:	0206c300 	call	80206c30 <sprintf>
	debug(fp, cDebugBuffer);
80201e68:	012008b4 	movhi	r4,32802
80201e6c:	213e5e04 	addi	r4,r4,-1672
80201e70:	0206ac80 	call	80206ac8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201e74:	d0a02b17 	ldw	r2,-32596(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80201e78:	d0a01315 	stw	r2,-32692(gp)
	uliCurrentState = uliInitialState;
80201e7c:	d0a01317 	ldw	r2,-32692(gp)
80201e80:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80201e84:	e0fff017 	ldw	r3,-64(fp)
80201e88:	e0bff117 	ldw	r2,-60(fp)
80201e8c:	1885883a 	add	r2,r3,r2
80201e90:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80201e94:	e0fff117 	ldw	r3,-60(fp)
80201e98:	00b33374 	movhi	r2,52429
80201e9c:	10b33344 	addi	r2,r2,-13107
80201ea0:	1888383a 	mulxuu	r4,r3,r2
80201ea4:	1885383a 	mul	r2,r3,r2
80201ea8:	1025883a 	mov	r18,r2
80201eac:	2027883a 	mov	r19,r4
80201eb0:	9806d13a 	srli	r3,r19,4
80201eb4:	e0bff017 	ldw	r2,-64(fp)
80201eb8:	1885883a 	add	r2,r3,r2
80201ebc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80201ec0:	00800144 	movi	r2,5
80201ec4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
80201ec8:	00e008b4 	movhi	r3,32802
80201ecc:	18fe5e04 	addi	r3,r3,-1672
80201ed0:	00a008b4 	movhi	r2,32802
80201ed4:	10b1fa04 	addi	r2,r2,-14360
80201ed8:	1009883a 	mov	r4,r2
80201edc:	00800584 	movi	r2,22
80201ee0:	100d883a 	mov	r6,r2
80201ee4:	200b883a 	mov	r5,r4
80201ee8:	1809883a 	mov	r4,r3
80201eec:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80201ef0:	012008b4 	movhi	r4,32802
80201ef4:	213e5e04 	addi	r4,r4,-1672
80201ef8:	0206ac80 	call	80206ac8 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
80201efc:	e0bffa17 	ldw	r2,-24(fp)
80201f00:	10800058 	cmpnei	r2,r2,1
80201f04:	1000081e 	bne	r2,zero,80201f28 <bDdr2MemoryRandomWriteTest+0x1e4>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80201f08:	016008b4 	movhi	r5,32802
80201f0c:	29720004 	addi	r5,r5,-14336
80201f10:	012008b4 	movhi	r4,32802
80201f14:	213e5e04 	addi	r4,r4,-1672
80201f18:	0206c300 	call	80206c30 <sprintf>
		debug(fp, cDebugBuffer);
80201f1c:	012008b4 	movhi	r4,32802
80201f20:	213e5e04 	addi	r4,r4,-1672
80201f24:	0206ac80 	call	80206ac8 <printf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
80201f28:	e03ff615 	stw	zero,-40(fp)
80201f2c:	d0a02b17 	ldw	r2,-32596(gp)

	TimeStart = alt_nticks();
80201f30:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201f34:	e0bff017 	ldw	r2,-64(fp)
80201f38:	e0bff215 	stw	r2,-56(fp)
80201f3c:	00002a06 	br	80201fe8 <bDdr2MemoryRandomWriteTest+0x2a4>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80201f40:	e0bff804 	addi	r2,fp,-32
80201f44:	1009883a 	mov	r4,r2
80201f48:	02025980 	call	80202598 <uliXorshift32>
80201f4c:	1007883a 	mov	r3,r2
80201f50:	e0bff217 	ldw	r2,-56(fp)
80201f54:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80201f58:	e0bffa17 	ldw	r2,-24(fp)
80201f5c:	10800060 	cmpeqi	r2,r2,1
80201f60:	1009883a 	mov	r4,r2
80201f64:	e0bff217 	ldw	r2,-56(fp)
80201f68:	e0fff317 	ldw	r3,-52(fp)
80201f6c:	1885803a 	cmpltu	r2,r3,r2
80201f70:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80201f74:	10803fcc 	andi	r2,r2,255
80201f78:	10001826 	beq	r2,zero,80201fdc <bDdr2MemoryRandomWriteTest+0x298>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
80201f7c:	e0bff403 	ldbu	r2,-48(fp)
80201f80:	100d883a 	mov	r6,r2
80201f84:	016008b4 	movhi	r5,32802
80201f88:	29720204 	addi	r5,r5,-14328
80201f8c:	012008b4 	movhi	r4,32802
80201f90:	213e5e04 	addi	r4,r4,-1672
80201f94:	0206c300 	call	80206c30 <sprintf>
			debug(fp, cDebugBuffer);
80201f98:	012008b4 	movhi	r4,32802
80201f9c:	213e5e04 	addi	r4,r4,-1672
80201fa0:	0206ac80 	call	80206ac8 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
80201fa4:	e0fff117 	ldw	r3,-60(fp)
80201fa8:	00b33374 	movhi	r2,52429
80201fac:	10b33344 	addi	r2,r2,-13107
80201fb0:	1888383a 	mulxuu	r4,r3,r2
80201fb4:	1885383a 	mul	r2,r3,r2
80201fb8:	1021883a 	mov	r16,r2
80201fbc:	2023883a 	mov	r17,r4
80201fc0:	8804d13a 	srli	r2,r17,4
80201fc4:	e0fff317 	ldw	r3,-52(fp)
80201fc8:	1885883a 	add	r2,r3,r2
80201fcc:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80201fd0:	e0bff403 	ldbu	r2,-48(fp)
80201fd4:	10800144 	addi	r2,r2,5
80201fd8:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80201fdc:	e0bff217 	ldw	r2,-56(fp)
80201fe0:	10800104 	addi	r2,r2,4
80201fe4:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80201fe8:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201fec:	e0bff517 	ldw	r2,-44(fp)
80201ff0:	18bfd336 	bltu	r3,r2,80201f40 <__reset+0xfa1e1f40>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80201ff4:	0216ae80 	call	80216ae8 <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
80201ff8:	e0bffa17 	ldw	r2,-24(fp)
80201ffc:	10800058 	cmpnei	r2,r2,1
80202000:	1000081e 	bne	r2,zero,80202024 <bDdr2MemoryRandomWriteTest+0x2e0>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202004:	016008b4 	movhi	r5,32802
80202008:	29720504 	addi	r5,r5,-14316
8020200c:	012008b4 	movhi	r4,32802
80202010:	213e5e04 	addi	r4,r4,-1672
80202014:	0206c300 	call	80206c30 <sprintf>
		debug(fp, cDebugBuffer);
80202018:	012008b4 	movhi	r4,32802
8020201c:	213e5e04 	addi	r4,r4,-1672
80202020:	0206ac80 	call	80206ac8 <printf>
#endif
	}

	if (bSuccess) {
80202024:	e0bfef17 	ldw	r2,-68(fp)
80202028:	10002d26 	beq	r2,zero,802020e0 <bDdr2MemoryRandomWriteTest+0x39c>
		if (bTime == TRUE) {
8020202c:	e0bffb17 	ldw	r2,-20(fp)
80202030:	10800058 	cmpnei	r2,r2,1
80202034:	1000201e 	bne	r2,zero,802020b8 <bDdr2MemoryRandomWriteTest+0x374>
80202038:	d0e02b17 	ldw	r3,-32596(gp)
			TimeElapsed = alt_nticks() - TimeStart;
8020203c:	e0bff717 	ldw	r2,-36(fp)
80202040:	1885c83a 	sub	r2,r3,r2
80202044:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202048:	e13ff617 	ldw	r4,-40(fp)
8020204c:	02064c80 	call	802064c8 <__floatsisf>
80202050:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202054:	d0a02a17 	ldw	r2,-32600(gp)
80202058:	1009883a 	mov	r4,r2
8020205c:	02065ec0 	call	802065ec <__floatunsisf>
80202060:	1007883a 	mov	r3,r2
80202064:	180b883a 	mov	r5,r3
80202068:	8009883a 	mov	r4,r16
8020206c:	0205fc00 	call	80205fc0 <__divsf3>
80202070:	1007883a 	mov	r3,r2
80202074:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
80202078:	1009883a 	mov	r4,r2
8020207c:	02066dc0 	call	802066dc <__extendsfdf2>
80202080:	1009883a 	mov	r4,r2
80202084:	180b883a 	mov	r5,r3
80202088:	d9400015 	stw	r5,0(sp)
8020208c:	200f883a 	mov	r7,r4
80202090:	e1bff117 	ldw	r6,-60(fp)
80202094:	016008b4 	movhi	r5,32802
80202098:	29720804 	addi	r5,r5,-14304
8020209c:	012008b4 	movhi	r4,32802
802020a0:	213e5e04 	addi	r4,r4,-1672
802020a4:	0206c300 	call	80206c30 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802020a8:	012008b4 	movhi	r4,32802
802020ac:	213e5e04 	addi	r4,r4,-1672
802020b0:	0206ac80 	call	80206ac8 <printf>
802020b4:	00001706 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
802020b8:	e1bff117 	ldw	r6,-60(fp)
802020bc:	016008b4 	movhi	r5,32802
802020c0:	29721404 	addi	r5,r5,-14256
802020c4:	012008b4 	movhi	r4,32802
802020c8:	213e5e04 	addi	r4,r4,-1672
802020cc:	0206c300 	call	80206c30 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
802020d0:	012008b4 	movhi	r4,32802
802020d4:	213e5e04 	addi	r4,r4,-1672
802020d8:	0206ac80 	call	80206ac8 <printf>
802020dc:	00000d06 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
802020e0:	00e008b4 	movhi	r3,32802
802020e4:	18fe5e04 	addi	r3,r3,-1672
802020e8:	00a008b4 	movhi	r2,32802
802020ec:	10b1b104 	addi	r2,r2,-14652
802020f0:	1009883a 	mov	r4,r2
802020f4:	00800584 	movi	r2,22
802020f8:	100d883a 	mov	r6,r2
802020fc:	200b883a 	mov	r5,r4
80202100:	1809883a 	mov	r4,r3
80202104:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
80202108:	012008b4 	movhi	r4,32802
8020210c:	213e5e04 	addi	r4,r4,-1672
80202110:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202114:	00a008b4 	movhi	r2,32802
80202118:	10be5e04 	addi	r2,r2,-1672
8020211c:	00c00284 	movi	r3,10
80202120:	10c00005 	stb	r3,0(r2)
80202124:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202128:	012008b4 	movhi	r4,32802
8020212c:	213e5e04 	addi	r4,r4,-1672
80202130:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
80202134:	e0bfef17 	ldw	r2,-68(fp)
}
80202138:	e6fffc04 	addi	sp,fp,-16
8020213c:	dfc00517 	ldw	ra,20(sp)
80202140:	df000417 	ldw	fp,16(sp)
80202144:	dcc00317 	ldw	r19,12(sp)
80202148:	dc800217 	ldw	r18,8(sp)
8020214c:	dc400117 	ldw	r17,4(sp)
80202150:	dc000017 	ldw	r16,0(sp)
80202154:	dec00604 	addi	sp,sp,24
80202158:	f800283a 	ret

8020215c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
8020215c:	deffec04 	addi	sp,sp,-80
80202160:	dfc01315 	stw	ra,76(sp)
80202164:	df001215 	stw	fp,72(sp)
80202168:	dcc01115 	stw	r19,68(sp)
8020216c:	dc801015 	stw	r18,64(sp)
80202170:	dc400f15 	stw	r17,60(sp)
80202174:	dc000e15 	stw	r16,56(sp)
80202178:	df001204 	addi	fp,sp,72
8020217c:	2005883a 	mov	r2,r4
80202180:	e17ffa15 	stw	r5,-24(fp)
80202184:	e1bffb15 	stw	r6,-20(fp)
80202188:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
8020218c:	00e008b4 	movhi	r3,32802
80202190:	18fe5e04 	addi	r3,r3,-1672
80202194:	00a008b4 	movhi	r2,32802
80202198:	10b21e04 	addi	r2,r2,-14216
8020219c:	1009883a 	mov	r4,r2
802021a0:	00800b84 	movi	r2,46
802021a4:	100d883a 	mov	r6,r2
802021a8:	200b883a 	mov	r5,r4
802021ac:	1809883a 	mov	r4,r3
802021b0:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
802021b4:	012008b4 	movhi	r4,32802
802021b8:	213e5e04 	addi	r4,r4,-1672
802021bc:	0206ac80 	call	80206ac8 <printf>
#endif
	bool bSuccess = FALSE;
802021c0:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802021c4:	e0bff903 	ldbu	r2,-28(fp)
802021c8:	10000326 	beq	r2,zero,802021d8 <bDdr2MemoryRandomReadTest+0x7c>
802021cc:	10800060 	cmpeqi	r2,r2,1
802021d0:	10000a1e 	bne	r2,zero,802021fc <bDdr2MemoryRandomReadTest+0xa0>
802021d4:	00001206 	br	80202220 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021d8:	e0bff903 	ldbu	r2,-28(fp)
802021dc:	1009883a 	mov	r4,r2
802021e0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802021e4:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802021e8:	00a00034 	movhi	r2,32768
802021ec:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
802021f0:	00800044 	movi	r2,1
802021f4:	e0bfef15 	stw	r2,-68(fp)
		break;
802021f8:	00001906 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021fc:	e0bff903 	ldbu	r2,-28(fp)
80202200:	1009883a 	mov	r4,r2
80202204:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80202208:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8020220c:	00a00034 	movhi	r2,32768
80202210:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80202214:	00800044 	movi	r2,1
80202218:	e0bfef15 	stw	r2,-68(fp)
		break;
8020221c:	00001006 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	default:
		bSuccess = FALSE;
80202220:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80202224:	00e008b4 	movhi	r3,32802
80202228:	18fe5e04 	addi	r3,r3,-1672
8020222c:	00a008b4 	movhi	r2,32802
80202230:	10af9f04 	addi	r2,r2,-16772
80202234:	1009883a 	mov	r4,r2
80202238:	00800bc4 	movi	r2,47
8020223c:	100d883a 	mov	r6,r2
80202240:	200b883a 	mov	r5,r4
80202244:	1809883a 	mov	r4,r3
80202248:	02069500 	call	80206950 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020224c:	012008b4 	movhi	r4,32802
80202250:	213e5e04 	addi	r4,r4,-1672
80202254:	0206ac80 	call	80206ac8 <printf>
		;
#endif
		return bSuccess;
80202258:	e0bfef17 	ldw	r2,-68(fp)
8020225c:	0000c506 	br	80202574 <bDdr2MemoryRandomReadTest+0x418>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80202260:	e0bff117 	ldw	r2,-60(fp)
80202264:	1004d53a 	srli	r2,r2,20
80202268:	100d883a 	mov	r6,r2
8020226c:	016008b4 	movhi	r5,32802
80202270:	29719804 	addi	r5,r5,-14752
80202274:	012008b4 	movhi	r4,32802
80202278:	213e5e04 	addi	r4,r4,-1672
8020227c:	0206c300 	call	80206c30 <sprintf>
	debug(fp, cDebugBuffer);
80202280:	012008b4 	movhi	r4,32802
80202284:	213e5e04 	addi	r4,r4,-1672
80202288:	0206ac80 	call	80206ac8 <printf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
8020228c:	d0a01317 	ldw	r2,-32692(gp)
80202290:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80202294:	e0fff017 	ldw	r3,-64(fp)
80202298:	e0bff117 	ldw	r2,-60(fp)
8020229c:	1885883a 	add	r2,r3,r2
802022a0:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
802022a4:	e0fff117 	ldw	r3,-60(fp)
802022a8:	00b33374 	movhi	r2,52429
802022ac:	10b33344 	addi	r2,r2,-13107
802022b0:	1888383a 	mulxuu	r4,r3,r2
802022b4:	1885383a 	mul	r2,r3,r2
802022b8:	1025883a 	mov	r18,r2
802022bc:	2027883a 	mov	r19,r4
802022c0:	9806d13a 	srli	r3,r19,4
802022c4:	e0bff017 	ldw	r2,-64(fp)
802022c8:	1885883a 	add	r2,r3,r2
802022cc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
802022d0:	00800144 	movi	r2,5
802022d4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
802022d8:	00e008b4 	movhi	r3,32802
802022dc:	18fe5e04 	addi	r3,r3,-1672
802022e0:	00a008b4 	movhi	r2,32802
802022e4:	10b22a04 	addi	r2,r2,-14168
802022e8:	1009883a 	mov	r4,r2
802022ec:	00800604 	movi	r2,24
802022f0:	100d883a 	mov	r6,r2
802022f4:	200b883a 	mov	r5,r4
802022f8:	1809883a 	mov	r4,r3
802022fc:	02069500 	call	80206950 <memcpy>
	debug(fp, cDebugBuffer);
80202300:	012008b4 	movhi	r4,32802
80202304:	213e5e04 	addi	r4,r4,-1672
80202308:	0206ac80 	call	80206ac8 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8020230c:	e0bffa17 	ldw	r2,-24(fp)
80202310:	10800058 	cmpnei	r2,r2,1
80202314:	1000081e 	bne	r2,zero,80202338 <bDdr2MemoryRandomReadTest+0x1dc>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80202318:	016008b4 	movhi	r5,32802
8020231c:	29720004 	addi	r5,r5,-14336
80202320:	012008b4 	movhi	r4,32802
80202324:	213e5e04 	addi	r4,r4,-1672
80202328:	0206c300 	call	80206c30 <sprintf>
		debug(fp, cDebugBuffer);
8020232c:	012008b4 	movhi	r4,32802
80202330:	213e5e04 	addi	r4,r4,-1672
80202334:	0206ac80 	call	80206ac8 <printf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
80202338:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020233c:	d0a02b17 	ldw	r2,-32596(gp)

	TimeStart = alt_nticks();
80202340:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80202344:	e0bff017 	ldw	r2,-64(fp)
80202348:	e0bff215 	stw	r2,-56(fp)
8020234c:	00003606 	br	80202428 <bDdr2MemoryRandomReadTest+0x2cc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80202350:	e0bff804 	addi	r2,fp,-32
80202354:	1009883a 	mov	r4,r2
80202358:	02025980 	call	80202598 <uliXorshift32>
8020235c:	1007883a 	mov	r3,r2
80202360:	e0bff217 	ldw	r2,-56(fp)
80202364:	10800017 	ldw	r2,0(r2)
80202368:	18800e26 	beq	r3,r2,802023a4 <bDdr2MemoryRandomReadTest+0x248>
			bSuccess = FALSE;
8020236c:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
80202370:	e0bffa17 	ldw	r2,-24(fp)
80202374:	10800058 	cmpnei	r2,r2,1
80202378:	10000a1e 	bne	r2,zero,802023a4 <bDdr2MemoryRandomReadTest+0x248>
#if DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
8020237c:	e0bff217 	ldw	r2,-56(fp)
80202380:	100d883a 	mov	r6,r2
80202384:	016008b4 	movhi	r5,32802
80202388:	29723004 	addi	r5,r5,-14144
8020238c:	012008b4 	movhi	r4,32802
80202390:	213e5e04 	addi	r4,r4,-1672
80202394:	0206c300 	call	80206c30 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
80202398:	012008b4 	movhi	r4,32802
8020239c:	213e5e04 	addi	r4,r4,-1672
802023a0:	0206ac80 	call	80206ac8 <printf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
802023a4:	e0bffa17 	ldw	r2,-24(fp)
802023a8:	10800058 	cmpnei	r2,r2,1
802023ac:	10001b1e 	bne	r2,zero,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
802023b0:	e0bff217 	ldw	r2,-56(fp)
802023b4:	e0fff317 	ldw	r3,-52(fp)
802023b8:	1880182e 	bgeu	r3,r2,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
802023bc:	e0bff403 	ldbu	r2,-48(fp)
802023c0:	100d883a 	mov	r6,r2
802023c4:	016008b4 	movhi	r5,32802
802023c8:	29720204 	addi	r5,r5,-14328
802023cc:	012008b4 	movhi	r4,32802
802023d0:	213e5e04 	addi	r4,r4,-1672
802023d4:	0206c300 	call	80206c30 <sprintf>
			debug(fp, cDebugBuffer);
802023d8:	012008b4 	movhi	r4,32802
802023dc:	213e5e04 	addi	r4,r4,-1672
802023e0:	0206ac80 	call	80206ac8 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
802023e4:	e0fff117 	ldw	r3,-60(fp)
802023e8:	00b33374 	movhi	r2,52429
802023ec:	10b33344 	addi	r2,r2,-13107
802023f0:	1888383a 	mulxuu	r4,r3,r2
802023f4:	1885383a 	mul	r2,r3,r2
802023f8:	1021883a 	mov	r16,r2
802023fc:	2023883a 	mov	r17,r4
80202400:	8804d13a 	srli	r2,r17,4
80202404:	e0fff317 	ldw	r3,-52(fp)
80202408:	1885883a 	add	r2,r3,r2
8020240c:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80202410:	e0bff403 	ldbu	r2,-48(fp)
80202414:	10800144 	addi	r2,r2,5
80202418:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
8020241c:	e0bff217 	ldw	r2,-56(fp)
80202420:	10800104 	addi	r2,r2,4
80202424:	e0bff215 	stw	r2,-56(fp)
80202428:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8020242c:	e0bff517 	ldw	r2,-44(fp)
80202430:	18bfc736 	bltu	r3,r2,80202350 <__reset+0xfa1e2350>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
80202434:	e0bffa17 	ldw	r2,-24(fp)
80202438:	10800058 	cmpnei	r2,r2,1
8020243c:	1000081e 	bne	r2,zero,80202460 <bDdr2MemoryRandomReadTest+0x304>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202440:	016008b4 	movhi	r5,32802
80202444:	29720504 	addi	r5,r5,-14316
80202448:	012008b4 	movhi	r4,32802
8020244c:	213e5e04 	addi	r4,r4,-1672
80202450:	0206c300 	call	80206c30 <sprintf>
		debug(fp, cDebugBuffer);
80202454:	012008b4 	movhi	r4,32802
80202458:	213e5e04 	addi	r4,r4,-1672
8020245c:	0206ac80 	call	80206ac8 <printf>
#endif
	}

	if (bSuccess) {
80202460:	e0bfef17 	ldw	r2,-68(fp)
80202464:	10002d26 	beq	r2,zero,8020251c <bDdr2MemoryRandomReadTest+0x3c0>
		if (bTime == TRUE) {
80202468:	e0bffb17 	ldw	r2,-20(fp)
8020246c:	10800058 	cmpnei	r2,r2,1
80202470:	1000201e 	bne	r2,zero,802024f4 <bDdr2MemoryRandomReadTest+0x398>
80202474:	d0e02b17 	ldw	r3,-32596(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80202478:	e0bff717 	ldw	r2,-36(fp)
8020247c:	1885c83a 	sub	r2,r3,r2
80202480:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202484:	e13ff617 	ldw	r4,-40(fp)
80202488:	02064c80 	call	802064c8 <__floatsisf>
8020248c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202490:	d0a02a17 	ldw	r2,-32600(gp)
80202494:	1009883a 	mov	r4,r2
80202498:	02065ec0 	call	802065ec <__floatunsisf>
8020249c:	1007883a 	mov	r3,r2
802024a0:	180b883a 	mov	r5,r3
802024a4:	8009883a 	mov	r4,r16
802024a8:	0205fc00 	call	80205fc0 <__divsf3>
802024ac:	1007883a 	mov	r3,r2
802024b0:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
802024b4:	1009883a 	mov	r4,r2
802024b8:	02066dc0 	call	802066dc <__extendsfdf2>
802024bc:	1009883a 	mov	r4,r2
802024c0:	180b883a 	mov	r5,r3
802024c4:	d9400015 	stw	r5,0(sp)
802024c8:	200f883a 	mov	r7,r4
802024cc:	e1bff117 	ldw	r6,-60(fp)
802024d0:	016008b4 	movhi	r5,32802
802024d4:	29723804 	addi	r5,r5,-14112
802024d8:	012008b4 	movhi	r4,32802
802024dc:	213e5e04 	addi	r4,r4,-1672
802024e0:	0206c300 	call	80206c30 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802024e4:	012008b4 	movhi	r4,32802
802024e8:	213e5e04 	addi	r4,r4,-1672
802024ec:	0206ac80 	call	80206ac8 <printf>
802024f0:	00001706 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
802024f4:	e1bff117 	ldw	r6,-60(fp)
802024f8:	016008b4 	movhi	r5,32802
802024fc:	29724404 	addi	r5,r5,-14064
80202500:	012008b4 	movhi	r4,32802
80202504:	213e5e04 	addi	r4,r4,-1672
80202508:	0206c300 	call	80206c30 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
8020250c:	012008b4 	movhi	r4,32802
80202510:	213e5e04 	addi	r4,r4,-1672
80202514:	0206ac80 	call	80206ac8 <printf>
80202518:	00000d06 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
8020251c:	00e008b4 	movhi	r3,32802
80202520:	18fe5e04 	addi	r3,r3,-1672
80202524:	00a008b4 	movhi	r2,32802
80202528:	10b1e804 	addi	r2,r2,-14432
8020252c:	1009883a 	mov	r4,r2
80202530:	00800544 	movi	r2,21
80202534:	100d883a 	mov	r6,r2
80202538:	200b883a 	mov	r5,r4
8020253c:	1809883a 	mov	r4,r3
80202540:	02069500 	call	80206950 <memcpy>
		debug(fp, cDebugBuffer);
80202544:	012008b4 	movhi	r4,32802
80202548:	213e5e04 	addi	r4,r4,-1672
8020254c:	0206ac80 	call	80206ac8 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202550:	00a008b4 	movhi	r2,32802
80202554:	10be5e04 	addi	r2,r2,-1672
80202558:	00c00284 	movi	r3,10
8020255c:	10c00005 	stb	r3,0(r2)
80202560:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202564:	012008b4 	movhi	r4,32802
80202568:	213e5e04 	addi	r4,r4,-1672
8020256c:	0206ac80 	call	80206ac8 <printf>
#endif

	return bSuccess;
80202570:	e0bfef17 	ldw	r2,-68(fp)
}
80202574:	e6fffc04 	addi	sp,fp,-16
80202578:	dfc00517 	ldw	ra,20(sp)
8020257c:	df000417 	ldw	fp,16(sp)
80202580:	dcc00317 	ldw	r19,12(sp)
80202584:	dc800217 	ldw	r18,8(sp)
80202588:	dc400117 	ldw	r17,4(sp)
8020258c:	dc000017 	ldw	r16,0(sp)
80202590:	dec00604 	addi	sp,sp,24
80202594:	f800283a 	ret

80202598 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval N√∫mero aleat√≥rio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80202598:	defffd04 	addi	sp,sp,-12
8020259c:	df000215 	stw	fp,8(sp)
802025a0:	df000204 	addi	fp,sp,8
802025a4:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
802025a8:	e0bfff17 	ldw	r2,-4(fp)
802025ac:	10800017 	ldw	r2,0(r2)
802025b0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
802025b4:	e0bffe17 	ldw	r2,-8(fp)
802025b8:	1004937a 	slli	r2,r2,13
802025bc:	e0fffe17 	ldw	r3,-8(fp)
802025c0:	1884f03a 	xor	r2,r3,r2
802025c4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
802025c8:	e0bffe17 	ldw	r2,-8(fp)
802025cc:	1004d47a 	srli	r2,r2,17
802025d0:	e0fffe17 	ldw	r3,-8(fp)
802025d4:	1884f03a 	xor	r2,r3,r2
802025d8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
802025dc:	e0bffe17 	ldw	r2,-8(fp)
802025e0:	1004917a 	slli	r2,r2,5
802025e4:	e0fffe17 	ldw	r3,-8(fp)
802025e8:	1884f03a 	xor	r2,r3,r2
802025ec:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
802025f0:	e0bfff17 	ldw	r2,-4(fp)
802025f4:	e0fffe17 	ldw	r3,-8(fp)
802025f8:	10c00015 	stw	r3,0(r2)

	return uliX;
802025fc:	e0bffe17 	ldw	r2,-8(fp)
}
80202600:	e037883a 	mov	sp,fp
80202604:	df000017 	ldw	fp,0(sp)
80202608:	dec00104 	addi	sp,sp,4
8020260c:	f800283a 	ret

80202610 <bSdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
80202610:	defffb04 	addi	sp,sp,-20
80202614:	dfc00415 	stw	ra,16(sp)
80202618:	df000315 	stw	fp,12(sp)
8020261c:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
80202620:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80202624:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80202628:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
8020262c:	012008b4 	movhi	r4,32802
80202630:	21324e04 	addi	r4,r4,-14024
80202634:	021a7c80 	call	8021a7c8 <alt_msgdma_open>
80202638:	d0a01415 	stw	r2,-32688(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
8020263c:	d0a01417 	ldw	r2,-32688(gp)
80202640:	10001a26 	beq	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202644:	d0a01417 	ldw	r2,-32688(gp)
80202648:	10800317 	ldw	r2,12(r2)
8020264c:	10800104 	addi	r2,r2,4
80202650:	00c00084 	movi	r3,2
80202654:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202658:	00000b06 	br	80202688 <bSdmaInitM1Dma+0x78>
			usleep(1);
8020265c:	01000044 	movi	r4,1
80202660:	02174440 	call	80217444 <usleep>
			usiCounter++;
80202664:	e0bfff0b 	ldhu	r2,-4(fp)
80202668:	10800044 	addi	r2,r2,1
8020266c:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80202670:	e0bfff0b 	ldhu	r2,-4(fp)
80202674:	1084e230 	cmpltui	r2,r2,5000
80202678:	1000031e 	bne	r2,zero,80202688 <bSdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
8020267c:	00800044 	movi	r2,1
80202680:	e0bffe15 	stw	r2,-8(fp)
				break;
80202684:	00000506 	br	8020269c <bSdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202688:	d0a01417 	ldw	r2,-32688(gp)
8020268c:	10800317 	ldw	r2,12(r2)
80202690:	10800037 	ldwio	r2,0(r2)
80202694:	1080100c 	andi	r2,r2,64
80202698:	103ff01e 	bne	r2,zero,8020265c <__reset+0xfa1e265c>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
8020269c:	e0bffe17 	ldw	r2,-8(fp)
802026a0:	1000021e 	bne	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802026a4:	00800044 	movi	r2,1
802026a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802026ac:	e0bffd17 	ldw	r2,-12(fp)
}
802026b0:	e037883a 	mov	sp,fp
802026b4:	dfc00117 	ldw	ra,4(sp)
802026b8:	df000017 	ldw	fp,0(sp)
802026bc:	dec00204 	addi	sp,sp,8
802026c0:	f800283a 	ret

802026c4 <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
802026c4:	defffb04 	addi	sp,sp,-20
802026c8:	dfc00415 	stw	ra,16(sp)
802026cc:	df000315 	stw	fp,12(sp)
802026d0:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802026d4:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802026d8:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802026dc:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
802026e0:	012008b4 	movhi	r4,32802
802026e4:	21325304 	addi	r4,r4,-14004
802026e8:	021a7c80 	call	8021a7c8 <alt_msgdma_open>
802026ec:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802026f0:	d0a01517 	ldw	r2,-32684(gp)
802026f4:	1000021e 	bne	r2,zero,80202700 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
802026f8:	e03ffd15 	stw	zero,-12(fp)
802026fc:	00001a06 	br	80202768 <bSdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202700:	d0a01517 	ldw	r2,-32684(gp)
80202704:	10800317 	ldw	r2,12(r2)
80202708:	10800104 	addi	r2,r2,4
8020270c:	00c00084 	movi	r3,2
80202710:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202714:	00000b06 	br	80202744 <bSdmaInitM2Dma+0x80>
			usleep(1);
80202718:	01000044 	movi	r4,1
8020271c:	02174440 	call	80217444 <usleep>
			usiCounter++;
80202720:	e0bfff0b 	ldhu	r2,-4(fp)
80202724:	10800044 	addi	r2,r2,1
80202728:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020272c:	e0bfff0b 	ldhu	r2,-4(fp)
80202730:	1084e230 	cmpltui	r2,r2,5000
80202734:	1000031e 	bne	r2,zero,80202744 <bSdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80202738:	00800044 	movi	r2,1
8020273c:	e0bffe15 	stw	r2,-8(fp)
				break;
80202740:	00000506 	br	80202758 <bSdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202744:	d0a01517 	ldw	r2,-32684(gp)
80202748:	10800317 	ldw	r2,12(r2)
8020274c:	10800037 	ldwio	r2,0(r2)
80202750:	1080100c 	andi	r2,r2,64
80202754:	103ff01e 	bne	r2,zero,80202718 <__reset+0xfa1e2718>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80202758:	e0bffe17 	ldw	r2,-8(fp)
8020275c:	1000021e 	bne	r2,zero,80202768 <bSdmaInitM2Dma+0xa4>
			bStatus = TRUE;
80202760:	00800044 	movi	r2,1
80202764:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80202768:	e0bffd17 	ldw	r2,-12(fp)
}
8020276c:	e037883a 	mov	sp,fp
80202770:	dfc00117 	ldw	ra,4(sp)
80202774:	df000017 	ldw	fp,0(sp)
80202778:	dec00204 	addi	sp,sp,8
8020277c:	f800283a 	ret

80202780 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202780:	deffe604 	addi	sp,sp,-104
80202784:	dfc01915 	stw	ra,100(sp)
80202788:	df001815 	stw	fp,96(sp)
8020278c:	dc001715 	stw	r16,92(sp)
80202790:	df001804 	addi	fp,sp,96
80202794:	e13ffb15 	stw	r4,-20(fp)
80202798:	2809883a 	mov	r4,r5
8020279c:	3007883a 	mov	r3,r6
802027a0:	3805883a 	mov	r2,r7
802027a4:	e13ffc0d 	sth	r4,-16(fp)
802027a8:	e0fffd05 	stb	r3,-12(fp)
802027ac:	e0bffe05 	stb	r2,-8(fp)
802027b0:	defff004 	addi	sp,sp,-64
802027b4:	d8800904 	addi	r2,sp,36
802027b8:	108007c4 	addi	r2,r2,31
802027bc:	1004d17a 	srli	r2,r2,5
802027c0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802027c4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
802027c8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
802027cc:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
802027d0:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
802027d4:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
802027d8:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802027dc:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802027e0:	00800044 	movi	r2,1
802027e4:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
802027e8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
802027ec:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
802027f0:	e0bffe03 	ldbu	r2,-8(fp)
802027f4:	10c00228 	cmpgeui	r3,r2,8
802027f8:	1800a41e 	bne	r3,zero,80202a8c <bSdmaDmaM1Transfer+0x30c>
802027fc:	100690ba 	slli	r3,r2,2
80202800:	00a00834 	movhi	r2,32800
80202804:	108a0504 	addi	r2,r2,10260
80202808:	1885883a 	add	r2,r3,r2
8020280c:	10800017 	ldw	r2,0(r2)
80202810:	1000683a 	jmp	r2
80202814:	80202834 	orhi	zero,r16,32928
80202818:	80202878 	rdprs	zero,r16,-32607
8020281c:	802028c4 	addi	zero,r16,-32605
80202820:	80202910 	cmplti	zero,r16,-32604
80202824:	8020295c 	xori	zero,r16,32933
80202828:	802029a8 	cmpgeui	zero,r16,32934
8020282c:	802029f4 	orhi	zero,r16,32935
80202830:	80202a40 	call	880202a4 <__reset+0x20002a4>
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202834:	e0bffd03 	ldbu	r2,-12(fp)
80202838:	10000726 	beq	r2,zero,80202858 <bSdmaDmaM1Transfer+0xd8>
8020283c:	10800060 	cmpeqi	r2,r2,1
80202840:	10000926 	beq	r2,zero,80202868 <bSdmaDmaM1Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202844:	00a00014 	movui	r2,32768
80202848:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
8020284c:	00800044 	movi	r2,1
80202850:	e0bff315 	stw	r2,-52(fp)
			break;
80202854:	00000706 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202858:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
8020285c:	00800044 	movi	r2,1
80202860:	e0bff315 	stw	r2,-52(fp)
			break;
80202864:	00000306 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202868:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020286c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202870:	0001883a 	nop
		}
		break;
80202874:	00008706 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202878:	e0bffd03 	ldbu	r2,-12(fp)
8020287c:	10000826 	beq	r2,zero,802028a0 <bSdmaDmaM1Transfer+0x120>
80202880:	10800060 	cmpeqi	r2,r2,1
80202884:	10000b26 	beq	r2,zero,802028b4 <bSdmaDmaM1Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202888:	008000b4 	movhi	r2,2
8020288c:	10a00004 	addi	r2,r2,-32768
80202890:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202894:	00800044 	movi	r2,1
80202898:	e0bff315 	stw	r2,-52(fp)
			break;
8020289c:	00000806 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
802028a0:	00800074 	movhi	r2,1
802028a4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
802028a8:	00800044 	movi	r2,1
802028ac:	e0bff315 	stw	r2,-52(fp)
			break;
802028b0:	00000306 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		default:
			bChannelFlag = FALSE;
802028b4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802028b8:	e03ffa15 	stw	zero,-24(fp)
			break;
802028bc:	0001883a 	nop
		}
		break;
802028c0:	00007406 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
802028c4:	e0bffd03 	ldbu	r2,-12(fp)
802028c8:	10000826 	beq	r2,zero,802028ec <bSdmaDmaM1Transfer+0x16c>
802028cc:	10800060 	cmpeqi	r2,r2,1
802028d0:	10000b26 	beq	r2,zero,80202900 <bSdmaDmaM1Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
802028d4:	008000f4 	movhi	r2,3
802028d8:	10a00004 	addi	r2,r2,-32768
802028dc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
802028e0:	00800044 	movi	r2,1
802028e4:	e0bff315 	stw	r2,-52(fp)
			break;
802028e8:	00000806 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
802028ec:	008000b4 	movhi	r2,2
802028f0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
802028f4:	00800044 	movi	r2,1
802028f8:	e0bff315 	stw	r2,-52(fp)
			break;
802028fc:	00000306 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202900:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202904:	e03ffa15 	stw	zero,-24(fp)
			break;
80202908:	0001883a 	nop
		}
		break;
8020290c:	00006106 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202910:	e0bffd03 	ldbu	r2,-12(fp)
80202914:	10000826 	beq	r2,zero,80202938 <bSdmaDmaM1Transfer+0x1b8>
80202918:	10800060 	cmpeqi	r2,r2,1
8020291c:	10000b26 	beq	r2,zero,8020294c <bSdmaDmaM1Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202920:	00800134 	movhi	r2,4
80202924:	10a00004 	addi	r2,r2,-32768
80202928:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
8020292c:	00800044 	movi	r2,1
80202930:	e0bff315 	stw	r2,-52(fp)
			break;
80202934:	00000806 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202938:	008000f4 	movhi	r2,3
8020293c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202940:	00800044 	movi	r2,1
80202944:	e0bff315 	stw	r2,-52(fp)
			break;
80202948:	00000306 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
8020294c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202950:	e03ffa15 	stw	zero,-24(fp)
			break;
80202954:	0001883a 	nop
		}
		break;
80202958:	00004e06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
8020295c:	e0bffd03 	ldbu	r2,-12(fp)
80202960:	10000826 	beq	r2,zero,80202984 <bSdmaDmaM1Transfer+0x204>
80202964:	10800060 	cmpeqi	r2,r2,1
80202968:	10000b26 	beq	r2,zero,80202998 <bSdmaDmaM1Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
8020296c:	00800174 	movhi	r2,5
80202970:	10a00004 	addi	r2,r2,-32768
80202974:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202978:	00800044 	movi	r2,1
8020297c:	e0bff315 	stw	r2,-52(fp)
			break;
80202980:	00000806 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202984:	00800134 	movhi	r2,4
80202988:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
8020298c:	00800044 	movi	r2,1
80202990:	e0bff315 	stw	r2,-52(fp)
			break;
80202994:	00000306 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202998:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020299c:	e03ffa15 	stw	zero,-24(fp)
			break;
802029a0:	0001883a 	nop
		}
		break;
802029a4:	00003b06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
802029a8:	e0bffd03 	ldbu	r2,-12(fp)
802029ac:	10000826 	beq	r2,zero,802029d0 <bSdmaDmaM1Transfer+0x250>
802029b0:	10800060 	cmpeqi	r2,r2,1
802029b4:	10000b26 	beq	r2,zero,802029e4 <bSdmaDmaM1Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
802029b8:	008001b4 	movhi	r2,6
802029bc:	10a00004 	addi	r2,r2,-32768
802029c0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
802029c4:	00800044 	movi	r2,1
802029c8:	e0bff315 	stw	r2,-52(fp)
			break;
802029cc:	00000806 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
802029d0:	00800174 	movhi	r2,5
802029d4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
802029d8:	00800044 	movi	r2,1
802029dc:	e0bff315 	stw	r2,-52(fp)
			break;
802029e0:	00000306 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		default:
			bChannelFlag = FALSE;
802029e4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802029e8:	e03ffa15 	stw	zero,-24(fp)
			break;
802029ec:	0001883a 	nop
		}
		break;
802029f0:	00002806 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
802029f4:	e0bffd03 	ldbu	r2,-12(fp)
802029f8:	10000826 	beq	r2,zero,80202a1c <bSdmaDmaM1Transfer+0x29c>
802029fc:	10800060 	cmpeqi	r2,r2,1
80202a00:	10000b26 	beq	r2,zero,80202a30 <bSdmaDmaM1Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202a04:	008001f4 	movhi	r2,7
80202a08:	10a00004 	addi	r2,r2,-32768
80202a0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202a10:	00800044 	movi	r2,1
80202a14:	e0bff315 	stw	r2,-52(fp)
			break;
80202a18:	00000806 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202a1c:	008001b4 	movhi	r2,6
80202a20:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202a24:	00800044 	movi	r2,1
80202a28:	e0bff315 	stw	r2,-52(fp)
			break;
80202a2c:	00000306 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202a30:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a34:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a38:	0001883a 	nop
		}
		break;
80202a3c:	00001506 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202a40:	e0bffd03 	ldbu	r2,-12(fp)
80202a44:	10000826 	beq	r2,zero,80202a68 <bSdmaDmaM1Transfer+0x2e8>
80202a48:	10800060 	cmpeqi	r2,r2,1
80202a4c:	10000b26 	beq	r2,zero,80202a7c <bSdmaDmaM1Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202a50:	00800234 	movhi	r2,8
80202a54:	10a00004 	addi	r2,r2,-32768
80202a58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202a5c:	00800044 	movi	r2,1
80202a60:	e0bff315 	stw	r2,-52(fp)
			break;
80202a64:	00000806 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202a68:	008001f4 	movhi	r2,7
80202a6c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202a70:	00800044 	movi	r2,1
80202a74:	e0bff315 	stw	r2,-52(fp)
			break;
80202a78:	00000306 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202a7c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a80:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a84:	0001883a 	nop
		}
		break;
80202a88:	00000206 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202a8c:	e03ff415 	stw	zero,-48(fp)
		break;
80202a90:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202a94:	00800044 	movi	r2,1
80202a98:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
80202a9c:	e0bffb17 	ldw	r2,-20(fp)
80202aa0:	e0bff715 	stw	r2,-36(fp)
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80202aa4:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202aa8:	e0bffc0b 	ldhu	r2,-16(fp)
80202aac:	10802224 	muli	r2,r2,136
80202ab0:	1080060c 	andi	r2,r2,24
80202ab4:	10000826 	beq	r2,zero,80202ad8 <bSdmaDmaM1Transfer+0x358>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202ab8:	e0bffc0b 	ldhu	r2,-16(fp)
80202abc:	10802224 	muli	r2,r2,136
80202ac0:	1004d17a 	srli	r2,r2,5
80202ac4:	10bfffcc 	andi	r2,r2,65535
80202ac8:	10800044 	addi	r2,r2,1
80202acc:	1004917a 	slli	r2,r2,5
80202ad0:	e0bff60d 	sth	r2,-40(fp)
80202ad4:	00000306 	br	80202ae4 <bSdmaDmaM1Transfer+0x364>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202ad8:	e0bffc0b 	ldhu	r2,-16(fp)
80202adc:	10802224 	muli	r2,r2,136
80202ae0:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202ae4:	e0bff717 	ldw	r2,-36(fp)
80202ae8:	108007cc 	andi	r2,r2,31
80202aec:	10000226 	beq	r2,zero,80202af8 <bSdmaDmaM1Transfer+0x378>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202af0:	e03ff515 	stw	zero,-44(fp)
80202af4:	00000206 	br	80202b00 <bSdmaDmaM1Transfer+0x380>
	} else {
		bAddressFlag = TRUE;
80202af8:	00800044 	movi	r2,1
80202afc:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202b00:	e0bff417 	ldw	r2,-48(fp)
80202b04:	10003126 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b08:	e0bffa17 	ldw	r2,-24(fp)
80202b0c:	10002f26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b10:	e0bff517 	ldw	r2,-44(fp)
80202b14:	10002d26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b18:	e0bffc0b 	ldhu	r2,-16(fp)
80202b1c:	10800468 	cmpgeui	r2,r2,17
80202b20:	10002a1e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>

		if (pxDmaM1Dev != NULL) {
80202b24:	d0a01417 	ldw	r2,-32688(gp)
80202b28:	10002826 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b2c:	00000206 	br	80202b38 <bSdmaDmaM1Transfer+0x3b8>
				alt_busy_sleep(1); /* delay 1us */
80202b30:	01000044 	movi	r4,1
80202b34:	02168b40 	call	802168b4 <alt_busy_sleep>

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b38:	d0a01417 	ldw	r2,-32688(gp)
80202b3c:	10800317 	ldw	r2,12(r2)
80202b40:	10800037 	ldwio	r2,0(r2)
80202b44:	1080010c 	andi	r2,r2,4
80202b48:	103ff91e 	bne	r2,zero,80202b30 <__reset+0xfa1e2b30>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
80202b4c:	d2201417 	ldw	r8,-32688(gp)
80202b50:	e1bff717 	ldw	r6,-36(fp)
80202b54:	e1fff217 	ldw	r7,-56(fp)
80202b58:	e0bff60b 	ldhu	r2,-40(fp)
80202b5c:	e0fff817 	ldw	r3,-32(fp)
80202b60:	e13ff317 	ldw	r4,-52(fp)
80202b64:	01400044 	movi	r5,1
80202b68:	d9400815 	stw	r5,32(sp)
80202b6c:	01400044 	movi	r5,1
80202b70:	d9400715 	stw	r5,28(sp)
80202b74:	01400044 	movi	r5,1
80202b78:	d9400615 	stw	r5,24(sp)
80202b7c:	01400044 	movi	r5,1
80202b80:	d9400515 	stw	r5,20(sp)
80202b84:	01400044 	movi	r5,1
80202b88:	d9400415 	stw	r5,16(sp)
80202b8c:	d9000315 	stw	r4,12(sp)
80202b90:	d8c00215 	stw	r3,8(sp)
80202b94:	e0fff917 	ldw	r3,-28(fp)
80202b98:	d8c00115 	stw	r3,4(sp)
80202b9c:	d8800015 	stw	r2,0(sp)
80202ba0:	800b883a 	mov	r5,r16
80202ba4:	4009883a 	mov	r4,r8
80202ba8:	0204e180 	call	80204e18 <iMsgdmaConstructExtendedMmToMmDescriptor>
80202bac:	1000071e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80202bb0:	d0a01417 	ldw	r2,-32688(gp)
80202bb4:	800b883a 	mov	r5,r16
80202bb8:	1009883a 	mov	r4,r2
80202bbc:	0204ed00 	call	80204ed0 <iMsgdmaExtendedDescriptorAsyncTransfer>
80202bc0:	1000021e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					bStatus = TRUE;
80202bc4:	00800044 	movi	r2,1
80202bc8:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
80202bcc:	e0bff117 	ldw	r2,-60(fp)
}
80202bd0:	e6ffff04 	addi	sp,fp,-4
80202bd4:	dfc00217 	ldw	ra,8(sp)
80202bd8:	df000117 	ldw	fp,4(sp)
80202bdc:	dc000017 	ldw	r16,0(sp)
80202be0:	dec00304 	addi	sp,sp,12
80202be4:	f800283a 	ret

80202be8 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202be8:	deffe604 	addi	sp,sp,-104
80202bec:	dfc01915 	stw	ra,100(sp)
80202bf0:	df001815 	stw	fp,96(sp)
80202bf4:	dc001715 	stw	r16,92(sp)
80202bf8:	df001804 	addi	fp,sp,96
80202bfc:	e13ffb15 	stw	r4,-20(fp)
80202c00:	2809883a 	mov	r4,r5
80202c04:	3007883a 	mov	r3,r6
80202c08:	3805883a 	mov	r2,r7
80202c0c:	e13ffc0d 	sth	r4,-16(fp)
80202c10:	e0fffd05 	stb	r3,-12(fp)
80202c14:	e0bffe05 	stb	r2,-8(fp)
80202c18:	defff004 	addi	sp,sp,-64
80202c1c:	d8800904 	addi	r2,sp,36
80202c20:	108007c4 	addi	r2,r2,31
80202c24:	1004d17a 	srli	r2,r2,5
80202c28:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80202c2c:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
80202c30:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
80202c34:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
80202c38:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
80202c3c:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
80202c40:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
80202c44:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
80202c48:	00800044 	movi	r2,1
80202c4c:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
80202c50:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
80202c54:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
80202c58:	e0bffe03 	ldbu	r2,-8(fp)
80202c5c:	10c00228 	cmpgeui	r3,r2,8
80202c60:	1800a41e 	bne	r3,zero,80202ef4 <bSdmaDmaM2Transfer+0x30c>
80202c64:	100690ba 	slli	r3,r2,2
80202c68:	00a00834 	movhi	r2,32800
80202c6c:	108b1f04 	addi	r2,r2,11388
80202c70:	1885883a 	add	r2,r3,r2
80202c74:	10800017 	ldw	r2,0(r2)
80202c78:	1000683a 	jmp	r2
80202c7c:	80202c9c 	xori	zero,r16,32946
80202c80:	80202ce0 	cmpeqi	zero,r16,-32589
80202c84:	80202d2c 	andhi	zero,r16,32948
80202c88:	80202d78 	rdprs	zero,r16,-32587
80202c8c:	80202dc4 	addi	zero,r16,-32585
80202c90:	80202e10 	cmplti	zero,r16,-32584
80202c94:	80202e5c 	xori	zero,r16,32953
80202c98:	80202ea8 	cmpgeui	zero,r16,32954
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202c9c:	e0bffd03 	ldbu	r2,-12(fp)
80202ca0:	10000726 	beq	r2,zero,80202cc0 <bSdmaDmaM2Transfer+0xd8>
80202ca4:	10800060 	cmpeqi	r2,r2,1
80202ca8:	10000926 	beq	r2,zero,80202cd0 <bSdmaDmaM2Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202cac:	00a00014 	movui	r2,32768
80202cb0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
80202cb4:	00800044 	movi	r2,1
80202cb8:	e0bff315 	stw	r2,-52(fp)
			break;
80202cbc:	00000706 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202cc0:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202cc4:	00800044 	movi	r2,1
80202cc8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ccc:	00000306 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202cd0:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202cd4:	e03ffa15 	stw	zero,-24(fp)
			break;
80202cd8:	0001883a 	nop
		}
		break;
80202cdc:	00008706 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202ce0:	e0bffd03 	ldbu	r2,-12(fp)
80202ce4:	10000826 	beq	r2,zero,80202d08 <bSdmaDmaM2Transfer+0x120>
80202ce8:	10800060 	cmpeqi	r2,r2,1
80202cec:	10000b26 	beq	r2,zero,80202d1c <bSdmaDmaM2Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202cf0:	008000b4 	movhi	r2,2
80202cf4:	10a00004 	addi	r2,r2,-32768
80202cf8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202cfc:	00800044 	movi	r2,1
80202d00:	e0bff315 	stw	r2,-52(fp)
			break;
80202d04:	00000806 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
80202d08:	00800074 	movhi	r2,1
80202d0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
80202d10:	00800044 	movi	r2,1
80202d14:	e0bff315 	stw	r2,-52(fp)
			break;
80202d18:	00000306 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		default:
			bChannelFlag = FALSE;
80202d1c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d20:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d24:	0001883a 	nop
		}
		break;
80202d28:	00007406 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
80202d2c:	e0bffd03 	ldbu	r2,-12(fp)
80202d30:	10000826 	beq	r2,zero,80202d54 <bSdmaDmaM2Transfer+0x16c>
80202d34:	10800060 	cmpeqi	r2,r2,1
80202d38:	10000b26 	beq	r2,zero,80202d68 <bSdmaDmaM2Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
80202d3c:	008000f4 	movhi	r2,3
80202d40:	10a00004 	addi	r2,r2,-32768
80202d44:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202d48:	00800044 	movi	r2,1
80202d4c:	e0bff315 	stw	r2,-52(fp)
			break;
80202d50:	00000806 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202d54:	008000b4 	movhi	r2,2
80202d58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
80202d5c:	00800044 	movi	r2,1
80202d60:	e0bff315 	stw	r2,-52(fp)
			break;
80202d64:	00000306 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202d68:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d6c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d70:	0001883a 	nop
		}
		break;
80202d74:	00006106 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202d78:	e0bffd03 	ldbu	r2,-12(fp)
80202d7c:	10000826 	beq	r2,zero,80202da0 <bSdmaDmaM2Transfer+0x1b8>
80202d80:	10800060 	cmpeqi	r2,r2,1
80202d84:	10000b26 	beq	r2,zero,80202db4 <bSdmaDmaM2Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202d88:	00800134 	movhi	r2,4
80202d8c:	10a00004 	addi	r2,r2,-32768
80202d90:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
80202d94:	00800044 	movi	r2,1
80202d98:	e0bff315 	stw	r2,-52(fp)
			break;
80202d9c:	00000806 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202da0:	008000f4 	movhi	r2,3
80202da4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202da8:	00800044 	movi	r2,1
80202dac:	e0bff315 	stw	r2,-52(fp)
			break;
80202db0:	00000306 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
80202db4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202db8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202dbc:	0001883a 	nop
		}
		break;
80202dc0:	00004e06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
80202dc4:	e0bffd03 	ldbu	r2,-12(fp)
80202dc8:	10000826 	beq	r2,zero,80202dec <bSdmaDmaM2Transfer+0x204>
80202dcc:	10800060 	cmpeqi	r2,r2,1
80202dd0:	10000b26 	beq	r2,zero,80202e00 <bSdmaDmaM2Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
80202dd4:	00800174 	movhi	r2,5
80202dd8:	10a00004 	addi	r2,r2,-32768
80202ddc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202de0:	00800044 	movi	r2,1
80202de4:	e0bff315 	stw	r2,-52(fp)
			break;
80202de8:	00000806 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202dec:	00800134 	movhi	r2,4
80202df0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
80202df4:	00800044 	movi	r2,1
80202df8:	e0bff315 	stw	r2,-52(fp)
			break;
80202dfc:	00000306 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202e00:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e04:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e08:	0001883a 	nop
		}
		break;
80202e0c:	00003b06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
80202e10:	e0bffd03 	ldbu	r2,-12(fp)
80202e14:	10000826 	beq	r2,zero,80202e38 <bSdmaDmaM2Transfer+0x250>
80202e18:	10800060 	cmpeqi	r2,r2,1
80202e1c:	10000b26 	beq	r2,zero,80202e4c <bSdmaDmaM2Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202e20:	008001b4 	movhi	r2,6
80202e24:	10a00004 	addi	r2,r2,-32768
80202e28:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202e2c:	00800044 	movi	r2,1
80202e30:	e0bff315 	stw	r2,-52(fp)
			break;
80202e34:	00000806 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202e38:	00800174 	movhi	r2,5
80202e3c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202e40:	00800044 	movi	r2,1
80202e44:	e0bff315 	stw	r2,-52(fp)
			break;
80202e48:	00000306 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		default:
			bChannelFlag = FALSE;
80202e4c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e50:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e54:	0001883a 	nop
		}
		break;
80202e58:	00002806 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202e5c:	e0bffd03 	ldbu	r2,-12(fp)
80202e60:	10000826 	beq	r2,zero,80202e84 <bSdmaDmaM2Transfer+0x29c>
80202e64:	10800060 	cmpeqi	r2,r2,1
80202e68:	10000b26 	beq	r2,zero,80202e98 <bSdmaDmaM2Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202e6c:	008001f4 	movhi	r2,7
80202e70:	10a00004 	addi	r2,r2,-32768
80202e74:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202e78:	00800044 	movi	r2,1
80202e7c:	e0bff315 	stw	r2,-52(fp)
			break;
80202e80:	00000806 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202e84:	008001b4 	movhi	r2,6
80202e88:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202e8c:	00800044 	movi	r2,1
80202e90:	e0bff315 	stw	r2,-52(fp)
			break;
80202e94:	00000306 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202e98:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e9c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202ea0:	0001883a 	nop
		}
		break;
80202ea4:	00001506 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202ea8:	e0bffd03 	ldbu	r2,-12(fp)
80202eac:	10000826 	beq	r2,zero,80202ed0 <bSdmaDmaM2Transfer+0x2e8>
80202eb0:	10800060 	cmpeqi	r2,r2,1
80202eb4:	10000b26 	beq	r2,zero,80202ee4 <bSdmaDmaM2Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202eb8:	00800234 	movhi	r2,8
80202ebc:	10a00004 	addi	r2,r2,-32768
80202ec0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202ec4:	00800044 	movi	r2,1
80202ec8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ecc:	00000806 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202ed0:	008001f4 	movhi	r2,7
80202ed4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202ed8:	00800044 	movi	r2,1
80202edc:	e0bff315 	stw	r2,-52(fp)
			break;
80202ee0:	00000306 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202ee4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202ee8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202eec:	0001883a 	nop
		}
		break;
80202ef0:	00000206 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202ef4:	e03ff415 	stw	zero,-48(fp)
		break;
80202ef8:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202efc:	00800044 	movi	r2,1
80202f00:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
80202f04:	e0fffb17 	ldw	r3,-20(fp)
		bChannelFlag = FALSE;
		break;
	}

	bBufferEmptyFlag = TRUE;
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
80202f08:	00a00034 	movhi	r2,32768
80202f0c:	1885883a 	add	r2,r3,r2
80202f10:	e0bff715 	stw	r2,-36(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80202f14:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202f18:	e0bffc0b 	ldhu	r2,-16(fp)
80202f1c:	10802224 	muli	r2,r2,136
80202f20:	1080060c 	andi	r2,r2,24
80202f24:	10000826 	beq	r2,zero,80202f48 <bSdmaDmaM2Transfer+0x360>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202f28:	e0bffc0b 	ldhu	r2,-16(fp)
80202f2c:	10802224 	muli	r2,r2,136
80202f30:	1004d17a 	srli	r2,r2,5
80202f34:	10bfffcc 	andi	r2,r2,65535
80202f38:	10800044 	addi	r2,r2,1
80202f3c:	1004917a 	slli	r2,r2,5
80202f40:	e0bff60d 	sth	r2,-40(fp)
80202f44:	00000306 	br	80202f54 <bSdmaDmaM2Transfer+0x36c>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202f48:	e0bffc0b 	ldhu	r2,-16(fp)
80202f4c:	10802224 	muli	r2,r2,136
80202f50:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202f54:	e0bff717 	ldw	r2,-36(fp)
80202f58:	108007cc 	andi	r2,r2,31
80202f5c:	10000226 	beq	r2,zero,80202f68 <bSdmaDmaM2Transfer+0x380>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202f60:	e03ff515 	stw	zero,-44(fp)
80202f64:	00000206 	br	80202f70 <bSdmaDmaM2Transfer+0x388>
	} else {
		bAddressFlag = TRUE;
80202f68:	00800044 	movi	r2,1
80202f6c:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202f70:	e0bff417 	ldw	r2,-48(fp)
80202f74:	10003126 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f78:	e0bffa17 	ldw	r2,-24(fp)
80202f7c:	10002f26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f80:	e0bff517 	ldw	r2,-44(fp)
80202f84:	10002d26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f88:	e0bffc0b 	ldhu	r2,-16(fp)
80202f8c:	10800468 	cmpgeui	r2,r2,17
80202f90:	10002a1e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
		if (pxDmaM2Dev != NULL) {
80202f94:	d0a01517 	ldw	r2,-32684(gp)
80202f98:	10002826 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202f9c:	00000206 	br	80202fa8 <bSdmaDmaM2Transfer+0x3c0>
				alt_busy_sleep(1); /* delay 1us */
80202fa0:	01000044 	movi	r4,1
80202fa4:	02168b40 	call	802168b4 <alt_busy_sleep>
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202fa8:	d0a01517 	ldw	r2,-32684(gp)
80202fac:	10800317 	ldw	r2,12(r2)
80202fb0:	10800037 	ldwio	r2,0(r2)
80202fb4:	1080010c 	andi	r2,r2,4
80202fb8:	103ff91e 	bne	r2,zero,80202fa0 <__reset+0xfa1e2fa0>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
80202fbc:	d2201517 	ldw	r8,-32684(gp)
80202fc0:	e1bff717 	ldw	r6,-36(fp)
80202fc4:	e1fff217 	ldw	r7,-56(fp)
80202fc8:	e0bff60b 	ldhu	r2,-40(fp)
80202fcc:	e0fff817 	ldw	r3,-32(fp)
80202fd0:	e13ff317 	ldw	r4,-52(fp)
80202fd4:	01400044 	movi	r5,1
80202fd8:	d9400815 	stw	r5,32(sp)
80202fdc:	01400044 	movi	r5,1
80202fe0:	d9400715 	stw	r5,28(sp)
80202fe4:	01400044 	movi	r5,1
80202fe8:	d9400615 	stw	r5,24(sp)
80202fec:	01400044 	movi	r5,1
80202ff0:	d9400515 	stw	r5,20(sp)
80202ff4:	01400044 	movi	r5,1
80202ff8:	d9400415 	stw	r5,16(sp)
80202ffc:	d9000315 	stw	r4,12(sp)
80203000:	d8c00215 	stw	r3,8(sp)
80203004:	e0fff917 	ldw	r3,-28(fp)
80203008:	d8c00115 	stw	r3,4(sp)
8020300c:	d8800015 	stw	r2,0(sp)
80203010:	800b883a 	mov	r5,r16
80203014:	4009883a 	mov	r4,r8
80203018:	0204e180 	call	80204e18 <iMsgdmaConstructExtendedMmToMmDescriptor>
8020301c:	1000071e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203020:	d0a01517 	ldw	r2,-32684(gp)
80203024:	800b883a 	mov	r5,r16
80203028:	1009883a 	mov	r4,r2
8020302c:	0204f0c0 	call	80204f0c <iMsgdmaExtendedDescriptorSyncTransfer>
80203030:	1000021e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
80203034:	00800044 	movi	r2,1
80203038:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
8020303c:	e0bff117 	ldw	r2,-60(fp)
}
80203040:	e6ffff04 	addi	sp,fp,-4
80203044:	dfc00217 	ldw	ra,8(sp)
80203048:	df000117 	ldw	fp,4(sp)
8020304c:	dc000017 	ldw	r16,0(sp)
80203050:	dec00304 	addi	sp,sp,12
80203054:	f800283a 	ret

80203058 <bSdmaDmaM1FtdiTransfer>:

bool bSdmaDmaM1FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
80203058:	deffe804 	addi	sp,sp,-96
8020305c:	dfc01715 	stw	ra,92(sp)
80203060:	df001615 	stw	fp,88(sp)
80203064:	dc001515 	stw	r16,84(sp)
80203068:	df001604 	addi	fp,sp,88
8020306c:	e13ffc15 	stw	r4,-16(fp)
80203070:	2807883a 	mov	r3,r5
80203074:	3005883a 	mov	r2,r6
80203078:	e0fffd0d 	sth	r3,-12(fp)
8020307c:	e0bffe05 	stb	r2,-8(fp)
80203080:	defff004 	addi	sp,sp,-64
80203084:	d8800904 	addi	r2,sp,36
80203088:	108007c4 	addi	r2,r2,31
8020308c:	1004d17a 	srli	r2,r2,5
80203090:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203094:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
80203098:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
8020309c:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
802030a0:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
802030a4:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
802030a8:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802030ac:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802030b0:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802030b4:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802030b8:	e0bffe03 	ldbu	r2,-8(fp)
802030bc:	10000326 	beq	r2,zero,802030cc <bSdmaDmaM1FtdiTransfer+0x74>
802030c0:	10800060 	cmpeqi	r2,r2,1
802030c4:	10000a1e 	bne	r2,zero,802030f0 <bSdmaDmaM1FtdiTransfer+0x98>
802030c8:	00001206 	br	80203114 <bSdmaDmaM1FtdiTransfer+0xbc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030cc:	e0bffc17 	ldw	r2,-16(fp)
802030d0:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
802030d4:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030d8:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030dc:	00800804 	movi	r2,32
802030e0:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802030e4:	00800044 	movi	r2,1
802030e8:	e0bff915 	stw	r2,-28(fp)
			break;
802030ec:	00000b06 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030f0:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030f4:	00800804 	movi	r2,32
802030f8:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030fc:	e0bffc17 	ldw	r2,-16(fp)
80203100:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80203104:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
80203108:	00800044 	movi	r2,1
8020310c:	e0bff915 	stw	r2,-28(fp)
			break;
80203110:	00000206 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		default:
			bOperationFlag = FALSE;
80203114:	e03ff915 	stw	zero,-28(fp)
			break;
80203118:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
8020311c:	e0bffa0b 	ldhu	r2,-24(fp)
80203120:	108001cc 	andi	r2,r2,7
80203124:	10bfffcc 	andi	r2,r2,65535
80203128:	10000726 	beq	r2,zero,80203148 <bSdmaDmaM1FtdiTransfer+0xf0>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
8020312c:	e0bffd0b 	ldhu	r2,-12(fp)
80203130:	1004d0fa 	srli	r2,r2,3
80203134:	10bfffcc 	andi	r2,r2,65535
80203138:	10800044 	addi	r2,r2,1
8020313c:	100490fa 	slli	r2,r2,3
80203140:	e0bffa0d 	sth	r2,-24(fp)
80203144:	00000206 	br	80203150 <bSdmaDmaM1FtdiTransfer+0xf8>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
80203148:	e0bffd0b 	ldhu	r2,-12(fp)
8020314c:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203150:	e0bff617 	ldw	r2,-40(fp)
80203154:	108001cc 	andi	r2,r2,7
80203158:	10000226 	beq	r2,zero,80203164 <bSdmaDmaM1FtdiTransfer+0x10c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
8020315c:	e03ff815 	stw	zero,-32(fp)
80203160:	00000206 	br	8020316c <bSdmaDmaM1FtdiTransfer+0x114>
	} else {
		bAddressFlag = TRUE;
80203164:	00800044 	movi	r2,1
80203168:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
8020316c:	e0bff917 	ldw	r2,-28(fp)
80203170:	10002f26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
80203174:	e0bff817 	ldw	r2,-32(fp)
80203178:	10002d26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
8020317c:	e0bffa0b 	ldhu	r2,-24(fp)
80203180:	10880068 	cmpgeui	r2,r2,8193
80203184:	10002a1e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>

		if (pxDmaM1Dev != NULL) {
80203188:	d0a01417 	ldw	r2,-32688(gp)
8020318c:	10002826 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203190:	00000206 	br	8020319c <bSdmaDmaM1FtdiTransfer+0x144>
				alt_busy_sleep(1); /* delay 1us */
80203194:	01000044 	movi	r4,1
80203198:	02168b40 	call	802168b4 <alt_busy_sleep>

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020319c:	d0a01417 	ldw	r2,-32688(gp)
802031a0:	10800317 	ldw	r2,12(r2)
802031a4:	10800037 	ldwio	r2,0(r2)
802031a8:	1080010c 	andi	r2,r2,4
802031ac:	103ff91e 	bne	r2,zero,80203194 <__reset+0xfa1e3194>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
802031b0:	d2201417 	ldw	r8,-32688(gp)
802031b4:	e1bff617 	ldw	r6,-40(fp)
802031b8:	e1fff417 	ldw	r7,-48(fp)
802031bc:	e0bffa0b 	ldhu	r2,-24(fp)
802031c0:	e0fff717 	ldw	r3,-36(fp)
802031c4:	e13ff517 	ldw	r4,-44(fp)
802031c8:	01400044 	movi	r5,1
802031cc:	d9400815 	stw	r5,32(sp)
802031d0:	01400044 	movi	r5,1
802031d4:	d9400715 	stw	r5,28(sp)
802031d8:	01400044 	movi	r5,1
802031dc:	d9400615 	stw	r5,24(sp)
802031e0:	01400044 	movi	r5,1
802031e4:	d9400515 	stw	r5,20(sp)
802031e8:	01400044 	movi	r5,1
802031ec:	d9400415 	stw	r5,16(sp)
802031f0:	d9000315 	stw	r4,12(sp)
802031f4:	d8c00215 	stw	r3,8(sp)
802031f8:	e0fffb17 	ldw	r3,-20(fp)
802031fc:	d8c00115 	stw	r3,4(sp)
80203200:	d8800015 	stw	r2,0(sp)
80203204:	800b883a 	mov	r5,r16
80203208:	4009883a 	mov	r4,r8
8020320c:	0204e180 	call	80204e18 <iMsgdmaConstructExtendedMmToMmDescriptor>
80203210:	1000071e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80203214:	d0a01417 	ldw	r2,-32688(gp)
80203218:	800b883a 	mov	r5,r16
8020321c:	1009883a 	mov	r4,r2
80203220:	0204ed00 	call	80204ed0 <iMsgdmaExtendedDescriptorAsyncTransfer>
80203224:	1000021e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					bStatus = TRUE;
80203228:	00800044 	movi	r2,1
8020322c:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203230:	e0bff317 	ldw	r2,-52(fp)
}
80203234:	e6ffff04 	addi	sp,fp,-4
80203238:	dfc00217 	ldw	ra,8(sp)
8020323c:	df000117 	ldw	fp,4(sp)
80203240:	dc000017 	ldw	r16,0(sp)
80203244:	dec00304 	addi	sp,sp,12
80203248:	f800283a 	ret

8020324c <bSdmaDmaM2FtdiTransfer>:

bool bSdmaDmaM2FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
8020324c:	deffe804 	addi	sp,sp,-96
80203250:	dfc01715 	stw	ra,92(sp)
80203254:	df001615 	stw	fp,88(sp)
80203258:	dc001515 	stw	r16,84(sp)
8020325c:	df001604 	addi	fp,sp,88
80203260:	e13ffc15 	stw	r4,-16(fp)
80203264:	2807883a 	mov	r3,r5
80203268:	3005883a 	mov	r2,r6
8020326c:	e0fffd0d 	sth	r3,-12(fp)
80203270:	e0bffe05 	stb	r2,-8(fp)
80203274:	defff004 	addi	sp,sp,-64
80203278:	d8800904 	addi	r2,sp,36
8020327c:	108007c4 	addi	r2,r2,31
80203280:	1004d17a 	srli	r2,r2,5
80203284:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203288:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
8020328c:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
80203290:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
80203294:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
80203298:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
8020329c:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802032a0:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802032a4:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802032a8:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802032ac:	e0bffe03 	ldbu	r2,-8(fp)
802032b0:	10000326 	beq	r2,zero,802032c0 <bSdmaDmaM2FtdiTransfer+0x74>
802032b4:	10800060 	cmpeqi	r2,r2,1
802032b8:	10000c1e 	bne	r2,zero,802032ec <bSdmaDmaM2FtdiTransfer+0xa0>
802032bc:	00001606 	br	80203318 <bSdmaDmaM2FtdiTransfer+0xcc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032c0:	e0fffc17 	ldw	r3,-16(fp)
802032c4:	00a00034 	movhi	r2,32768
802032c8:	1885883a 	add	r2,r3,r2
802032cc:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
802032d0:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032d4:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032d8:	00800804 	movi	r2,32
802032dc:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802032e0:	00800044 	movi	r2,1
802032e4:	e0bff915 	stw	r2,-28(fp)
			break;
802032e8:	00000d06 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032ec:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032f0:	00800804 	movi	r2,32
802032f4:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032f8:	e0fffc17 	ldw	r3,-16(fp)
802032fc:	00a00034 	movhi	r2,32768
80203300:	1885883a 	add	r2,r3,r2
80203304:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80203308:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
8020330c:	00800044 	movi	r2,1
80203310:	e0bff915 	stw	r2,-28(fp)
			break;
80203314:	00000206 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		default:
			bOperationFlag = FALSE;
80203318:	e03ff915 	stw	zero,-28(fp)
			break;
8020331c:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
80203320:	e0bffa0b 	ldhu	r2,-24(fp)
80203324:	108001cc 	andi	r2,r2,7
80203328:	10bfffcc 	andi	r2,r2,65535
8020332c:	10000726 	beq	r2,zero,8020334c <bSdmaDmaM2FtdiTransfer+0x100>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
80203330:	e0bffd0b 	ldhu	r2,-12(fp)
80203334:	1004d0fa 	srli	r2,r2,3
80203338:	10bfffcc 	andi	r2,r2,65535
8020333c:	10800044 	addi	r2,r2,1
80203340:	100490fa 	slli	r2,r2,3
80203344:	e0bffa0d 	sth	r2,-24(fp)
80203348:	00000206 	br	80203354 <bSdmaDmaM2FtdiTransfer+0x108>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
8020334c:	e0bffd0b 	ldhu	r2,-12(fp)
80203350:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203354:	e0bff617 	ldw	r2,-40(fp)
80203358:	108001cc 	andi	r2,r2,7
8020335c:	10000226 	beq	r2,zero,80203368 <bSdmaDmaM2FtdiTransfer+0x11c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
80203360:	e03ff815 	stw	zero,-32(fp)
80203364:	00000206 	br	80203370 <bSdmaDmaM2FtdiTransfer+0x124>
	} else {
		bAddressFlag = TRUE;
80203368:	00800044 	movi	r2,1
8020336c:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
80203370:	e0bff917 	ldw	r2,-28(fp)
80203374:	10002f26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203378:	e0bff817 	ldw	r2,-32(fp)
8020337c:	10002d26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203380:	e0bffa0b 	ldhu	r2,-24(fp)
80203384:	10880068 	cmpgeui	r2,r2,8193
80203388:	10002a1e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
		if (pxDmaM2Dev != NULL) {
8020338c:	d0a01517 	ldw	r2,-32684(gp)
80203390:	10002826 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203394:	00000206 	br	802033a0 <bSdmaDmaM2FtdiTransfer+0x154>
				alt_busy_sleep(1); /* delay 1us */
80203398:	01000044 	movi	r4,1
8020339c:	02168b40 	call	802168b4 <alt_busy_sleep>
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802033a0:	d0a01517 	ldw	r2,-32684(gp)
802033a4:	10800317 	ldw	r2,12(r2)
802033a8:	10800037 	ldwio	r2,0(r2)
802033ac:	1080010c 	andi	r2,r2,4
802033b0:	103ff91e 	bne	r2,zero,80203398 <__reset+0xfa1e3398>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
802033b4:	d2201517 	ldw	r8,-32684(gp)
802033b8:	e1bff617 	ldw	r6,-40(fp)
802033bc:	e1fff417 	ldw	r7,-48(fp)
802033c0:	e0bffa0b 	ldhu	r2,-24(fp)
802033c4:	e0fff717 	ldw	r3,-36(fp)
802033c8:	e13ff517 	ldw	r4,-44(fp)
802033cc:	01400044 	movi	r5,1
802033d0:	d9400815 	stw	r5,32(sp)
802033d4:	01400044 	movi	r5,1
802033d8:	d9400715 	stw	r5,28(sp)
802033dc:	01400044 	movi	r5,1
802033e0:	d9400615 	stw	r5,24(sp)
802033e4:	01400044 	movi	r5,1
802033e8:	d9400515 	stw	r5,20(sp)
802033ec:	01400044 	movi	r5,1
802033f0:	d9400415 	stw	r5,16(sp)
802033f4:	d9000315 	stw	r4,12(sp)
802033f8:	d8c00215 	stw	r3,8(sp)
802033fc:	e0fffb17 	ldw	r3,-20(fp)
80203400:	d8c00115 	stw	r3,4(sp)
80203404:	d8800015 	stw	r2,0(sp)
80203408:	800b883a 	mov	r5,r16
8020340c:	4009883a 	mov	r4,r8
80203410:	0204e180 	call	80204e18 <iMsgdmaConstructExtendedMmToMmDescriptor>
80203414:	1000071e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203418:	d0a01517 	ldw	r2,-32684(gp)
8020341c:	800b883a 	mov	r5,r16
80203420:	1009883a 	mov	r4,r2
80203424:	0204f0c0 	call	80204f0c <iMsgdmaExtendedDescriptorSyncTransfer>
80203428:	1000021e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
8020342c:	00800044 	movi	r2,1
80203430:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203434:	e0bff317 	ldw	r2,-52(fp)
}
80203438:	e6ffff04 	addi	sp,fp,-4
8020343c:	dfc00217 	ldw	ra,8(sp)
80203440:	df000117 	ldw	fp,4(sp)
80203444:	dc000017 	ldw	r16,0(sp)
80203448:	dec00304 	addi	sp,sp,12
8020344c:	f800283a 	ret

80203450 <crc__CRC8U>:
 * \param value value to be added to CRC8
 *
 * \return unsigned char a new CRC8 considering the value
 */
unsigned char crc__CRC8U(unsigned char crc8, unsigned char value)
{
80203450:	defffd04 	addi	sp,sp,-12
80203454:	df000215 	stw	fp,8(sp)
80203458:	df000204 	addi	fp,sp,8
8020345c:	2007883a 	mov	r3,r4
80203460:	2805883a 	mov	r2,r5
80203464:	e0fffe05 	stb	r3,-8(fp)
80203468:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_table + (crc8 ^ value));
	#else
	return crc8_table[crc8 ^ value];
8020346c:	e0fffe03 	ldbu	r3,-8(fp)
80203470:	e0bfff03 	ldbu	r2,-4(fp)
80203474:	1884f03a 	xor	r2,r3,r2
80203478:	10c03fcc 	andi	r3,r2,255
8020347c:	00a008b4 	movhi	r2,32802
80203480:	10b25804 	addi	r2,r2,-13984
80203484:	10c5883a 	add	r2,r2,r3
80203488:	10800003 	ldbu	r2,0(r2)
	#endif
}
8020348c:	e037883a 	mov	sp,fp
80203490:	df000017 	ldw	fp,0(sp)
80203494:	dec00104 	addi	sp,sp,4
80203498:	f800283a 	ret

8020349c <crc__CRC8>:
 * \param length length of data
 *
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
8020349c:	defffa04 	addi	sp,sp,-24
802034a0:	dfc00515 	stw	ra,20(sp)
802034a4:	df000415 	stw	fp,16(sp)
802034a8:	df000404 	addi	fp,sp,16
802034ac:	e13ffe15 	stw	r4,-8(fp)
802034b0:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8;
802034b4:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
802034b8:	e03ffd15 	stw	zero,-12(fp)
802034bc:	00000c06 	br	802034f0 <crc__CRC8+0x54>
	{
		crc = crc__CRC8U(crc, data[a]);
802034c0:	e13ffc03 	ldbu	r4,-16(fp)
802034c4:	e0fffe17 	ldw	r3,-8(fp)
802034c8:	e0bffd17 	ldw	r2,-12(fp)
802034cc:	1885883a 	add	r2,r3,r2
802034d0:	10800003 	ldbu	r2,0(r2)
802034d4:	10803fcc 	andi	r2,r2,255
802034d8:	100b883a 	mov	r5,r2
802034dc:	02034500 	call	80203450 <crc__CRC8U>
802034e0:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8;
	for (unsigned long a = 0; a < length; a++)
802034e4:	e0bffd17 	ldw	r2,-12(fp)
802034e8:	10800044 	addi	r2,r2,1
802034ec:	e0bffd15 	stw	r2,-12(fp)
802034f0:	e0fffd17 	ldw	r3,-12(fp)
802034f4:	e0bfff17 	ldw	r2,-4(fp)
802034f8:	18bff136 	bltu	r3,r2,802034c0 <__reset+0xfa1e34c0>
	{
		crc = crc__CRC8U(crc, data[a]);
	}
	return crc;
802034fc:	e0bffc03 	ldbu	r2,-16(fp)
}
80203500:	e037883a 	mov	sp,fp
80203504:	dfc00117 	ldw	ra,4(sp)
80203508:	df000017 	ldw	fp,0(sp)
8020350c:	dec00204 	addi	sp,sp,8
80203510:	f800283a 	ret

80203514 <crc__CRC8KOOPU>:
 * \param value value to be added to CRC8/KOOP
 *
 * \return unsigned char a new CRC8/KOOP considering the value
 */
unsigned char crc__CRC8KOOPU(unsigned char crc8koop, unsigned char value)
{
80203514:	defffd04 	addi	sp,sp,-12
80203518:	df000215 	stw	fp,8(sp)
8020351c:	df000204 	addi	fp,sp,8
80203520:	2007883a 	mov	r3,r4
80203524:	2805883a 	mov	r2,r5
80203528:	e0fffe05 	stb	r3,-8(fp)
8020352c:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_koop_table + (crc8koop ^ value));
	#else
	return crc8_koop_table[crc8koop ^ value];
80203530:	e0fffe03 	ldbu	r3,-8(fp)
80203534:	e0bfff03 	ldbu	r2,-4(fp)
80203538:	1884f03a 	xor	r2,r3,r2
8020353c:	10c03fcc 	andi	r3,r2,255
80203540:	00a008b4 	movhi	r2,32802
80203544:	10b29804 	addi	r2,r2,-13728
80203548:	10c5883a 	add	r2,r2,r3
8020354c:	10800003 	ldbu	r2,0(r2)
	#endif
}
80203550:	e037883a 	mov	sp,fp
80203554:	df000017 	ldw	fp,0(sp)
80203558:	dec00104 	addi	sp,sp,4
8020355c:	f800283a 	ret

80203560 <crc__CRC8KOOP>:
 * \param length length of data
 *
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
80203560:	defffa04 	addi	sp,sp,-24
80203564:	dfc00515 	stw	ra,20(sp)
80203568:	df000415 	stw	fp,16(sp)
8020356c:	df000404 	addi	fp,sp,16
80203570:	e13ffe15 	stw	r4,-8(fp)
80203574:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8_KOOP;
80203578:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
8020357c:	e03ffd15 	stw	zero,-12(fp)
80203580:	00000c06 	br	802035b4 <crc__CRC8KOOP+0x54>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
80203584:	e13ffc03 	ldbu	r4,-16(fp)
80203588:	e0fffe17 	ldw	r3,-8(fp)
8020358c:	e0bffd17 	ldw	r2,-12(fp)
80203590:	1885883a 	add	r2,r3,r2
80203594:	10800003 	ldbu	r2,0(r2)
80203598:	10803fcc 	andi	r2,r2,255
8020359c:	100b883a 	mov	r5,r2
802035a0:	02035140 	call	80203514 <crc__CRC8KOOPU>
802035a4:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8_KOOP;
	for (unsigned long a = 0; a < length; a++)
802035a8:	e0bffd17 	ldw	r2,-12(fp)
802035ac:	10800044 	addi	r2,r2,1
802035b0:	e0bffd15 	stw	r2,-12(fp)
802035b4:	e0fffd17 	ldw	r3,-12(fp)
802035b8:	e0bfff17 	ldw	r2,-4(fp)
802035bc:	18bff136 	bltu	r3,r2,80203584 <__reset+0xfa1e3584>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
	}
	return crc;
802035c0:	e0bffc03 	ldbu	r2,-16(fp)
}
802035c4:	e037883a 	mov	sp,fp
802035c8:	dfc00117 	ldw	ra,4(sp)
802035cc:	df000017 	ldw	fp,0(sp)
802035d0:	dec00204 	addi	sp,sp,8
802035d4:	f800283a 	ret

802035d8 <crc__CRC16U>:
 * \param value value to be added to CRC16
 *
 * \return unsigned short a new CRC16 considering the value
 */
unsigned short crc__CRC16U(unsigned short crc16, unsigned char value)
{
802035d8:	defffd04 	addi	sp,sp,-12
802035dc:	df000215 	stw	fp,8(sp)
802035e0:	df000204 	addi	fp,sp,8
802035e4:	2007883a 	mov	r3,r4
802035e8:	2805883a 	mov	r2,r5
802035ec:	e0fffe0d 	sth	r3,-8(fp)
802035f0:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( (crc16 >> 8) ^ pgm_read_word(crc16_table + ((crc16 ^ value) & 0x00FF)) );
	#else
	return (unsigned short) ( (crc16 >> 8) ^ crc16_table[(crc16 ^ value) & 0x00FF] );
802035f4:	e0bffe0b 	ldhu	r2,-8(fp)
802035f8:	1004d23a 	srli	r2,r2,8
802035fc:	1009883a 	mov	r4,r2
80203600:	e0fffe0b 	ldhu	r3,-8(fp)
80203604:	e0bfff03 	ldbu	r2,-4(fp)
80203608:	1884f03a 	xor	r2,r3,r2
8020360c:	10c03fcc 	andi	r3,r2,255
80203610:	00a008b4 	movhi	r2,32802
80203614:	10b2d804 	addi	r2,r2,-13472
80203618:	18c7883a 	add	r3,r3,r3
8020361c:	10c5883a 	add	r2,r2,r3
80203620:	1080000b 	ldhu	r2,0(r2)
80203624:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203628:	e037883a 	mov	sp,fp
8020362c:	df000017 	ldw	fp,0(sp)
80203630:	dec00104 	addi	sp,sp,4
80203634:	f800283a 	ret

80203638 <crc__CRC16>:
 * \param length length of data
 *
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
80203638:	defffa04 	addi	sp,sp,-24
8020363c:	dfc00515 	stw	ra,20(sp)
80203640:	df000415 	stw	fp,16(sp)
80203644:	df000404 	addi	fp,sp,16
80203648:	e13ffe15 	stw	r4,-8(fp)
8020364c:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16;
80203650:	e03ffc0d 	sth	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203654:	e03ffd15 	stw	zero,-12(fp)
80203658:	00000c06 	br	8020368c <crc__CRC16+0x54>
	{
		crc = crc__CRC16U(crc, data[a]);
8020365c:	e13ffc0b 	ldhu	r4,-16(fp)
80203660:	e0fffe17 	ldw	r3,-8(fp)
80203664:	e0bffd17 	ldw	r2,-12(fp)
80203668:	1885883a 	add	r2,r3,r2
8020366c:	10800003 	ldbu	r2,0(r2)
80203670:	10803fcc 	andi	r2,r2,255
80203674:	100b883a 	mov	r5,r2
80203678:	02035d80 	call	802035d8 <crc__CRC16U>
8020367c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16;
	for (unsigned long a = 0; a < length; a++)
80203680:	e0bffd17 	ldw	r2,-12(fp)
80203684:	10800044 	addi	r2,r2,1
80203688:	e0bffd15 	stw	r2,-12(fp)
8020368c:	e0fffd17 	ldw	r3,-12(fp)
80203690:	e0bfff17 	ldw	r2,-4(fp)
80203694:	18bff136 	bltu	r3,r2,8020365c <__reset+0xfa1e365c>
	{
		crc = crc__CRC16U(crc, data[a]);
	}
	return crc;
80203698:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020369c:	e037883a 	mov	sp,fp
802036a0:	dfc00117 	ldw	ra,4(sp)
802036a4:	df000017 	ldw	fp,0(sp)
802036a8:	dec00204 	addi	sp,sp,8
802036ac:	f800283a 	ret

802036b0 <crc__CRC16CCITTU>:
 * \param value value to be added to CRC16-CCITT
 *
 * \return unsigned short a new CRC16-CCITT considering the value
 */
unsigned short crc__CRC16CCITTU(unsigned short crc16ccitt, unsigned char value)
{
802036b0:	defffd04 	addi	sp,sp,-12
802036b4:	df000215 	stw	fp,8(sp)
802036b8:	df000204 	addi	fp,sp,8
802036bc:	2007883a 	mov	r3,r4
802036c0:	2805883a 	mov	r2,r5
802036c4:	e0fffe0d 	sth	r3,-8(fp)
802036c8:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ pgm_read_word(crc16_ccitt_table + ((crc16ccitt >> 8) ^ value) & 0x00FF) );
	#else
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ crc16_ccitt_table[((crc16ccitt >> 8) ^ value) & 0x00FF]);
802036cc:	e0bffe0b 	ldhu	r2,-8(fp)
802036d0:	1004923a 	slli	r2,r2,8
802036d4:	1007883a 	mov	r3,r2
802036d8:	00bfc004 	movi	r2,-256
802036dc:	1884703a 	and	r2,r3,r2
802036e0:	1009883a 	mov	r4,r2
802036e4:	e0bffe0b 	ldhu	r2,-8(fp)
802036e8:	1004d23a 	srli	r2,r2,8
802036ec:	10ffffcc 	andi	r3,r2,65535
802036f0:	e0bfff03 	ldbu	r2,-4(fp)
802036f4:	1884f03a 	xor	r2,r3,r2
802036f8:	10c03fcc 	andi	r3,r2,255
802036fc:	00a008b4 	movhi	r2,32802
80203700:	10b35804 	addi	r2,r2,-12960
80203704:	18c7883a 	add	r3,r3,r3
80203708:	10c5883a 	add	r2,r2,r3
8020370c:	1080000b 	ldhu	r2,0(r2)
80203710:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203714:	e037883a 	mov	sp,fp
80203718:	df000017 	ldw	fp,0(sp)
8020371c:	dec00104 	addi	sp,sp,4
80203720:	f800283a 	ret

80203724 <crc__CRC16CCITT>:
 * \param length length of data
 *
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
80203724:	defffa04 	addi	sp,sp,-24
80203728:	dfc00515 	stw	ra,20(sp)
8020372c:	df000415 	stw	fp,16(sp)
80203730:	df000404 	addi	fp,sp,16
80203734:	e13ffe15 	stw	r4,-8(fp)
80203738:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16_CCITT;
8020373c:	00bfffc4 	movi	r2,-1
80203740:	e0bffc0d 	sth	r2,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203744:	e03ffd15 	stw	zero,-12(fp)
80203748:	00000c06 	br	8020377c <crc__CRC16CCITT+0x58>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
8020374c:	e13ffc0b 	ldhu	r4,-16(fp)
80203750:	e0fffe17 	ldw	r3,-8(fp)
80203754:	e0bffd17 	ldw	r2,-12(fp)
80203758:	1885883a 	add	r2,r3,r2
8020375c:	10800003 	ldbu	r2,0(r2)
80203760:	10803fcc 	andi	r2,r2,255
80203764:	100b883a 	mov	r5,r2
80203768:	02036b00 	call	802036b0 <crc__CRC16CCITTU>
8020376c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16_CCITT;
	for (unsigned long a = 0; a < length; a++)
80203770:	e0bffd17 	ldw	r2,-12(fp)
80203774:	10800044 	addi	r2,r2,1
80203778:	e0bffd15 	stw	r2,-12(fp)
8020377c:	e0fffd17 	ldw	r3,-12(fp)
80203780:	e0bfff17 	ldw	r2,-4(fp)
80203784:	18bff136 	bltu	r3,r2,8020374c <__reset+0xfa1e374c>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
	}
	return crc;
80203788:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020378c:	e037883a 	mov	sp,fp
80203790:	dfc00117 	ldw	ra,4(sp)
80203794:	df000017 	ldw	fp,0(sp)
80203798:	dec00204 	addi	sp,sp,8
8020379c:	f800283a 	ret

802037a0 <crc__CRC32U>:
 * \param value value to be added to CRC32
 *
 * \return unsigned long a new CRC32 considering the value
 */
unsigned long crc__CRC32U(unsigned long crc32, unsigned char value)
{
802037a0:	defffd04 	addi	sp,sp,-12
802037a4:	df000215 	stw	fp,8(sp)
802037a8:	df000204 	addi	fp,sp,8
802037ac:	e13ffe15 	stw	r4,-8(fp)
802037b0:	2805883a 	mov	r2,r5
802037b4:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_dword
	return (crc32 >> 8) ^ pgm_read_dword(crc32_table + ((crc32 ^ value) & 0x000000FF));
	#else
	return (crc32 >> 8) ^ crc32_table[(crc32 ^ value) & 0x000000FF];
802037b8:	e0bffe17 	ldw	r2,-8(fp)
802037bc:	1008d23a 	srli	r4,r2,8
802037c0:	e0ffff03 	ldbu	r3,-4(fp)
802037c4:	e0bffe17 	ldw	r2,-8(fp)
802037c8:	1884f03a 	xor	r2,r3,r2
802037cc:	10c03fcc 	andi	r3,r2,255
802037d0:	00a008b4 	movhi	r2,32802
802037d4:	10b3d804 	addi	r2,r2,-12448
802037d8:	18c7883a 	add	r3,r3,r3
802037dc:	18c7883a 	add	r3,r3,r3
802037e0:	10c5883a 	add	r2,r2,r3
802037e4:	10800017 	ldw	r2,0(r2)
802037e8:	2084f03a 	xor	r2,r4,r2
	#endif
}
802037ec:	e037883a 	mov	sp,fp
802037f0:	df000017 	ldw	fp,0(sp)
802037f4:	dec00104 	addi	sp,sp,4
802037f8:	f800283a 	ret

802037fc <crc__CRC32>:
 * \param length length of data
 *
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
802037fc:	defffa04 	addi	sp,sp,-24
80203800:	dfc00515 	stw	ra,20(sp)
80203804:	df000415 	stw	fp,16(sp)
80203808:	df000404 	addi	fp,sp,16
8020380c:	e13ffe15 	stw	r4,-8(fp)
80203810:	e17fff15 	stw	r5,-4(fp)
	unsigned long crc = CRC_START_32;
80203814:	00bfffc4 	movi	r2,-1
80203818:	e0bffc15 	stw	r2,-16(fp)
	for (unsigned long a = 0; a < length; a = a+4)
8020381c:	e03ffd15 	stw	zero,-12(fp)
80203820:	00002a06 	br	802038cc <crc__CRC32+0xd0>
	{
//		printf("CRC Hex: 0x%08lX \n", crc);
		crc = crc__CRC32U(crc, data[a+3]);
80203824:	e0bffd17 	ldw	r2,-12(fp)
80203828:	108000c4 	addi	r2,r2,3
8020382c:	e0fffe17 	ldw	r3,-8(fp)
80203830:	1885883a 	add	r2,r3,r2
80203834:	10800003 	ldbu	r2,0(r2)
80203838:	10803fcc 	andi	r2,r2,255
8020383c:	100b883a 	mov	r5,r2
80203840:	e13ffc17 	ldw	r4,-16(fp)
80203844:	02037a00 	call	802037a0 <crc__CRC32U>
80203848:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+2]);
8020384c:	e0bffd17 	ldw	r2,-12(fp)
80203850:	10800084 	addi	r2,r2,2
80203854:	e0fffe17 	ldw	r3,-8(fp)
80203858:	1885883a 	add	r2,r3,r2
8020385c:	10800003 	ldbu	r2,0(r2)
80203860:	10803fcc 	andi	r2,r2,255
80203864:	100b883a 	mov	r5,r2
80203868:	e13ffc17 	ldw	r4,-16(fp)
8020386c:	02037a00 	call	802037a0 <crc__CRC32U>
80203870:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+1]);
80203874:	e0bffd17 	ldw	r2,-12(fp)
80203878:	10800044 	addi	r2,r2,1
8020387c:	e0fffe17 	ldw	r3,-8(fp)
80203880:	1885883a 	add	r2,r3,r2
80203884:	10800003 	ldbu	r2,0(r2)
80203888:	10803fcc 	andi	r2,r2,255
8020388c:	100b883a 	mov	r5,r2
80203890:	e13ffc17 	ldw	r4,-16(fp)
80203894:	02037a00 	call	802037a0 <crc__CRC32U>
80203898:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+0]);
8020389c:	e0fffe17 	ldw	r3,-8(fp)
802038a0:	e0bffd17 	ldw	r2,-12(fp)
802038a4:	1885883a 	add	r2,r3,r2
802038a8:	10800003 	ldbu	r2,0(r2)
802038ac:	10803fcc 	andi	r2,r2,255
802038b0:	100b883a 	mov	r5,r2
802038b4:	e13ffc17 	ldw	r4,-16(fp)
802038b8:	02037a00 	call	802037a0 <crc__CRC32U>
802038bc:	e0bffc15 	stw	r2,-16(fp)
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
	unsigned long crc = CRC_START_32;
	for (unsigned long a = 0; a < length; a = a+4)
802038c0:	e0bffd17 	ldw	r2,-12(fp)
802038c4:	10800104 	addi	r2,r2,4
802038c8:	e0bffd15 	stw	r2,-12(fp)
802038cc:	e0fffd17 	ldw	r3,-12(fp)
802038d0:	e0bfff17 	ldw	r2,-4(fp)
802038d4:	18bfd336 	bltu	r3,r2,80203824 <__reset+0xfa1e3824>
		crc = crc__CRC32U(crc, data[a+3]);
		crc = crc__CRC32U(crc, data[a+2]);
		crc = crc__CRC32U(crc, data[a+1]);
		crc = crc__CRC32U(crc, data[a+0]);
	}
	return (crc ^ 0xFFFFFFFF);
802038d8:	e0bffc17 	ldw	r2,-16(fp)
802038dc:	0084303a 	nor	r2,zero,r2
//	return (crc);
}
802038e0:	e037883a 	mov	sp,fp
802038e4:	dfc00117 	ldw	ra,4(sp)
802038e8:	df000017 	ldw	fp,0(sp)
802038ec:	dec00204 	addi	sp,sp,8
802038f0:	f800283a 	ret

802038f4 <vFTDIStop>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vFTDIStop( void ){
802038f4:	defffe04 	addi	sp,sp,-8
802038f8:	df000115 	stw	fp,4(sp)
802038fc:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203900:	00a00034 	movhi	r2,32768
80203904:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleStop = TRUE;
80203908:	e0bfff17 	ldw	r2,-4(fp)
8020390c:	00c00044 	movi	r3,1
80203910:	10c01115 	stw	r3,68(r2)
}
80203914:	0001883a 	nop
80203918:	e037883a 	mov	sp,fp
8020391c:	df000017 	ldw	fp,0(sp)
80203920:	dec00104 	addi	sp,sp,4
80203924:	f800283a 	ret

80203928 <vFTDIStart>:

void vFTDIStart( void ){
80203928:	defffe04 	addi	sp,sp,-8
8020392c:	df000115 	stw	fp,4(sp)
80203930:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203934:	00a00034 	movhi	r2,32768
80203938:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleStart = TRUE;
8020393c:	e0bfff17 	ldw	r2,-4(fp)
80203940:	00c00044 	movi	r3,1
80203944:	10c01015 	stw	r3,64(r2)
}
80203948:	0001883a 	nop
8020394c:	e037883a 	mov	sp,fp
80203950:	df000017 	ldw	fp,0(sp)
80203954:	dec00104 	addi	sp,sp,4
80203958:	f800283a 	ret

8020395c <vFTDIClear>:

void vFTDIClear( void ){
8020395c:	defffe04 	addi	sp,sp,-8
80203960:	df000115 	stw	fp,4(sp)
80203964:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203968:	00a00034 	movhi	r2,32768
8020396c:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiFtdiModuleControl.bModuleClear = TRUE;
80203970:	e0bfff17 	ldw	r2,-4(fp)
80203974:	00c00044 	movi	r3,1
80203978:	10c01215 	stw	r3,72(r2)
}
8020397c:	0001883a 	nop
80203980:	e037883a 	mov	sp,fp
80203984:	df000017 	ldw	fp,0(sp)
80203988:	dec00104 	addi	sp,sp,4
8020398c:	f800283a 	ret

80203990 <vFTDIAbort>:

void vFTDIAbort( void ){
80203990:	defffe04 	addi	sp,sp,-8
80203994:	df000115 	stw	fp,4(sp)
80203998:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
8020399c:	00a00034 	movhi	r2,32768
802039a0:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiHalfCcdReqControl.bAbortHalfCcdReq = TRUE;
802039a4:	e0bfff17 	ldw	r2,-4(fp)
802039a8:	00c00044 	movi	r3,1
802039ac:	10c01c15 	stw	r3,112(r2)
}
802039b0:	0001883a 	nop
802039b4:	e037883a 	mov	sp,fp
802039b8:	df000017 	ldw	fp,0(sp)
802039bc:	dec00104 	addi	sp,sp,4
802039c0:	f800283a 	ret

802039c4 <ucFTDIGetError>:

alt_u8 ucFTDIGetError( void ){
802039c4:	defffd04 	addi	sp,sp,-12
802039c8:	df000215 	stw	fp,8(sp)
802039cc:	df000204 	addi	fp,sp,8
	alt_u8 ucErrorCode = 0;
802039d0:	e03ffe05 	stb	zero,-8(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
802039d4:	00a00034 	movhi	r2,32768
802039d8:	e0bfff15 	stw	r2,-4(fp)
	ucErrorCode = (alt_u8)(pxFtdiModule->xFtdiRxCommError.usiRxCommErrCode);
802039dc:	e0bfff17 	ldw	r2,-4(fp)
802039e0:	1080410b 	ldhu	r2,260(r2)
802039e4:	e0bffe05 	stb	r2,-8(fp)

	return ucErrorCode;
802039e8:	e0bffe03 	ldbu	r2,-8(fp)
}
802039ec:	e037883a 	mov	sp,fp
802039f0:	df000017 	ldw	fp,0(sp)
802039f4:	dec00104 	addi	sp,sp,4
802039f8:	f800283a 	ret

802039fc <uliFTDInDataLeftInBuffer>:

alt_u32 uliFTDInDataLeftInBuffer( void ){
802039fc:	defffd04 	addi	sp,sp,-12
80203a00:	df000215 	stw	fp,8(sp)
80203a04:	df000204 	addi	fp,sp,8
	alt_u32 uliBufferUsedBytes = 0;
80203a08:	e03ffe15 	stw	zero,-8(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203a0c:	00a00034 	movhi	r2,32768
80203a10:	e0bfff15 	stw	r2,-4(fp)
	uliBufferUsedBytes = pxFtdiModule->xFtdiRxBufferStatus.usiRxDbuffUsedBytes;
80203a14:	e0bfff17 	ldw	r2,-4(fp)
80203a18:	10803217 	ldw	r2,200(r2)
80203a1c:	e0bffe15 	stw	r2,-8(fp)

	return uliBufferUsedBytes;
80203a20:	e0bffe17 	ldw	r2,-8(fp)
}
80203a24:	e037883a 	mov	sp,fp
80203a28:	df000017 	ldw	fp,0(sp)
80203a2c:	dec00104 	addi	sp,sp,4
80203a30:	f800283a 	ret

80203a34 <bFTDIRequestFullImage>:

bool bFTDIRequestFullImage( alt_u8 ucFee, alt_u8 ucCCD, alt_u8 ucSide, alt_u16 usiEP, alt_u16 usiHalfWidth, alt_u16 usiHeight ){
80203a34:	defff704 	addi	sp,sp,-36
80203a38:	df000815 	stw	fp,32(sp)
80203a3c:	df000804 	addi	fp,sp,32
80203a40:	2013883a 	mov	r9,r4
80203a44:	2811883a 	mov	r8,r5
80203a48:	300b883a 	mov	r5,r6
80203a4c:	3809883a 	mov	r4,r7
80203a50:	e0c00117 	ldw	r3,4(fp)
80203a54:	e0800217 	ldw	r2,8(fp)
80203a58:	e27ffa05 	stb	r9,-24(fp)
80203a5c:	e23ffb05 	stb	r8,-20(fp)
80203a60:	e17ffc05 	stb	r5,-16(fp)
80203a64:	e13ffd0d 	sth	r4,-12(fp)
80203a68:	e0fffe0d 	sth	r3,-8(fp)
80203a6c:	e0bfff0d 	sth	r2,-4(fp)
	bool bStatus = FALSE;
80203a70:	e03ff815 	stw	zero,-32(fp)

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203a74:	00a00034 	movhi	r2,32768
80203a78:	e0bff915 	stw	r2,-28(fp)

	if ((ucFee < 6) && (ucCCD < 4) && (ucSide < 2) && (usiHalfWidth <= 4540 ) && (usiHeight <= 2295)) {
80203a7c:	e0bffa03 	ldbu	r2,-24(fp)
80203a80:	108001a8 	cmpgeui	r2,r2,6
80203a84:	1000231e 	bne	r2,zero,80203b14 <bFTDIRequestFullImage+0xe0>
80203a88:	e0bffb03 	ldbu	r2,-20(fp)
80203a8c:	10800128 	cmpgeui	r2,r2,4
80203a90:	1000201e 	bne	r2,zero,80203b14 <bFTDIRequestFullImage+0xe0>
80203a94:	e0bffc03 	ldbu	r2,-16(fp)
80203a98:	108000a8 	cmpgeui	r2,r2,2
80203a9c:	10001d1e 	bne	r2,zero,80203b14 <bFTDIRequestFullImage+0xe0>
80203aa0:	e0bffe0b 	ldhu	r2,-8(fp)
80203aa4:	10846f68 	cmpgeui	r2,r2,4541
80203aa8:	10001a1e 	bne	r2,zero,80203b14 <bFTDIRequestFullImage+0xe0>
80203aac:	e0bfff0b 	ldhu	r2,-4(fp)
80203ab0:	10823e28 	cmpgeui	r2,r2,2296
80203ab4:	1000171e 	bne	r2,zero,80203b14 <bFTDIRequestFullImage+0xe0>

		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdFeeNumber = ucFee;
80203ab8:	e0fffa03 	ldbu	r3,-24(fp)
80203abc:	e0bff917 	ldw	r2,-28(fp)
80203ac0:	10c01515 	stw	r3,84(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdCcdNumber = ucCCD;
80203ac4:	e0fffb03 	ldbu	r3,-20(fp)
80203ac8:	e0bff917 	ldw	r2,-28(fp)
80203acc:	10c01615 	stw	r3,88(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.ucHalfCcdCcdSide = ucSide;
80203ad0:	e0fffc03 	ldbu	r3,-16(fp)
80203ad4:	e0bff917 	ldw	r2,-28(fp)
80203ad8:	10c01715 	stw	r3,92(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdExpNumber = usiEP;
80203adc:	e0fffd0b 	ldhu	r3,-12(fp)
80203ae0:	e0bff917 	ldw	r2,-28(fp)
80203ae4:	10c01a15 	stw	r3,104(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdCcdWidth = usiHalfWidth;
80203ae8:	e0fffe0b 	ldhu	r3,-8(fp)
80203aec:	e0bff917 	ldw	r2,-28(fp)
80203af0:	10c01915 	stw	r3,100(r2)
		pxFtdiModule->xFtdiHalfCcdReqControl.usiHalfCcdCcdHeight = usiHeight;
80203af4:	e0ffff0b 	ldhu	r3,-4(fp)
80203af8:	e0bff917 	ldw	r2,-28(fp)
80203afc:	10c01815 	stw	r3,96(r2)

		pxFtdiModule->xFtdiHalfCcdReqControl.bRequestHalfCcd = TRUE;
80203b00:	e0bff917 	ldw	r2,-28(fp)
80203b04:	00c00044 	movi	r3,1
80203b08:	10c01b15 	stw	r3,108(r2)

		bStatus = TRUE;
80203b0c:	00800044 	movi	r2,1
80203b10:	e0bff815 	stw	r2,-32(fp)
	}

	return bStatus;
80203b14:	e0bff817 	ldw	r2,-32(fp)
}
80203b18:	e037883a 	mov	sp,fp
80203b1c:	df000017 	ldw	fp,0(sp)
80203b20:	dec00104 	addi	sp,sp,4
80203b24:	f800283a 	ret

80203b28 <vFTDIResetFullImage>:

void vFTDIResetFullImage( void ){
80203b28:	defffe04 	addi	sp,sp,-8
80203b2c:	df000115 	stw	fp,4(sp)
80203b30:	df000104 	addi	fp,sp,4
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203b34:	00a00034 	movhi	r2,32768
80203b38:	e0bfff15 	stw	r2,-4(fp)
	pxFtdiModule->xFtdiHalfCcdReqControl.bRstHalfCcdController = TRUE;
80203b3c:	e0bfff17 	ldw	r2,-4(fp)
80203b40:	00c00044 	movi	r3,1
80203b44:	10c01d15 	stw	r3,116(r2)
}
80203b48:	0001883a 	nop
80203b4c:	e037883a 	mov	sp,fp
80203b50:	df000017 	ldw	fp,0(sp)
80203b54:	dec00104 	addi	sp,sp,4
80203b58:	f800283a 	ret

80203b5c <vFTDIRxBufferIRQHandler>:

void vFTDIRxBufferIRQHandler(void* pvContext) {
80203b5c:	defffd04 	addi	sp,sp,-12
80203b60:	df000215 	stw	fp,8(sp)
80203b64:	df000204 	addi	fp,sp,8
80203b68:	e13fff15 	stw	r4,-4(fp)
	// Use context value according to your app logic...
	//*viRxBuffHoldContext = ...;
	// if (*viRxBuffHoldContext == '0') {}...
	// App logic sequence...

	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203b6c:	00a00034 	movhi	r2,32768
80203b70:	e0bffe15 	stw	r2,-8(fp)

	/* Rx Buffer 0 Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuff0RdableIrqFlag) {
80203b74:	e0bffe17 	ldw	r2,-8(fp)
80203b78:	10800617 	ldw	r2,24(r2)
80203b7c:	10000326 	beq	r2,zero,80203b8c <vFTDIRxBufferIRQHandler+0x30>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff0RdableIrqFlagClr = TRUE;
80203b80:	e0bffe17 	ldw	r2,-8(fp)
80203b84:	00c00044 	movi	r3,1
80203b88:	10c00b15 	stw	r3,44(r2)


	}

	/* Rx Buffer 1 Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuff1RdableIrqFlag) {
80203b8c:	e0bffe17 	ldw	r2,-8(fp)
80203b90:	10800717 	ldw	r2,28(r2)
80203b94:	10000326 	beq	r2,zero,80203ba4 <vFTDIRxBufferIRQHandler+0x48>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff1RdableIrqFlagClr = TRUE;
80203b98:	e0bffe17 	ldw	r2,-8(fp)
80203b9c:	00c00044 	movi	r3,1
80203ba0:	10c00c15 	stw	r3,48(r2)


	}

	/* Rx Buffer Last Readable Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastRdableIrqFlag) {
80203ba4:	e0bffe17 	ldw	r2,-8(fp)
80203ba8:	10800817 	ldw	r2,32(r2)
80203bac:	10000326 	beq	r2,zero,80203bbc <vFTDIRxBufferIRQHandler+0x60>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastRdableIrqFlagClr = TRUE;
80203bb0:	e0bffe17 	ldw	r2,-8(fp)
80203bb4:	00c00044 	movi	r3,1
80203bb8:	10c00d15 	stw	r3,52(r2)


	}

	/* Rx Buffer Last Empty Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastEmptyIrqFlag) {
80203bbc:	e0bffe17 	ldw	r2,-8(fp)
80203bc0:	10800917 	ldw	r2,36(r2)
80203bc4:	10000326 	beq	r2,zero,80203bd4 <vFTDIRxBufferIRQHandler+0x78>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastEmptyIrqFlagClr = TRUE;
80203bc8:	e0bffe17 	ldw	r2,-8(fp)
80203bcc:	00c00044 	movi	r3,1
80203bd0:	10c00e15 	stw	r3,56(r2)


	}

	/* Rx Communication Error Flag */
	if (pxFtdiModule->xFtdiRxIrqFlag.bRxCommErrIrqFlag) {
80203bd4:	e0bffe17 	ldw	r2,-8(fp)
80203bd8:	10800a17 	ldw	r2,40(r2)
80203bdc:	10000326 	beq	r2,zero,80203bec <vFTDIRxBufferIRQHandler+0x90>
		pxFtdiModule->xFtdiRxIrqFlagClr.bRxCommErrIrqFlagClr = TRUE;
80203be0:	e0bffe17 	ldw	r2,-8(fp)
80203be4:	00c00044 	movi	r3,1
80203be8:	10c00f15 	stw	r3,60(r2)
		/* Rx Communication Error flag treatment */


	}

}
80203bec:	0001883a 	nop
80203bf0:	e037883a 	mov	sp,fp
80203bf4:	df000017 	ldw	fp,0(sp)
80203bf8:	dec00104 	addi	sp,sp,4
80203bfc:	f800283a 	ret

80203c00 <vFTDIIrqRxBuffInit>:

void vFTDIIrqRxBuffInit(void) {
80203c00:	defffd04 	addi	sp,sp,-12
80203c04:	dfc00215 	stw	ra,8(sp)
80203c08:	df000115 	stw	fp,4(sp)
80203c0c:	df000104 	addi	fp,sp,4
	void* pvHoldContext;

	// Recast the hold_context pointer to match the alt_irq_register() function
	// prototype.
	pvHoldContext = (void*) &viRxBuffHoldContext;
80203c10:	d0a01904 	addi	r2,gp,-32668
80203c14:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(FTDI_RX_BUFFER_IRQ, pvHoldContext, vFTDIRxBufferIRQHandler);
80203c18:	01a00834 	movhi	r6,32800
80203c1c:	318ed704 	addi	r6,r6,15196
80203c20:	e17fff17 	ldw	r5,-4(fp)
80203c24:	010002c4 	movi	r4,11
80203c28:	0216c200 	call	80216c20 <alt_irq_register>

}
80203c2c:	0001883a 	nop
80203c30:	e037883a 	mov	sp,fp
80203c34:	dfc00117 	ldw	ra,4(sp)
80203c38:	df000017 	ldw	fp,0(sp)
80203c3c:	dec00204 	addi	sp,sp,8
80203c40:	f800283a 	ret

80203c44 <vFTDIIrqGlobalEn>:

void vFTDIIrqGlobalEn(bool bEnable){
80203c44:	defffd04 	addi	sp,sp,-12
80203c48:	df000215 	stw	fp,8(sp)
80203c4c:	df000204 	addi	fp,sp,8
80203c50:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203c54:	00a00034 	movhi	r2,32768
80203c58:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = bEnable;
80203c5c:	e0bffe17 	ldw	r2,-8(fp)
80203c60:	e0ffff17 	ldw	r3,-4(fp)
80203c64:	10c00015 	stw	r3,0(r2)
}
80203c68:	0001883a 	nop
80203c6c:	e037883a 	mov	sp,fp
80203c70:	df000017 	ldw	fp,0(sp)
80203c74:	dec00104 	addi	sp,sp,4
80203c78:	f800283a 	ret

80203c7c <vFTDIIrqRxBuff0RdableEn>:

void vFTDIIrqRxBuff0RdableEn(bool bEnable){
80203c7c:	defffd04 	addi	sp,sp,-12
80203c80:	df000215 	stw	fp,8(sp)
80203c84:	df000204 	addi	fp,sp,8
80203c88:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203c8c:	00a00034 	movhi	r2,32768
80203c90:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuff0RdableIrqEn = bEnable;
80203c94:	e0bffe17 	ldw	r2,-8(fp)
80203c98:	e0ffff17 	ldw	r3,-4(fp)
80203c9c:	10c00115 	stw	r3,4(r2)
}
80203ca0:	0001883a 	nop
80203ca4:	e037883a 	mov	sp,fp
80203ca8:	df000017 	ldw	fp,0(sp)
80203cac:	dec00104 	addi	sp,sp,4
80203cb0:	f800283a 	ret

80203cb4 <vFTDIIrqRxBuff1RdableEn>:

void vFTDIIrqRxBuff1RdableEn(bool bEnable){
80203cb4:	defffd04 	addi	sp,sp,-12
80203cb8:	df000215 	stw	fp,8(sp)
80203cbc:	df000204 	addi	fp,sp,8
80203cc0:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203cc4:	00a00034 	movhi	r2,32768
80203cc8:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuff1RdableIrqEn = bEnable;
80203ccc:	e0bffe17 	ldw	r2,-8(fp)
80203cd0:	e0ffff17 	ldw	r3,-4(fp)
80203cd4:	10c00215 	stw	r3,8(r2)
}
80203cd8:	0001883a 	nop
80203cdc:	e037883a 	mov	sp,fp
80203ce0:	df000017 	ldw	fp,0(sp)
80203ce4:	dec00104 	addi	sp,sp,4
80203ce8:	f800283a 	ret

80203cec <vFTDIIrqRxBuffLastRdableEn>:

void vFTDIIrqRxBuffLastRdableEn(bool bEnable){
80203cec:	defffd04 	addi	sp,sp,-12
80203cf0:	df000215 	stw	fp,8(sp)
80203cf4:	df000204 	addi	fp,sp,8
80203cf8:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203cfc:	00a00034 	movhi	r2,32768
80203d00:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuffLastRdableIrqEn = bEnable;
80203d04:	e0bffe17 	ldw	r2,-8(fp)
80203d08:	e0ffff17 	ldw	r3,-4(fp)
80203d0c:	10c00315 	stw	r3,12(r2)
}
80203d10:	0001883a 	nop
80203d14:	e037883a 	mov	sp,fp
80203d18:	df000017 	ldw	fp,0(sp)
80203d1c:	dec00104 	addi	sp,sp,4
80203d20:	f800283a 	ret

80203d24 <vFTDIIrqRxBuffLastEmptyEn>:

void vFTDIIrqRxBuffLastEmptyEn(bool bEnable){
80203d24:	defffd04 	addi	sp,sp,-12
80203d28:	df000215 	stw	fp,8(sp)
80203d2c:	df000204 	addi	fp,sp,8
80203d30:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203d34:	00a00034 	movhi	r2,32768
80203d38:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxBuffLastEmptyIrqEn = bEnable;
80203d3c:	e0bffe17 	ldw	r2,-8(fp)
80203d40:	e0ffff17 	ldw	r3,-4(fp)
80203d44:	10c00415 	stw	r3,16(r2)
}
80203d48:	0001883a 	nop
80203d4c:	e037883a 	mov	sp,fp
80203d50:	df000017 	ldw	fp,0(sp)
80203d54:	dec00104 	addi	sp,sp,4
80203d58:	f800283a 	ret

80203d5c <vFTDIIrqRxCommErrEn>:

void vFTDIIrqRxCommErrEn(bool bEnable){
80203d5c:	defffd04 	addi	sp,sp,-12
80203d60:	df000215 	stw	fp,8(sp)
80203d64:	df000204 	addi	fp,sp,8
80203d68:	e13fff15 	stw	r4,-4(fp)
	TFtdiModule *pxFtdiModule = (TFtdiModule *) FTDI_MODULE_BASE_ADDR;
80203d6c:	00a00034 	movhi	r2,32768
80203d70:	e0bffe15 	stw	r2,-8(fp)
	pxFtdiModule->xFtdiRxIrqControl.bRxCommErrIrqEn = bEnable;
80203d74:	e0bffe17 	ldw	r2,-8(fp)
80203d78:	e0ffff17 	ldw	r3,-4(fp)
80203d7c:	10c00515 	stw	r3,20(r2)
}
80203d80:	0001883a 	nop
80203d84:	e037883a 	mov	sp,fp
80203d88:	df000017 	ldw	fp,0(sp)
80203d8c:	dec00104 	addi	sp,sp,4
80203d90:	f800283a 	ret

80203d94 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
80203d94:	defffa04 	addi	sp,sp,-24
80203d98:	dfc00515 	stw	ra,20(sp)
80203d9c:	df000415 	stw	fp,16(sp)
80203da0:	df000404 	addi	fp,sp,16
80203da4:	e13ffd15 	stw	r4,-12(fp)
80203da8:	e17ffe15 	stw	r5,-8(fp)
80203dac:	3005883a 	mov	r2,r6
80203db0:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203db4:	00800044 	movi	r2,1
80203db8:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203dbc:	e17ffe17 	ldw	r5,-8(fp)
80203dc0:	e13ffd17 	ldw	r4,-12(fp)
80203dc4:	02041440 	call	80204144 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203dc8:	e0bfff03 	ldbu	r2,-4(fp)
80203dcc:	10803fcc 	andi	r2,r2,255
80203dd0:	100d883a 	mov	r6,r2
80203dd4:	e17ffe17 	ldw	r5,-8(fp)
80203dd8:	e13ffd17 	ldw	r4,-12(fp)
80203ddc:	02042480 	call	80204248 <i2c_write>
80203de0:	1000011e 	bne	r2,zero,80203de8 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
80203de4:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203de8:	e17ffe17 	ldw	r5,-8(fp)
80203dec:	e13ffd17 	ldw	r4,-12(fp)
80203df0:	02041d00 	call	802041d0 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203df4:	0106d604 	movi	r4,7000
80203df8:	02174440 	call	80217444 <usleep>
    
    return bSuccess;
80203dfc:	e0bffc17 	ldw	r2,-16(fp)

}
80203e00:	e037883a 	mov	sp,fp
80203e04:	dfc00117 	ldw	ra,4(sp)
80203e08:	df000017 	ldw	fp,0(sp)
80203e0c:	dec00204 	addi	sp,sp,8
80203e10:	f800283a 	ret

80203e14 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
80203e14:	defff804 	addi	sp,sp,-32
80203e18:	dfc00715 	stw	ra,28(sp)
80203e1c:	df000615 	stw	fp,24(sp)
80203e20:	df000604 	addi	fp,sp,24
80203e24:	e13ffb15 	stw	r4,-20(fp)
80203e28:	e17ffc15 	stw	r5,-16(fp)
80203e2c:	3009883a 	mov	r4,r6
80203e30:	3807883a 	mov	r3,r7
80203e34:	e0800217 	ldw	r2,8(fp)
80203e38:	e13ffd05 	stb	r4,-12(fp)
80203e3c:	e0fffe05 	stb	r3,-8(fp)
80203e40:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203e44:	00800044 	movi	r2,1
80203e48:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203e4c:	e17ffc17 	ldw	r5,-16(fp)
80203e50:	e13ffb17 	ldw	r4,-20(fp)
80203e54:	02041440 	call	80204144 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203e58:	e0bffd03 	ldbu	r2,-12(fp)
80203e5c:	10803fcc 	andi	r2,r2,255
80203e60:	100d883a 	mov	r6,r2
80203e64:	e17ffc17 	ldw	r5,-16(fp)
80203e68:	e13ffb17 	ldw	r4,-20(fp)
80203e6c:	02042480 	call	80204248 <i2c_write>
80203e70:	1000011e 	bne	r2,zero,80203e78 <I2C_Write+0x64>
        bSuccess = FALSE;
80203e74:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203e78:	e0bffa17 	ldw	r2,-24(fp)
80203e7c:	10000726 	beq	r2,zero,80203e9c <I2C_Write+0x88>
80203e80:	e0bffe03 	ldbu	r2,-8(fp)
80203e84:	100d883a 	mov	r6,r2
80203e88:	e17ffc17 	ldw	r5,-16(fp)
80203e8c:	e13ffb17 	ldw	r4,-20(fp)
80203e90:	02042480 	call	80204248 <i2c_write>
80203e94:	1000011e 	bne	r2,zero,80203e9c <I2C_Write+0x88>
        bSuccess = FALSE;
80203e98:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
80203e9c:	e0bffa17 	ldw	r2,-24(fp)
80203ea0:	10000726 	beq	r2,zero,80203ec0 <I2C_Write+0xac>
80203ea4:	e0bfff03 	ldbu	r2,-4(fp)
80203ea8:	100d883a 	mov	r6,r2
80203eac:	e17ffc17 	ldw	r5,-16(fp)
80203eb0:	e13ffb17 	ldw	r4,-20(fp)
80203eb4:	02042480 	call	80204248 <i2c_write>
80203eb8:	1000011e 	bne	r2,zero,80203ec0 <I2C_Write+0xac>
        bSuccess = FALSE;
80203ebc:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203ec0:	e17ffc17 	ldw	r5,-16(fp)
80203ec4:	e13ffb17 	ldw	r4,-20(fp)
80203ec8:	02041d00 	call	802041d0 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203ecc:	0106d604 	movi	r4,7000
80203ed0:	02174440 	call	80217444 <usleep>
    
    return bSuccess;
80203ed4:	e0bffa17 	ldw	r2,-24(fp)

}
80203ed8:	e037883a 	mov	sp,fp
80203edc:	dfc00117 	ldw	ra,4(sp)
80203ee0:	df000017 	ldw	fp,0(sp)
80203ee4:	dec00204 	addi	sp,sp,8
80203ee8:	f800283a 	ret

80203eec <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
80203eec:	defff904 	addi	sp,sp,-28
80203ef0:	dfc00615 	stw	ra,24(sp)
80203ef4:	df000515 	stw	fp,20(sp)
80203ef8:	df000504 	addi	fp,sp,20
80203efc:	e13ffc15 	stw	r4,-16(fp)
80203f00:	e17ffd15 	stw	r5,-12(fp)
80203f04:	3007883a 	mov	r3,r6
80203f08:	3805883a 	mov	r2,r7
80203f0c:	e0fffe05 	stb	r3,-8(fp)
80203f10:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203f14:	00800044 	movi	r2,1
80203f18:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203f1c:	e17ffd17 	ldw	r5,-12(fp)
80203f20:	e13ffc17 	ldw	r4,-16(fp)
80203f24:	02041440 	call	80204144 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203f28:	e0bffe03 	ldbu	r2,-8(fp)
80203f2c:	10803fcc 	andi	r2,r2,255
80203f30:	100d883a 	mov	r6,r2
80203f34:	e17ffd17 	ldw	r5,-12(fp)
80203f38:	e13ffc17 	ldw	r4,-16(fp)
80203f3c:	02042480 	call	80204248 <i2c_write>
80203f40:	1000011e 	bne	r2,zero,80203f48 <I2C_Read+0x5c>
        bSuccess = FALSE;
80203f44:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203f48:	e0bffb17 	ldw	r2,-20(fp)
80203f4c:	10000726 	beq	r2,zero,80203f6c <I2C_Read+0x80>
80203f50:	e0bfff03 	ldbu	r2,-4(fp)
80203f54:	100d883a 	mov	r6,r2
80203f58:	e17ffd17 	ldw	r5,-12(fp)
80203f5c:	e13ffc17 	ldw	r4,-16(fp)
80203f60:	02042480 	call	80204248 <i2c_write>
80203f64:	1000011e 	bne	r2,zero,80203f6c <I2C_Read+0x80>
        bSuccess = FALSE;
80203f68:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
80203f6c:	e17ffd17 	ldw	r5,-12(fp)
80203f70:	e13ffc17 	ldw	r4,-16(fp)
80203f74:	02041440 	call	80204144 <i2c_start>
    DeviceAddr |= 1; // Read
80203f78:	e0bffe03 	ldbu	r2,-8(fp)
80203f7c:	10800054 	ori	r2,r2,1
80203f80:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80203f84:	e0bffb17 	ldw	r2,-20(fp)
80203f88:	10000826 	beq	r2,zero,80203fac <I2C_Read+0xc0>
80203f8c:	e0bffe03 	ldbu	r2,-8(fp)
80203f90:	10803fcc 	andi	r2,r2,255
80203f94:	100d883a 	mov	r6,r2
80203f98:	e17ffd17 	ldw	r5,-12(fp)
80203f9c:	e13ffc17 	ldw	r4,-16(fp)
80203fa0:	02042480 	call	80204248 <i2c_write>
80203fa4:	1000011e 	bne	r2,zero,80203fac <I2C_Read+0xc0>
        bSuccess = FALSE;
80203fa8:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
80203fac:	e0bffb17 	ldw	r2,-20(fp)
80203fb0:	10000526 	beq	r2,zero,80203fc8 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
80203fb4:	000f883a 	mov	r7,zero
80203fb8:	e1800217 	ldw	r6,8(fp)
80203fbc:	e17ffd17 	ldw	r5,-12(fp)
80203fc0:	e13ffc17 	ldw	r4,-16(fp)
80203fc4:	02043780 	call	80204378 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
80203fc8:	e17ffd17 	ldw	r5,-12(fp)
80203fcc:	e13ffc17 	ldw	r4,-16(fp)
80203fd0:	02041d00 	call	802041d0 <i2c_stop>
    
    return bSuccess;
80203fd4:	e0bffb17 	ldw	r2,-20(fp)
}
80203fd8:	e037883a 	mov	sp,fp
80203fdc:	dfc00117 	ldw	ra,4(sp)
80203fe0:	df000017 	ldw	fp,0(sp)
80203fe4:	dec00204 	addi	sp,sp,8
80203fe8:	f800283a 	ret

80203fec <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
80203fec:	defff604 	addi	sp,sp,-40
80203ff0:	dfc00915 	stw	ra,36(sp)
80203ff4:	df000815 	stw	fp,32(sp)
80203ff8:	df000804 	addi	fp,sp,32
80203ffc:	e13ffb15 	stw	r4,-20(fp)
80204000:	e17ffc15 	stw	r5,-16(fp)
80204004:	3007883a 	mov	r3,r6
80204008:	e1fffe15 	stw	r7,-8(fp)
8020400c:	e0800217 	ldw	r2,8(fp)
80204010:	e0fffd05 	stb	r3,-12(fp)
80204014:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
80204018:	00800044 	movi	r2,1
8020401c:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
80204020:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80204024:	e17ffc17 	ldw	r5,-16(fp)
80204028:	e13ffb17 	ldw	r4,-20(fp)
8020402c:	02041440 	call	80204144 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80204030:	e0bffd03 	ldbu	r2,-12(fp)
80204034:	10803fcc 	andi	r2,r2,255
80204038:	100d883a 	mov	r6,r2
8020403c:	e17ffc17 	ldw	r5,-16(fp)
80204040:	e13ffb17 	ldw	r4,-20(fp)
80204044:	02042480 	call	80204248 <i2c_write>
80204048:	1000011e 	bne	r2,zero,80204050 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
8020404c:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80204050:	e0bff917 	ldw	r2,-28(fp)
80204054:	10000726 	beq	r2,zero,80204074 <I2C_MultipleRead+0x88>
80204058:	e0bffa03 	ldbu	r2,-24(fp)
8020405c:	100d883a 	mov	r6,r2
80204060:	e17ffc17 	ldw	r5,-16(fp)
80204064:	e13ffb17 	ldw	r4,-20(fp)
80204068:	02042480 	call	80204248 <i2c_write>
8020406c:	1000011e 	bne	r2,zero,80204074 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
80204070:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
80204074:	e0bff917 	ldw	r2,-28(fp)
80204078:	10000326 	beq	r2,zero,80204088 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
8020407c:	e17ffc17 	ldw	r5,-16(fp)
80204080:	e13ffb17 	ldw	r4,-20(fp)
80204084:	02041440 	call	80204144 <i2c_start>
    DeviceAddr |= 1; // Read
80204088:	e0bffd03 	ldbu	r2,-12(fp)
8020408c:	10800054 	ori	r2,r2,1
80204090:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80204094:	e0bff917 	ldw	r2,-28(fp)
80204098:	10000826 	beq	r2,zero,802040bc <I2C_MultipleRead+0xd0>
8020409c:	e0bffd03 	ldbu	r2,-12(fp)
802040a0:	10803fcc 	andi	r2,r2,255
802040a4:	100d883a 	mov	r6,r2
802040a8:	e17ffc17 	ldw	r5,-16(fp)
802040ac:	e13ffb17 	ldw	r4,-20(fp)
802040b0:	02042480 	call	80204248 <i2c_write>
802040b4:	1000011e 	bne	r2,zero,802040bc <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
802040b8:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
802040bc:	e0bff917 	ldw	r2,-28(fp)
802040c0:	10001726 	beq	r2,zero,80204120 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
802040c4:	e03ff815 	stw	zero,-32(fp)
802040c8:	00001006 	br	8020410c <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
802040cc:	e0bff817 	ldw	r2,-32(fp)
802040d0:	e0fffe17 	ldw	r3,-8(fp)
802040d4:	1889883a 	add	r4,r3,r2
802040d8:	e0bfff0b 	ldhu	r2,-4(fp)
802040dc:	10ffffc4 	addi	r3,r2,-1
802040e0:	e0bff817 	ldw	r2,-32(fp)
802040e4:	1884c03a 	cmpne	r2,r3,r2
802040e8:	10803fcc 	andi	r2,r2,255
802040ec:	100f883a 	mov	r7,r2
802040f0:	200d883a 	mov	r6,r4
802040f4:	e17ffc17 	ldw	r5,-16(fp)
802040f8:	e13ffb17 	ldw	r4,-20(fp)
802040fc:	02043780 	call	80204378 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
80204100:	e0bff817 	ldw	r2,-32(fp)
80204104:	10800044 	addi	r2,r2,1
80204108:	e0bff815 	stw	r2,-32(fp)
8020410c:	e0bfff0b 	ldhu	r2,-4(fp)
80204110:	e0fff817 	ldw	r3,-32(fp)
80204114:	1880020e 	bge	r3,r2,80204120 <I2C_MultipleRead+0x134>
80204118:	e0bff917 	ldw	r2,-28(fp)
8020411c:	103feb1e 	bne	r2,zero,802040cc <__reset+0xfa1e40cc>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
80204120:	e17ffc17 	ldw	r5,-16(fp)
80204124:	e13ffb17 	ldw	r4,-20(fp)
80204128:	02041d00 	call	802041d0 <i2c_stop>
    
    return bSuccess;    
8020412c:	e0bff917 	ldw	r2,-28(fp)
    
}
80204130:	e037883a 	mov	sp,fp
80204134:	dfc00117 	ldw	ra,4(sp)
80204138:	df000017 	ldw	fp,0(sp)
8020413c:	dec00204 	addi	sp,sp,8
80204140:	f800283a 	ret

80204144 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
80204144:	defffc04 	addi	sp,sp,-16
80204148:	dfc00315 	stw	ra,12(sp)
8020414c:	df000215 	stw	fp,8(sp)
80204150:	df000204 	addi	fp,sp,8
80204154:	e13ffe15 	stw	r4,-8(fp)
80204158:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
8020415c:	e0bfff17 	ldw	r2,-4(fp)
80204160:	10800104 	addi	r2,r2,4
80204164:	1007883a 	mov	r3,r2
80204168:	00800044 	movi	r2,1
8020416c:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
80204170:	e0bfff17 	ldw	r2,-4(fp)
80204174:	00c00044 	movi	r3,1
80204178:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
8020417c:	e0bffe17 	ldw	r2,-8(fp)
80204180:	00c00044 	movi	r3,1
80204184:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
80204188:	01000044 	movi	r4,1
8020418c:	02174440 	call	80217444 <usleep>
     
    SDA_LOW(data_base); // data low
80204190:	e0bfff17 	ldw	r2,-4(fp)
80204194:	0007883a 	mov	r3,zero
80204198:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
8020419c:	01000044 	movi	r4,1
802041a0:	02174440 	call	80217444 <usleep>
    SCL_LOW(clk_base); // clock low
802041a4:	e0bffe17 	ldw	r2,-8(fp)
802041a8:	0007883a 	mov	r3,zero
802041ac:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
802041b0:	01000044 	movi	r4,1
802041b4:	02174440 	call	80217444 <usleep>
}
802041b8:	0001883a 	nop
802041bc:	e037883a 	mov	sp,fp
802041c0:	dfc00117 	ldw	ra,4(sp)
802041c4:	df000017 	ldw	fp,0(sp)
802041c8:	dec00204 	addi	sp,sp,8
802041cc:	f800283a 	ret

802041d0 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
802041d0:	defffc04 	addi	sp,sp,-16
802041d4:	dfc00315 	stw	ra,12(sp)
802041d8:	df000215 	stw	fp,8(sp)
802041dc:	df000204 	addi	fp,sp,8
802041e0:	e13ffe15 	stw	r4,-8(fp)
802041e4:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
802041e8:	e0bfff17 	ldw	r2,-4(fp)
802041ec:	10800104 	addi	r2,r2,4
802041f0:	1007883a 	mov	r3,r2
802041f4:	00800044 	movi	r2,1
802041f8:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
802041fc:	e0bfff17 	ldw	r2,-4(fp)
80204200:	0007883a 	mov	r3,zero
80204204:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
80204208:	e0bffe17 	ldw	r2,-8(fp)
8020420c:	00c00044 	movi	r3,1
80204210:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
80204214:	01000044 	movi	r4,1
80204218:	02174440 	call	80217444 <usleep>
    SDA_HIGH(data_base); // data high
8020421c:	e0bfff17 	ldw	r2,-4(fp)
80204220:	00c00044 	movi	r3,1
80204224:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
80204228:	01000044 	movi	r4,1
8020422c:	02174440 	call	80217444 <usleep>
    

    
}
80204230:	0001883a 	nop
80204234:	e037883a 	mov	sp,fp
80204238:	dfc00117 	ldw	ra,4(sp)
8020423c:	df000017 	ldw	fp,0(sp)
80204240:	dec00204 	addi	sp,sp,8
80204244:	f800283a 	ret

80204248 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
80204248:	defff804 	addi	sp,sp,-32
8020424c:	dfc00715 	stw	ra,28(sp)
80204250:	df000615 	stw	fp,24(sp)
80204254:	df000604 	addi	fp,sp,24
80204258:	e13ffd15 	stw	r4,-12(fp)
8020425c:	e17ffe15 	stw	r5,-8(fp)
80204260:	3005883a 	mov	r2,r6
80204264:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
80204268:	00bfe004 	movi	r2,-128
8020426c:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
80204270:	e0bffe17 	ldw	r2,-8(fp)
80204274:	10800104 	addi	r2,r2,4
80204278:	1007883a 	mov	r3,r2
8020427c:	00800044 	movi	r2,1
80204280:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
80204284:	e03ffb15 	stw	zero,-20(fp)
80204288:	00001f06 	br	80204308 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
8020428c:	e0bffd17 	ldw	r2,-12(fp)
80204290:	0007883a 	mov	r3,zero
80204294:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
80204298:	e0ffff03 	ldbu	r3,-4(fp)
8020429c:	e0bffa03 	ldbu	r2,-24(fp)
802042a0:	1884703a 	and	r2,r3,r2
802042a4:	10803fcc 	andi	r2,r2,255
802042a8:	10000426 	beq	r2,zero,802042bc <i2c_write+0x74>
            SDA_HIGH(data_base);
802042ac:	e0bffe17 	ldw	r2,-8(fp)
802042b0:	00c00044 	movi	r3,1
802042b4:	10c00035 	stwio	r3,0(r2)
802042b8:	00000306 	br	802042c8 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
802042bc:	e0bffe17 	ldw	r2,-8(fp)
802042c0:	0007883a 	mov	r3,zero
802042c4:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
802042c8:	e0bffa03 	ldbu	r2,-24(fp)
802042cc:	1004d07a 	srli	r2,r2,1
802042d0:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
802042d4:	e0bffd17 	ldw	r2,-12(fp)
802042d8:	00c00044 	movi	r3,1
802042dc:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802042e0:	01000044 	movi	r4,1
802042e4:	02174440 	call	80217444 <usleep>
        SCL_LOW(clk_base);
802042e8:	e0bffd17 	ldw	r2,-12(fp)
802042ec:	0007883a 	mov	r3,zero
802042f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802042f4:	01000044 	movi	r4,1
802042f8:	02174440 	call	80217444 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
802042fc:	e0bffb17 	ldw	r2,-20(fp)
80204300:	10800044 	addi	r2,r2,1
80204304:	e0bffb15 	stw	r2,-20(fp)
80204308:	e0bffb17 	ldw	r2,-20(fp)
8020430c:	10800210 	cmplti	r2,r2,8
80204310:	103fde1e 	bne	r2,zero,8020428c <__reset+0xfa1e428c>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
80204314:	e0bffe17 	ldw	r2,-8(fp)
80204318:	10800104 	addi	r2,r2,4
8020431c:	0007883a 	mov	r3,zero
80204320:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
80204324:	e0bffd17 	ldw	r2,-12(fp)
80204328:	00c00044 	movi	r3,1
8020432c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
80204330:	01000044 	movi	r4,1
80204334:	02174440 	call	80217444 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
80204338:	e0bffe17 	ldw	r2,-8(fp)
8020433c:	10800037 	ldwio	r2,0(r2)
80204340:	1005003a 	cmpeq	r2,r2,zero
80204344:	10803fcc 	andi	r2,r2,255
80204348:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
8020434c:	e0bffd17 	ldw	r2,-12(fp)
80204350:	0007883a 	mov	r3,zero
80204354:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80204358:	01000044 	movi	r4,1
8020435c:	02174440 	call	80217444 <usleep>
    return bAck;
80204360:	e0bffc17 	ldw	r2,-16(fp)
}    
80204364:	e037883a 	mov	sp,fp
80204368:	dfc00117 	ldw	ra,4(sp)
8020436c:	df000017 	ldw	fp,0(sp)
80204370:	dec00204 	addi	sp,sp,8
80204374:	f800283a 	ret

80204378 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
80204378:	defff804 	addi	sp,sp,-32
8020437c:	dfc00715 	stw	ra,28(sp)
80204380:	df000615 	stw	fp,24(sp)
80204384:	df000604 	addi	fp,sp,24
80204388:	e13ffc15 	stw	r4,-16(fp)
8020438c:	e17ffd15 	stw	r5,-12(fp)
80204390:	e1bffe15 	stw	r6,-8(fp)
80204394:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
80204398:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
8020439c:	e0bffd17 	ldw	r2,-12(fp)
802043a0:	10800104 	addi	r2,r2,4
802043a4:	0007883a 	mov	r3,zero
802043a8:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
802043ac:	e0bffc17 	ldw	r2,-16(fp)
802043b0:	0007883a 	mov	r3,zero
802043b4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
802043b8:	01000044 	movi	r4,1
802043bc:	02174440 	call	80217444 <usleep>

    for(i=0;i<8;i++){
802043c0:	e03ffb15 	stw	zero,-20(fp)
802043c4:	00001606 	br	80204420 <i2c_read+0xa8>
        Data <<= 1;
802043c8:	e0bffa03 	ldbu	r2,-24(fp)
802043cc:	1085883a 	add	r2,r2,r2
802043d0:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
802043d4:	e0bffc17 	ldw	r2,-16(fp)
802043d8:	00c00044 	movi	r3,1
802043dc:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
802043e0:	01000044 	movi	r4,1
802043e4:	02174440 	call	80217444 <usleep>
        if (SDA_READ(data_base))  // read data   
802043e8:	e0bffd17 	ldw	r2,-12(fp)
802043ec:	10800037 	ldwio	r2,0(r2)
802043f0:	10000326 	beq	r2,zero,80204400 <i2c_read+0x88>
            Data |= 0x01;
802043f4:	e0bffa03 	ldbu	r2,-24(fp)
802043f8:	10800054 	ori	r2,r2,1
802043fc:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
80204400:	e0bffc17 	ldw	r2,-16(fp)
80204404:	0007883a 	mov	r3,zero
80204408:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020440c:	01000044 	movi	r4,1
80204410:	02174440 	call	80217444 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
80204414:	e0bffb17 	ldw	r2,-20(fp)
80204418:	10800044 	addi	r2,r2,1
8020441c:	e0bffb15 	stw	r2,-20(fp)
80204420:	e0bffb17 	ldw	r2,-20(fp)
80204424:	10800210 	cmplti	r2,r2,8
80204428:	103fe71e 	bne	r2,zero,802043c8 <__reset+0xfa1e43c8>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
8020442c:	e0bffc17 	ldw	r2,-16(fp)
80204430:	0007883a 	mov	r3,zero
80204434:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
80204438:	e0bffd17 	ldw	r2,-12(fp)
8020443c:	10800104 	addi	r2,r2,4
80204440:	1007883a 	mov	r3,r2
80204444:	00800044 	movi	r2,1
80204448:	18800035 	stwio	r2,0(r3)
    if (bAck)
8020444c:	e0bfff17 	ldw	r2,-4(fp)
80204450:	10000426 	beq	r2,zero,80204464 <i2c_read+0xec>
        SDA_LOW(data_base);
80204454:	e0bffd17 	ldw	r2,-12(fp)
80204458:	0007883a 	mov	r3,zero
8020445c:	10c00035 	stwio	r3,0(r2)
80204460:	00000306 	br	80204470 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
80204464:	e0bffd17 	ldw	r2,-12(fp)
80204468:	00c00044 	movi	r3,1
8020446c:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
80204470:	e0bffc17 	ldw	r2,-16(fp)
80204474:	00c00044 	movi	r3,1
80204478:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
8020447c:	01000044 	movi	r4,1
80204480:	02174440 	call	80217444 <usleep>
    SCL_LOW(clk_base); // clock low
80204484:	e0bffc17 	ldw	r2,-16(fp)
80204488:	0007883a 	mov	r3,zero
8020448c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80204490:	01000044 	movi	r4,1
80204494:	02174440 	call	80217444 <usleep>
    SDA_LOW(data_base);  // data low
80204498:	e0bffd17 	ldw	r2,-12(fp)
8020449c:	0007883a 	mov	r3,zero
802044a0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
802044a4:	01000044 	movi	r4,1
802044a8:	02174440 	call	80217444 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
802044ac:	e0bffe17 	ldw	r2,-8(fp)
802044b0:	e0fffa03 	ldbu	r3,-24(fp)
802044b4:	10c00005 	stb	r3,0(r2)
}
802044b8:	0001883a 	nop
802044bc:	e037883a 	mov	sp,fp
802044c0:	dfc00117 	ldw	ra,4(sp)
802044c4:	df000017 	ldw	fp,0(sp)
802044c8:	dec00204 	addi	sp,sp,8
802044cc:	f800283a 	ret

802044d0 <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
802044d0:	defffd04 	addi	sp,sp,-12
802044d4:	df000215 	stw	fp,8(sp)
802044d8:	df000204 	addi	fp,sp,8
802044dc:	e13ffe15 	stw	r4,-8(fp)
802044e0:	2805883a 	mov	r2,r5
802044e4:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
802044e8:	e0bffe17 	ldw	r2,-8(fp)
802044ec:	10800058 	cmpnei	r2,r2,1
802044f0:	1000071e 	bne	r2,zero,80204510 <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
802044f4:	e0bfff03 	ldbu	r2,-4(fp)
802044f8:	0084303a 	nor	r2,zero,r2
802044fc:	1007883a 	mov	r3,r2
80204500:	d0a01a03 	ldbu	r2,-32664(gp)
80204504:	1884703a 	and	r2,r3,r2
80204508:	d0a01a05 	stb	r2,-32664(gp)
8020450c:	00000406 	br	80204520 <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
80204510:	d0e01a03 	ldbu	r3,-32664(gp)
80204514:	e0bfff03 	ldbu	r2,-4(fp)
80204518:	1884b03a 	or	r2,r3,r2
8020451c:	d0a01a05 	stb	r2,-32664(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
80204520:	d0a01a03 	ldbu	r2,-32664(gp)
80204524:	10c03fcc 	andi	r3,r2,255
80204528:	00a04034 	movhi	r2,33024
8020452c:	10816404 	addi	r2,r2,1424
80204530:	10c00035 	stwio	r3,0(r2)

  return TRUE;
80204534:	00800044 	movi	r2,1
}
80204538:	e037883a 	mov	sp,fp
8020453c:	df000017 	ldw	fp,0(sp)
80204540:	dec00104 	addi	sp,sp,4
80204544:	f800283a 	ret

80204548 <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
80204548:	defffd04 	addi	sp,sp,-12
8020454c:	df000215 	stw	fp,8(sp)
80204550:	df000204 	addi	fp,sp,8
80204554:	e13ffe15 	stw	r4,-8(fp)
80204558:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
8020455c:	e0bffe17 	ldw	r2,-8(fp)
80204560:	10800058 	cmpnei	r2,r2,1
80204564:	1000051e 	bne	r2,zero,8020457c <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
80204568:	d0e00017 	ldw	r3,-32768(gp)
8020456c:	e0bfff17 	ldw	r2,-4(fp)
80204570:	1884b03a 	or	r2,r3,r2
80204574:	d0a00015 	stw	r2,-32768(gp)
80204578:	00000506 	br	80204590 <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
8020457c:	e0bfff17 	ldw	r2,-4(fp)
80204580:	0086303a 	nor	r3,zero,r2
80204584:	d0a00017 	ldw	r2,-32768(gp)
80204588:	1884703a 	and	r2,r3,r2
8020458c:	d0a00015 	stw	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
80204590:	d0a00017 	ldw	r2,-32768(gp)
80204594:	1007883a 	mov	r3,r2
80204598:	00a04034 	movhi	r2,33024
8020459c:	10813004 	addi	r2,r2,1216
802045a0:	10c00035 	stwio	r3,0(r2)

  return TRUE;
802045a4:	00800044 	movi	r2,1
}
802045a8:	e037883a 	mov	sp,fp
802045ac:	df000017 	ldw	fp,0(sp)
802045b0:	dec00104 	addi	sp,sp,4
802045b4:	f800283a 	ret

802045b8 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
802045b8:	defffc04 	addi	sp,sp,-16
802045bc:	df000315 	stw	fp,12(sp)
802045c0:	df000304 	addi	fp,sp,12
802045c4:	e13ffd15 	stw	r4,-12(fp)
802045c8:	e17ffe15 	stw	r5,-8(fp)
802045cc:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
802045d0:	e0bffd17 	ldw	r2,-12(fp)
802045d4:	10800037 	ldwio	r2,0(r2)
802045d8:	1080010c 	andi	r2,r2,4
802045dc:	10000226 	beq	r2,zero,802045e8 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
802045e0:	00bff904 	movi	r2,-28
802045e4:	00003d06 	br	802046dc <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
802045e8:	e0bfff17 	ldw	r2,-4(fp)
802045ec:	10800017 	ldw	r2,0(r2)
802045f0:	1007883a 	mov	r3,r2
802045f4:	e0bffe17 	ldw	r2,-8(fp)
802045f8:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
802045fc:	e0bffe17 	ldw	r2,-8(fp)
80204600:	10800104 	addi	r2,r2,4
80204604:	e0ffff17 	ldw	r3,-4(fp)
80204608:	18c00117 	ldw	r3,4(r3)
8020460c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
80204610:	e0bffe17 	ldw	r2,-8(fp)
80204614:	10800204 	addi	r2,r2,8
80204618:	e0ffff17 	ldw	r3,-4(fp)
8020461c:	18c00217 	ldw	r3,8(r3)
80204620:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
80204624:	e0bffe17 	ldw	r2,-8(fp)
80204628:	10800304 	addi	r2,r2,12
8020462c:	e0ffff17 	ldw	r3,-4(fp)
80204630:	18c0030b 	ldhu	r3,12(r3)
80204634:	18ffffcc 	andi	r3,r3,65535
80204638:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
8020463c:	e0bffe17 	ldw	r2,-8(fp)
80204640:	10800384 	addi	r2,r2,14
80204644:	e0ffff17 	ldw	r3,-4(fp)
80204648:	18c00383 	ldbu	r3,14(r3)
8020464c:	18c03fcc 	andi	r3,r3,255
80204650:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
80204654:	e0bffe17 	ldw	r2,-8(fp)
80204658:	108003c4 	addi	r2,r2,15
8020465c:	e0ffff17 	ldw	r3,-4(fp)
80204660:	18c003c3 	ldbu	r3,15(r3)
80204664:	18c03fcc 	andi	r3,r3,255
80204668:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
8020466c:	e0bffe17 	ldw	r2,-8(fp)
80204670:	10800404 	addi	r2,r2,16
80204674:	e0ffff17 	ldw	r3,-4(fp)
80204678:	18c0040b 	ldhu	r3,16(r3)
8020467c:	18ffffcc 	andi	r3,r3,65535
80204680:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
80204684:	e0bffe17 	ldw	r2,-8(fp)
80204688:	10800484 	addi	r2,r2,18
8020468c:	e0ffff17 	ldw	r3,-4(fp)
80204690:	18c0048b 	ldhu	r3,18(r3)
80204694:	18ffffcc 	andi	r3,r3,65535
80204698:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
8020469c:	e0bffe17 	ldw	r2,-8(fp)
802046a0:	10800504 	addi	r2,r2,20
802046a4:	e0ffff17 	ldw	r3,-4(fp)
802046a8:	18c00517 	ldw	r3,20(r3)
802046ac:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
802046b0:	e0bffe17 	ldw	r2,-8(fp)
802046b4:	10800604 	addi	r2,r2,24
802046b8:	e0ffff17 	ldw	r3,-4(fp)
802046bc:	18c00617 	ldw	r3,24(r3)
802046c0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
802046c4:	e0bffe17 	ldw	r2,-8(fp)
802046c8:	10800704 	addi	r2,r2,28
802046cc:	e0ffff17 	ldw	r3,-4(fp)
802046d0:	18c00717 	ldw	r3,28(r3)
802046d4:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
802046d8:	0005883a 	mov	r2,zero
}
802046dc:	e037883a 	mov	sp,fp
802046e0:	df000017 	ldw	fp,0(sp)
802046e4:	dec00104 	addi	sp,sp,4
802046e8:	f800283a 	ret

802046ec <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
802046ec:	defff604 	addi	sp,sp,-40
802046f0:	df000915 	stw	fp,36(sp)
802046f4:	df000904 	addi	fp,sp,36
802046f8:	e13ff715 	stw	r4,-36(fp)
802046fc:	e17ff815 	stw	r5,-32(fp)
80204700:	e1bff915 	stw	r6,-28(fp)
80204704:	e1fffa15 	stw	r7,-24(fp)
80204708:	e1800517 	ldw	r6,20(fp)
8020470c:	e1400617 	ldw	r5,24(fp)
80204710:	e1000717 	ldw	r4,28(fp)
80204714:	e0c00817 	ldw	r3,32(fp)
80204718:	e0800917 	ldw	r2,36(fp)
8020471c:	e1bffb0d 	sth	r6,-20(fp)
80204720:	e17ffc05 	stb	r5,-16(fp)
80204724:	e13ffd05 	stb	r4,-12(fp)
80204728:	e0fffe0d 	sth	r3,-8(fp)
8020472c:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
80204730:	e0bff717 	ldw	r2,-36(fp)
80204734:	10c01217 	ldw	r3,72(r2)
80204738:	e0800117 	ldw	r2,4(fp)
8020473c:	18801936 	bltu	r3,r2,802047a4 <msgdma_construct_extended_descriptor+0xb8>
80204740:	e13ff717 	ldw	r4,-36(fp)
80204744:	20801317 	ldw	r2,76(r4)
80204748:	20c01417 	ldw	r3,80(r4)
8020474c:	e13ffe0b 	ldhu	r4,-8(fp)
80204750:	213fffcc 	andi	r4,r4,65535
80204754:	2015883a 	mov	r10,r4
80204758:	0017883a 	mov	r11,zero
8020475c:	1ac01136 	bltu	r3,r11,802047a4 <msgdma_construct_extended_descriptor+0xb8>
80204760:	58c0011e 	bne	r11,r3,80204768 <msgdma_construct_extended_descriptor+0x7c>
80204764:	12800f36 	bltu	r2,r10,802047a4 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
80204768:	e13ff717 	ldw	r4,-36(fp)
8020476c:	20801317 	ldw	r2,76(r4)
80204770:	20c01417 	ldw	r3,80(r4)
80204774:	e13fff0b 	ldhu	r4,-4(fp)
80204778:	213fffcc 	andi	r4,r4,65535
8020477c:	2011883a 	mov	r8,r4
80204780:	0013883a 	mov	r9,zero
80204784:	1a400736 	bltu	r3,r9,802047a4 <msgdma_construct_extended_descriptor+0xb8>
80204788:	48c0011e 	bne	r9,r3,80204790 <msgdma_construct_extended_descriptor+0xa4>
8020478c:	12000536 	bltu	r2,r8,802047a4 <msgdma_construct_extended_descriptor+0xb8>
80204790:	e0bff717 	ldw	r2,-36(fp)
80204794:	10801703 	ldbu	r2,92(r2)
80204798:	10803fcc 	andi	r2,r2,255
8020479c:	10800060 	cmpeqi	r2,r2,1
802047a0:	1000021e 	bne	r2,zero,802047ac <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
802047a4:	00bffa84 	movi	r2,-22
802047a8:	00002306 	br	80204838 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
802047ac:	e0bff817 	ldw	r2,-32(fp)
802047b0:	e0fff917 	ldw	r3,-28(fp)
802047b4:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
802047b8:	e0bff817 	ldw	r2,-32(fp)
802047bc:	e0fffa17 	ldw	r3,-24(fp)
802047c0:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
802047c4:	e0bff817 	ldw	r2,-32(fp)
802047c8:	e0c00117 	ldw	r3,4(fp)
802047cc:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
802047d0:	e0bff817 	ldw	r2,-32(fp)
802047d4:	e0fffb0b 	ldhu	r3,-20(fp)
802047d8:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
802047dc:	e0bff817 	ldw	r2,-32(fp)
802047e0:	e0fffc03 	ldbu	r3,-16(fp)
802047e4:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
802047e8:	e0bff817 	ldw	r2,-32(fp)
802047ec:	e0fffd03 	ldbu	r3,-12(fp)
802047f0:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
802047f4:	e0bff817 	ldw	r2,-32(fp)
802047f8:	e0fffe0b 	ldhu	r3,-8(fp)
802047fc:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
80204800:	e0bff817 	ldw	r2,-32(fp)
80204804:	e0ffff0b 	ldhu	r3,-4(fp)
80204808:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
8020480c:	e0bff817 	ldw	r2,-32(fp)
80204810:	e0c00317 	ldw	r3,12(fp)
80204814:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
80204818:	e0bff817 	ldw	r2,-32(fp)
8020481c:	e0c00417 	ldw	r3,16(fp)
80204820:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80204824:	e0800217 	ldw	r2,8(fp)
80204828:	10e00034 	orhi	r3,r2,32768
8020482c:	e0bff817 	ldw	r2,-32(fp)
80204830:	10c00715 	stw	r3,28(r2)

	return 0;
80204834:	0005883a 	mov	r2,zero

}
80204838:	e037883a 	mov	sp,fp
8020483c:	df000017 	ldw	fp,0(sp)
80204840:	dec00104 	addi	sp,sp,4
80204844:	f800283a 	ret

80204848 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80204848:	defff004 	addi	sp,sp,-64
8020484c:	dfc00f15 	stw	ra,60(sp)
80204850:	df000e15 	stw	fp,56(sp)
80204854:	df000e04 	addi	fp,sp,56
80204858:	e13ffd15 	stw	r4,-12(fp)
8020485c:	e17ffe15 	stw	r5,-8(fp)
80204860:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80204864:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
80204868:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
8020486c:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204870:	e0bffd17 	ldw	r2,-12(fp)
80204874:	10800317 	ldw	r2,12(r2)
80204878:	10800204 	addi	r2,r2,8
8020487c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80204880:	10bfffcc 	andi	r2,r2,65535
80204884:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204888:	e0bffd17 	ldw	r2,-12(fp)
8020488c:	10800317 	ldw	r2,12(r2)
80204890:	10800204 	addi	r2,r2,8
80204894:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80204898:	1004d43a 	srli	r2,r2,16
8020489c:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
802048a0:	e0bffd17 	ldw	r2,-12(fp)
802048a4:	10800917 	ldw	r2,36(r2)
802048a8:	e0fff617 	ldw	r3,-40(fp)
802048ac:	1880042e 	bgeu	r3,r2,802048c0 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
802048b0:	e0bffd17 	ldw	r2,-12(fp)
802048b4:	10800917 	ldw	r2,36(r2)
802048b8:	e0fff517 	ldw	r3,-44(fp)
802048bc:	18800236 	bltu	r3,r2,802048c8 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
802048c0:	00bff904 	movi	r2,-28
802048c4:	00007d06 	br	80204abc <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
802048c8:	00800804 	movi	r2,32
802048cc:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802048d0:	0005303a 	rdctl	r2,status
802048d4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802048d8:	e0fff717 	ldw	r3,-36(fp)
802048dc:	00bfff84 	movi	r2,-2
802048e0:	1884703a 	and	r2,r3,r2
802048e4:	1001703a 	wrctl	status,r2
  
  return context;
802048e8:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
802048ec:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802048f0:	e0bffd17 	ldw	r2,-12(fp)
802048f4:	10800317 	ldw	r2,12(r2)
802048f8:	10800104 	addi	r2,r2,4
802048fc:	e0fff317 	ldw	r3,-52(fp)
80204900:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204904:	e0bffd17 	ldw	r2,-12(fp)
80204908:	10800317 	ldw	r2,12(r2)
8020490c:	e0fffd17 	ldw	r3,-12(fp)
80204910:	18c00317 	ldw	r3,12(r3)
80204914:	18c00037 	ldwio	r3,0(r3)
80204918:	10c00035 	stwio	r3,0(r2)
8020491c:	e0bff417 	ldw	r2,-48(fp)
80204920:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204924:	e0bffc17 	ldw	r2,-16(fp)
80204928:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
8020492c:	e0bffe17 	ldw	r2,-8(fp)
80204930:	10000826 	beq	r2,zero,80204954 <msgdma_descriptor_async_transfer+0x10c>
80204934:	e0bfff17 	ldw	r2,-4(fp)
80204938:	1000061e 	bne	r2,zero,80204954 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
8020493c:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#if DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
80204940:	012008b4 	movhi	r4,32802
80204944:	2134d804 	addi	r4,r4,-11424
80204948:	0206bc40 	call	80206bc4 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
8020494c:	00bff084 	movi	r2,-62
80204950:	00005a06 	br	80204abc <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204954:	e0bffe17 	ldw	r2,-8(fp)
80204958:	10001b1e 	bne	r2,zero,802049c8 <msgdma_descriptor_async_transfer+0x180>
8020495c:	e0bfff17 	ldw	r2,-4(fp)
80204960:	10001926 	beq	r2,zero,802049c8 <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
80204964:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204968:	00000d06 	br	802049a0 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
8020496c:	01000044 	movi	r4,1
80204970:	02168b40 	call	802168b4 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204974:	e0bff20b 	ldhu	r2,-56(fp)
80204978:	1084e230 	cmpltui	r2,r2,5000
8020497c:	1000051e 	bne	r2,zero,80204994 <msgdma_descriptor_async_transfer+0x14c>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing extended descriptor\n");
80204980:	012008b4 	movhi	r4,32802
80204984:	2134e004 	addi	r4,r4,-11392
80204988:	0206bc40 	call	80206bc4 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020498c:	00bff084 	movi	r2,-62
80204990:	00004a06 	br	80204abc <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
80204994:	e0bff20b 	ldhu	r2,-56(fp)
80204998:	10800044 	addi	r2,r2,1
8020499c:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
802049a0:	e0bffd17 	ldw	r2,-12(fp)
802049a4:	10c00317 	ldw	r3,12(r2)
802049a8:	e0bffd17 	ldw	r2,-12(fp)
802049ac:	10800417 	ldw	r2,16(r2)
802049b0:	e1bfff17 	ldw	r6,-4(fp)
802049b4:	100b883a 	mov	r5,r2
802049b8:	1809883a 	mov	r4,r3
802049bc:	02045b80 	call	802045b8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
802049c0:	103fea1e 	bne	r2,zero,8020496c <__reset+0xfa1e496c>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
802049c4:	00000206 	br	802049d0 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
802049c8:	00bfffc4 	movi	r2,-1
802049cc:	00003b06 	br	80204abc <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
802049d0:	e0bffd17 	ldw	r2,-12(fp)
802049d4:	10800b17 	ldw	r2,44(r2)
802049d8:	10001c26 	beq	r2,zero,80204a4c <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
802049dc:	e0bffd17 	ldw	r2,-12(fp)
802049e0:	10c00d17 	ldw	r3,52(r2)
802049e4:	e0bff317 	ldw	r2,-52(fp)
802049e8:	1884b03a 	or	r2,r3,r2
802049ec:	10800514 	ori	r2,r2,20
802049f0:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
802049f4:	e0fff317 	ldw	r3,-52(fp)
802049f8:	00bff7c4 	movi	r2,-33
802049fc:	1884703a 	and	r2,r3,r2
80204a00:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204a04:	0005303a 	rdctl	r2,status
80204a08:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204a0c:	e0fff917 	ldw	r3,-28(fp)
80204a10:	00bfff84 	movi	r2,-2
80204a14:	1884703a 	and	r2,r3,r2
80204a18:	1001703a 	wrctl	status,r2
  
  return context;
80204a1c:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80204a20:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204a24:	e0bffd17 	ldw	r2,-12(fp)
80204a28:	10800317 	ldw	r2,12(r2)
80204a2c:	10800104 	addi	r2,r2,4
80204a30:	e0fff317 	ldw	r3,-52(fp)
80204a34:	10c00035 	stwio	r3,0(r2)
80204a38:	e0bff417 	ldw	r2,-48(fp)
80204a3c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204a40:	e0bffb17 	ldw	r2,-20(fp)
80204a44:	1001703a 	wrctl	status,r2
80204a48:	00001b06 	br	80204ab8 <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
80204a4c:	e0bffd17 	ldw	r2,-12(fp)
80204a50:	10c00d17 	ldw	r3,52(r2)
80204a54:	e0bff317 	ldw	r2,-52(fp)
80204a58:	1884b03a 	or	r2,r3,r2
80204a5c:	10800114 	ori	r2,r2,4
80204a60:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
80204a64:	e0fff317 	ldw	r3,-52(fp)
80204a68:	00bff3c4 	movi	r2,-49
80204a6c:	1884703a 	and	r2,r3,r2
80204a70:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204a74:	0005303a 	rdctl	r2,status
80204a78:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204a7c:	e0fffa17 	ldw	r3,-24(fp)
80204a80:	00bfff84 	movi	r2,-2
80204a84:	1884703a 	and	r2,r3,r2
80204a88:	1001703a 	wrctl	status,r2
  
  return context;
80204a8c:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80204a90:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204a94:	e0bffd17 	ldw	r2,-12(fp)
80204a98:	10800317 	ldw	r2,12(r2)
80204a9c:	10800104 	addi	r2,r2,4
80204aa0:	e0fff317 	ldw	r3,-52(fp)
80204aa4:	10c00035 	stwio	r3,0(r2)
80204aa8:	e0bff417 	ldw	r2,-48(fp)
80204aac:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204ab0:	e0bff817 	ldw	r2,-32(fp)
80204ab4:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204ab8:	0005883a 	mov	r2,zero
}
80204abc:	e037883a 	mov	sp,fp
80204ac0:	dfc00117 	ldw	ra,4(sp)
80204ac4:	df000017 	ldw	fp,0(sp)
80204ac8:	dec00204 	addi	sp,sp,8
80204acc:	f800283a 	ret

80204ad0 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80204ad0:	defff004 	addi	sp,sp,-64
80204ad4:	dfc00f15 	stw	ra,60(sp)
80204ad8:	df000e15 	stw	fp,56(sp)
80204adc:	df000e04 	addi	fp,sp,56
80204ae0:	e13ffd15 	stw	r4,-12(fp)
80204ae4:	e17ffe15 	stw	r5,-8(fp)
80204ae8:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
80204aec:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
80204af0:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
80204af4:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
80204af8:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204afc:	e0bffd17 	ldw	r2,-12(fp)
80204b00:	10800317 	ldw	r2,12(r2)
80204b04:	10800204 	addi	r2,r2,8
80204b08:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
80204b0c:	10bfffcc 	andi	r2,r2,65535
80204b10:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204b14:	e0bffd17 	ldw	r2,-12(fp)
80204b18:	10800317 	ldw	r2,12(r2)
80204b1c:	10800204 	addi	r2,r2,8
80204b20:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80204b24:	1004d43a 	srli	r2,r2,16
80204b28:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
80204b2c:	00807804 	movi	r2,480
80204b30:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204b34:	00002006 	br	80204bb8 <msgdma_descriptor_sync_transfer+0xe8>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
80204b38:	01000044 	movi	r4,1
80204b3c:	02168b40 	call	802168b4 <alt_busy_sleep>
#if DEBUG_ON
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
80204b40:	d0a01d17 	ldw	r2,-32652(gp)
80204b44:	100f883a 	mov	r7,r2
80204b48:	01800a04 	movi	r6,40
80204b4c:	01400044 	movi	r5,1
80204b50:	012008b4 	movhi	r4,32802
80204b54:	2134f604 	addi	r4,r4,-11304
80204b58:	020691c0 	call	8020691c <fwrite>
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204b5c:	e0bff30b 	ldhu	r2,-52(fp)
80204b60:	1084e230 	cmpltui	r2,r2,5000
80204b64:	1000051e 	bne	r2,zero,80204b7c <msgdma_descriptor_sync_transfer+0xac>
		{
#if DEBUG_ON
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
80204b68:	012008b4 	movhi	r4,32802
80204b6c:	21350104 	addi	r4,r4,-11260
80204b70:	0206bc40 	call	80206bc4 <puts>
#endif
			return -ETIME;
80204b74:	00bff084 	movi	r2,-62
80204b78:	0000a206 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
80204b7c:	e0bff30b 	ldhu	r2,-52(fp)
80204b80:	10800044 	addi	r2,r2,1
80204b84:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204b88:	e0bffd17 	ldw	r2,-12(fp)
80204b8c:	10800317 	ldw	r2,12(r2)
80204b90:	10800204 	addi	r2,r2,8
80204b94:	10800037 	ldwio	r2,0(r2)
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
80204b98:	10bfffcc 	andi	r2,r2,65535
80204b9c:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204ba0:	e0bffd17 	ldw	r2,-12(fp)
80204ba4:	10800317 	ldw	r2,12(r2)
80204ba8:	10800204 	addi	r2,r2,8
80204bac:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
80204bb0:	1004d43a 	srli	r2,r2,16
80204bb4:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204bb8:	e0bffd17 	ldw	r2,-12(fp)
80204bbc:	10800917 	ldw	r2,36(r2)
80204bc0:	e0fff517 	ldw	r3,-44(fp)
80204bc4:	18bfdc2e 	bgeu	r3,r2,80204b38 <__reset+0xfa1e4b38>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80204bc8:	e0bffd17 	ldw	r2,-12(fp)
80204bcc:	10800917 	ldw	r2,36(r2)
80204bd0:	e0fff417 	ldw	r3,-48(fp)
80204bd4:	18bfd82e 	bgeu	r3,r2,80204b38 <__reset+0xfa1e4b38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204bd8:	0005303a 	rdctl	r2,status
80204bdc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204be0:	e0fffc17 	ldw	r3,-16(fp)
80204be4:	00bfff84 	movi	r2,-2
80204be8:	1884703a 	and	r2,r3,r2
80204bec:	1001703a 	wrctl	status,r2
  
  return context;
80204bf0:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204bf4:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204bf8:	e0bffd17 	ldw	r2,-12(fp)
80204bfc:	10800317 	ldw	r2,12(r2)
80204c00:	10800104 	addi	r2,r2,4
80204c04:	00c00804 	movi	r3,32
80204c08:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204c0c:	e0bffd17 	ldw	r2,-12(fp)
80204c10:	10800317 	ldw	r2,12(r2)
80204c14:	e0fffd17 	ldw	r3,-12(fp)
80204c18:	18c00317 	ldw	r3,12(r3)
80204c1c:	18c00037 	ldwio	r3,0(r3)
80204c20:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
80204c24:	e0bffe17 	ldw	r2,-8(fp)
80204c28:	10000826 	beq	r2,zero,80204c4c <msgdma_descriptor_sync_transfer+0x17c>
80204c2c:	e0bfff17 	ldw	r2,-4(fp)
80204c30:	1000061e 	bne	r2,zero,80204c4c <msgdma_descriptor_sync_transfer+0x17c>
		counter = 0; /* reset counter */
80204c34:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		#if DEBUG_ON
			debug(fp, "invalid dma descriptor option\n");
80204c38:	012008b4 	movhi	r4,32802
80204c3c:	2134d804 	addi	r4,r4,-11424
80204c40:	0206bc40 	call	80206bc4 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
80204c44:	00bff084 	movi	r2,-62
80204c48:	00006e06 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204c4c:	e0bffe17 	ldw	r2,-8(fp)
80204c50:	10001b1e 	bne	r2,zero,80204cc0 <msgdma_descriptor_sync_transfer+0x1f0>
80204c54:	e0bfff17 	ldw	r2,-4(fp)
80204c58:	10001926 	beq	r2,zero,80204cc0 <msgdma_descriptor_sync_transfer+0x1f0>
		counter = 0; /* reset counter */
80204c5c:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204c60:	00000d06 	br	80204c98 <msgdma_descriptor_sync_transfer+0x1c8>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
80204c64:	01000044 	movi	r4,1
80204c68:	02168b40 	call	802168b4 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204c6c:	e0bff30b 	ldhu	r2,-52(fp)
80204c70:	1084e230 	cmpltui	r2,r2,5000
80204c74:	1000051e 	bne	r2,zero,80204c8c <msgdma_descriptor_sync_transfer+0x1bc>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while writing extended descriptor to FIFO\n");
80204c78:	012008b4 	movhi	r4,32802
80204c7c:	21351404 	addi	r4,r4,-11184
80204c80:	0206bc40 	call	80206bc4 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
80204c84:	00bff084 	movi	r2,-62
80204c88:	00005e06 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
			}
			counter++;
80204c8c:	e0bff30b 	ldhu	r2,-52(fp)
80204c90:	10800044 	addi	r2,r2,1
80204c94:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80204c98:	e0bffd17 	ldw	r2,-12(fp)
80204c9c:	10c00317 	ldw	r3,12(r2)
80204ca0:	e0bffd17 	ldw	r2,-12(fp)
80204ca4:	10800417 	ldw	r2,16(r2)
80204ca8:	e1bfff17 	ldw	r6,-4(fp)
80204cac:	100b883a 	mov	r5,r2
80204cb0:	1809883a 	mov	r4,r3
80204cb4:	02045b80 	call	802045b8 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204cb8:	103fea1e 	bne	r2,zero,80204c64 <__reset+0xfa1e4c64>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204cbc:	00000206 	br	80204cc8 <msgdma_descriptor_sync_transfer+0x1f8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80204cc0:	00bfffc4 	movi	r2,-1
80204cc4:	00004f06 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204cc8:	e0bffd17 	ldw	r2,-12(fp)
80204ccc:	10800317 	ldw	r2,12(r2)
80204cd0:	10800104 	addi	r2,r2,4
80204cd4:	e0fffd17 	ldw	r3,-12(fp)
80204cd8:	19000d17 	ldw	r4,52(r3)
80204cdc:	00fff2c4 	movi	r3,-53
80204ce0:	20c6703a 	and	r3,r4,r3
80204ce4:	18c00114 	ori	r3,r3,4
80204ce8:	10c00035 	stwio	r3,0(r2)
80204cec:	e0bff717 	ldw	r2,-36(fp)
80204cf0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204cf4:	e0bffb17 	ldw	r2,-20(fp)
80204cf8:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
80204cfc:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80204d00:	e0bffd17 	ldw	r2,-12(fp)
80204d04:	10800317 	ldw	r2,12(r2)
80204d08:	10800037 	ldwio	r2,0(r2)
80204d0c:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80204d10:	00001106 	br	80204d58 <msgdma_descriptor_sync_transfer+0x288>
		alt_busy_sleep(1); /* delay 1us */
80204d14:	01000044 	movi	r4,1
80204d18:	02168b40 	call	802168b4 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
80204d1c:	e0bff30b 	ldhu	r2,-52(fp)
80204d20:	1084e230 	cmpltui	r2,r2,5000
80204d24:	1000051e 	bne	r2,zero,80204d3c <msgdma_descriptor_sync_transfer+0x26c>
		{
			#if DEBUG_ON
				debug(fp, "time out after 5 msec while waiting for any pending transfer complete\n");
80204d28:	012008b4 	movhi	r4,32802
80204d2c:	21352404 	addi	r4,r4,-11120
80204d30:	0206bc40 	call	80206bc4 <puts>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
80204d34:	00bff084 	movi	r2,-62
80204d38:	00003206 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
80204d3c:	e0bff30b 	ldhu	r2,-52(fp)
80204d40:	10800044 	addi	r2,r2,1
80204d44:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80204d48:	e0bffd17 	ldw	r2,-12(fp)
80204d4c:	10800317 	ldw	r2,12(r2)
80204d50:	10800037 	ldwio	r2,0(r2)
80204d54:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80204d58:	e0fff217 	ldw	r3,-56(fp)
80204d5c:	e0bff817 	ldw	r2,-32(fp)
80204d60:	1884703a 	and	r2,r3,r2
80204d64:	1000031e 	bne	r2,zero,80204d74 <msgdma_descriptor_sync_transfer+0x2a4>
80204d68:	e0bff217 	ldw	r2,-56(fp)
80204d6c:	1080004c 	andi	r2,r2,1
80204d70:	103fe81e 	bne	r2,zero,80204d14 <__reset+0xfa1e4d14>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
80204d74:	e0fff217 	ldw	r3,-56(fp)
80204d78:	e0bff817 	ldw	r2,-32(fp)
80204d7c:	1884703a 	and	r2,r3,r2
80204d80:	10000226 	beq	r2,zero,80204d8c <msgdma_descriptor_sync_transfer+0x2bc>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
80204d84:	e0bff817 	ldw	r2,-32(fp)
80204d88:	00001e06 	br	80204e04 <msgdma_descriptor_sync_transfer+0x334>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
80204d8c:	e0bffd17 	ldw	r2,-12(fp)
80204d90:	10800317 	ldw	r2,12(r2)
80204d94:	10800104 	addi	r2,r2,4
80204d98:	10800037 	ldwio	r2,0(r2)
80204d9c:	10800814 	ori	r2,r2,32
80204da0:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204da4:	0005303a 	rdctl	r2,status
80204da8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204dac:	e0fff917 	ldw	r3,-28(fp)
80204db0:	00bfff84 	movi	r2,-2
80204db4:	1884703a 	and	r2,r3,r2
80204db8:	1001703a 	wrctl	status,r2
  
  return context;
80204dbc:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204dc0:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204dc4:	e0bffd17 	ldw	r2,-12(fp)
80204dc8:	10800317 	ldw	r2,12(r2)
80204dcc:	10800104 	addi	r2,r2,4
80204dd0:	e0fff617 	ldw	r3,-40(fp)
80204dd4:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204dd8:	e0bffd17 	ldw	r2,-12(fp)
80204ddc:	10800317 	ldw	r2,12(r2)
80204de0:	e0fffd17 	ldw	r3,-12(fp)
80204de4:	18c00317 	ldw	r3,12(r3)
80204de8:	18c00037 	ldwio	r3,0(r3)
80204dec:	10c00035 	stwio	r3,0(r2)
80204df0:	e0bff717 	ldw	r2,-36(fp)
80204df4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204df8:	e0bffa17 	ldw	r2,-24(fp)
80204dfc:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204e00:	0005883a 	mov	r2,zero

}
80204e04:	e037883a 	mov	sp,fp
80204e08:	dfc00117 	ldw	ra,4(sp)
80204e0c:	df000017 	ldw	fp,0(sp)
80204e10:	dec00204 	addi	sp,sp,8
80204e14:	f800283a 	ret

80204e18 <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
80204e18:	deffec04 	addi	sp,sp,-80
80204e1c:	dfc01315 	stw	ra,76(sp)
80204e20:	df001215 	stw	fp,72(sp)
80204e24:	df001204 	addi	fp,sp,72
80204e28:	e13ff715 	stw	r4,-36(fp)
80204e2c:	e17ff815 	stw	r5,-32(fp)
80204e30:	e1bff915 	stw	r6,-28(fp)
80204e34:	e1fffa15 	stw	r7,-24(fp)
80204e38:	e1800617 	ldw	r6,24(fp)
80204e3c:	e1400717 	ldw	r5,28(fp)
80204e40:	e1000817 	ldw	r4,32(fp)
80204e44:	e0c00917 	ldw	r3,36(fp)
80204e48:	e0800a17 	ldw	r2,40(fp)
80204e4c:	e1bffb0d 	sth	r6,-20(fp)
80204e50:	e17ffc05 	stb	r5,-16(fp)
80204e54:	e13ffd05 	stb	r4,-12(fp)
80204e58:	e0fffe0d 	sth	r3,-8(fp)
80204e5c:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
80204e60:	e0bffb0b 	ldhu	r2,-20(fp)
80204e64:	e0fffc03 	ldbu	r3,-16(fp)
80204e68:	e13ffd03 	ldbu	r4,-12(fp)
80204e6c:	e17ffe0b 	ldhu	r5,-8(fp)
80204e70:	e1bfff0b 	ldhu	r6,-4(fp)
80204e74:	d9800815 	stw	r6,32(sp)
80204e78:	d9400715 	stw	r5,28(sp)
80204e7c:	d9000615 	stw	r4,24(sp)
80204e80:	d8c00515 	stw	r3,20(sp)
80204e84:	d8800415 	stw	r2,16(sp)
80204e88:	e0800517 	ldw	r2,20(fp)
80204e8c:	d8800315 	stw	r2,12(sp)
80204e90:	e0800417 	ldw	r2,16(fp)
80204e94:	d8800215 	stw	r2,8(sp)
80204e98:	e0800317 	ldw	r2,12(fp)
80204e9c:	d8800115 	stw	r2,4(sp)
80204ea0:	e0800217 	ldw	r2,8(fp)
80204ea4:	d8800015 	stw	r2,0(sp)
80204ea8:	e1fffa17 	ldw	r7,-24(fp)
80204eac:	e1bff917 	ldw	r6,-28(fp)
80204eb0:	e17ff817 	ldw	r5,-32(fp)
80204eb4:	e13ff717 	ldw	r4,-36(fp)
80204eb8:	02046ec0 	call	802046ec <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
80204ebc:	e037883a 	mov	sp,fp
80204ec0:	dfc00117 	ldw	ra,4(sp)
80204ec4:	df000017 	ldw	fp,0(sp)
80204ec8:	dec00204 	addi	sp,sp,8
80204ecc:	f800283a 	ret

80204ed0 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204ed0:	defffc04 	addi	sp,sp,-16
80204ed4:	dfc00315 	stw	ra,12(sp)
80204ed8:	df000215 	stw	fp,8(sp)
80204edc:	df000204 	addi	fp,sp,8
80204ee0:	e13ffe15 	stw	r4,-8(fp)
80204ee4:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
80204ee8:	e1bfff17 	ldw	r6,-4(fp)
80204eec:	000b883a 	mov	r5,zero
80204ef0:	e13ffe17 	ldw	r4,-8(fp)
80204ef4:	02048480 	call	80204848 <msgdma_descriptor_async_transfer>
}
80204ef8:	e037883a 	mov	sp,fp
80204efc:	dfc00117 	ldw	ra,4(sp)
80204f00:	df000017 	ldw	fp,0(sp)
80204f04:	dec00204 	addi	sp,sp,8
80204f08:	f800283a 	ret

80204f0c <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204f0c:	defffc04 	addi	sp,sp,-16
80204f10:	dfc00315 	stw	ra,12(sp)
80204f14:	df000215 	stw	fp,8(sp)
80204f18:	df000204 	addi	fp,sp,8
80204f1c:	e13ffe15 	stw	r4,-8(fp)
80204f20:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
80204f24:	e1bfff17 	ldw	r6,-4(fp)
80204f28:	000b883a 	mov	r5,zero
80204f2c:	e13ffe17 	ldw	r4,-8(fp)
80204f30:	0204ad00 	call	80204ad0 <msgdma_descriptor_sync_transfer>
}
80204f34:	e037883a 	mov	sp,fp
80204f38:	dfc00117 	ldw	ra,4(sp)
80204f3c:	df000017 	ldw	fp,0(sp)
80204f40:	dec00204 	addi	sp,sp,8
80204f44:	f800283a 	ret

80204f48 <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
80204f48:	defff204 	addi	sp,sp,-56
80204f4c:	dfc00d15 	stw	ra,52(sp)
80204f50:	df000c15 	stw	fp,48(sp)
80204f54:	df000c04 	addi	fp,sp,48
80204f58:	2007883a 	mov	r3,r4
80204f5c:	2805883a 	mov	r2,r5
80204f60:	e1bffe15 	stw	r6,-8(fp)
80204f64:	e1ffff15 	stw	r7,-4(fp)
80204f68:	e0fffc05 	stb	r3,-16(fp)
80204f6c:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
80204f70:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
80204f74:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
80204f78:	008003f4 	movhi	r2,15
80204f7c:	10909004 	addi	r2,r2,16960
80204f80:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
80204f84:	00bfe004 	movi	r2,-128
80204f88:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
80204f8c:	e0bffe17 	ldw	r2,-8(fp)
80204f90:	10000226 	beq	r2,zero,80204f9c <POWER_SPI_RW+0x54>
80204f94:	00800804 	movi	r2,32
80204f98:	00000106 	br	80204fa0 <POWER_SPI_RW+0x58>
80204f9c:	0005883a 	mov	r2,zero
80204fa0:	e0fff403 	ldbu	r3,-48(fp)
80204fa4:	10c4b03a 	or	r2,r2,r3
80204fa8:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
80204fac:	e0800217 	ldw	r2,8(fp)
80204fb0:	10000226 	beq	r2,zero,80204fbc <POWER_SPI_RW+0x74>
80204fb4:	00800404 	movi	r2,16
80204fb8:	00000106 	br	80204fc0 <POWER_SPI_RW+0x78>
80204fbc:	0005883a 	mov	r2,zero
80204fc0:	e0fff403 	ldbu	r3,-48(fp)
80204fc4:	10c4b03a 	or	r2,r2,r3
80204fc8:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
80204fcc:	e0bfff17 	ldw	r2,-4(fp)
80204fd0:	10000226 	beq	r2,zero,80204fdc <POWER_SPI_RW+0x94>
80204fd4:	00800204 	movi	r2,8
80204fd8:	00000106 	br	80204fe0 <POWER_SPI_RW+0x98>
80204fdc:	0005883a 	mov	r2,zero
80204fe0:	e0fff403 	ldbu	r3,-48(fp)
80204fe4:	10c4b03a 	or	r2,r2,r3
80204fe8:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
80204fec:	e0bffd03 	ldbu	r2,-12(fp)
80204ff0:	108001cc 	andi	r2,r2,7
80204ff4:	1007883a 	mov	r3,r2
80204ff8:	e0bff403 	ldbu	r2,-48(fp)
80204ffc:	1884b03a 	or	r2,r3,r2
80205000:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
80205004:	0007883a 	mov	r3,zero
80205008:	00a04034 	movhi	r2,33024
8020500c:	10813404 	addi	r2,r2,1232
80205010:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
80205014:	0007883a 	mov	r3,zero
80205018:	00a04034 	movhi	r2,33024
8020501c:	10813c04 	addi	r2,r2,1264
80205020:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
80205024:	e0bffc03 	ldbu	r2,-16(fp)
80205028:	1000021e 	bne	r2,zero,80205034 <POWER_SPI_RW+0xec>
8020502c:	00c00084 	movi	r3,2
80205030:	00000106 	br	80205038 <POWER_SPI_RW+0xf0>
80205034:	00c00044 	movi	r3,1
80205038:	00a04034 	movhi	r2,33024
8020503c:	10813804 	addi	r2,r2,1248
80205040:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80205044:	010003c4 	movi	r4,15
80205048:	02174440 	call	80217444 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020504c:	00000306 	br	8020505c <POWER_SPI_RW+0x114>
		nWait++;
80205050:	e0bff817 	ldw	r2,-32(fp)
80205054:	10800044 	addi	r2,r2,1
80205058:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020505c:	00a04034 	movhi	r2,33024
80205060:	10814404 	addi	r2,r2,1296
80205064:	10800037 	ldwio	r2,0(r2)
80205068:	1080004c 	andi	r2,r2,1
8020506c:	10000326 	beq	r2,zero,8020507c <POWER_SPI_RW+0x134>
80205070:	e0fff817 	ldw	r3,-32(fp)
80205074:	e0bffa17 	ldw	r2,-24(fp)
80205078:	18bff516 	blt	r3,r2,80205050 <__reset+0xfa1e5050>
		nWait++;
	}

	if (SPI_SDO) {
8020507c:	00a04034 	movhi	r2,33024
80205080:	10814404 	addi	r2,r2,1296
80205084:	10800037 	ldwio	r2,0(r2)
80205088:	1080004c 	andi	r2,r2,1
8020508c:	10000626 	beq	r2,zero,802050a8 <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
80205090:	00c000c4 	movi	r3,3
80205094:	00a04034 	movhi	r2,33024
80205098:	10813804 	addi	r2,r2,1248
8020509c:	10c00035 	stwio	r3,0(r2)
		return FALSE;
802050a0:	0005883a 	mov	r2,zero
802050a4:	0000db06 	br	80205414 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
802050a8:	e03ff715 	stw	zero,-36(fp)
802050ac:	00002406 	br	80205140 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
802050b0:	e0bff403 	ldbu	r2,-48(fp)
802050b4:	10803fcc 	andi	r2,r2,255
802050b8:	1004d1fa 	srli	r2,r2,7
802050bc:	10c03fcc 	andi	r3,r2,255
802050c0:	00a04034 	movhi	r2,33024
802050c4:	10814004 	addi	r2,r2,1280
802050c8:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
802050cc:	e0bff403 	ldbu	r2,-48(fp)
802050d0:	1085883a 	add	r2,r2,r2
802050d4:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
802050d8:	e0bff517 	ldw	r2,-44(fp)
802050dc:	1085883a 	add	r2,r2,r2
802050e0:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
802050e4:	00a04034 	movhi	r2,33024
802050e8:	10814404 	addi	r2,r2,1296
802050ec:	10800037 	ldwio	r2,0(r2)
802050f0:	1080004c 	andi	r2,r2,1
802050f4:	1007883a 	mov	r3,r2
802050f8:	e0bff517 	ldw	r2,-44(fp)
802050fc:	10c4b03a 	or	r2,r2,r3
80205100:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80205104:	00c00044 	movi	r3,1
80205108:	00a04034 	movhi	r2,33024
8020510c:	10813c04 	addi	r2,r2,1264
80205110:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205114:	010003c4 	movi	r4,15
80205118:	02174440 	call	80217444 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020511c:	0007883a 	mov	r3,zero
80205120:	00a04034 	movhi	r2,33024
80205124:	10813c04 	addi	r2,r2,1264
80205128:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020512c:	010003c4 	movi	r4,15
80205130:	02174440 	call	80217444 <usleep>
	if (SPI_SDO) {
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
80205134:	e0bff717 	ldw	r2,-36(fp)
80205138:	10800044 	addi	r2,r2,1
8020513c:	e0bff715 	stw	r2,-36(fp)
80205140:	e0bff717 	ldw	r2,-36(fp)
80205144:	10800090 	cmplti	r2,r2,2
80205148:	103fd91e 	bne	r2,zero,802050b0 <__reset+0xfa1e50b0>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8020514c:	e03ff715 	stw	zero,-36(fp)
80205150:	00002406 	br	802051e4 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
80205154:	e0bff403 	ldbu	r2,-48(fp)
80205158:	10803fcc 	andi	r2,r2,255
8020515c:	1004d1fa 	srli	r2,r2,7
80205160:	10c03fcc 	andi	r3,r2,255
80205164:	00a04034 	movhi	r2,33024
80205168:	10814004 	addi	r2,r2,1280
8020516c:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
80205170:	e0bff403 	ldbu	r2,-48(fp)
80205174:	1085883a 	add	r2,r2,r2
80205178:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
8020517c:	e0bff517 	ldw	r2,-44(fp)
80205180:	1085883a 	add	r2,r2,r2
80205184:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
80205188:	00a04034 	movhi	r2,33024
8020518c:	10814404 	addi	r2,r2,1296
80205190:	10800037 	ldwio	r2,0(r2)
80205194:	1080004c 	andi	r2,r2,1
80205198:	1007883a 	mov	r3,r2
8020519c:	e0bff517 	ldw	r2,-44(fp)
802051a0:	10c4b03a 	or	r2,r2,r3
802051a4:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
802051a8:	00c00044 	movi	r3,1
802051ac:	00a04034 	movhi	r2,33024
802051b0:	10813c04 	addi	r2,r2,1264
802051b4:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802051b8:	010003c4 	movi	r4,15
802051bc:	02174440 	call	80217444 <usleep>
		SPI_SCK(0); //sck=0; // clock low
802051c0:	0007883a 	mov	r3,zero
802051c4:	00a04034 	movhi	r2,33024
802051c8:	10813c04 	addi	r2,r2,1264
802051cc:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802051d0:	010003c4 	movi	r4,15
802051d4:	02174440 	call	80217444 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
802051d8:	e0bff717 	ldw	r2,-36(fp)
802051dc:	10800044 	addi	r2,r2,1
802051e0:	e0bff715 	stw	r2,-36(fp)
802051e4:	e0bff717 	ldw	r2,-36(fp)
802051e8:	10800210 	cmplti	r2,r2,8
802051ec:	103fd91e 	bne	r2,zero,80205154 <__reset+0xfa1e5154>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
802051f0:	e03ff715 	stw	zero,-36(fp)
802051f4:	00001a06 	br	80205260 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
802051f8:	e0bff517 	ldw	r2,-44(fp)
802051fc:	1085883a 	add	r2,r2,r2
80205200:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
80205204:	00a04034 	movhi	r2,33024
80205208:	10814404 	addi	r2,r2,1296
8020520c:	10800037 	ldwio	r2,0(r2)
80205210:	1080004c 	andi	r2,r2,1
80205214:	1007883a 	mov	r3,r2
80205218:	e0bff517 	ldw	r2,-44(fp)
8020521c:	10c4b03a 	or	r2,r2,r3
80205220:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80205224:	00c00044 	movi	r3,1
80205228:	00a04034 	movhi	r2,33024
8020522c:	10813c04 	addi	r2,r2,1264
80205230:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205234:	010003c4 	movi	r4,15
80205238:	02174440 	call	80217444 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020523c:	0007883a 	mov	r3,zero
80205240:	00a04034 	movhi	r2,33024
80205244:	10813c04 	addi	r2,r2,1264
80205248:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020524c:	010003c4 	movi	r4,15
80205250:	02174440 	call	80217444 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
80205254:	e0bff717 	ldw	r2,-36(fp)
80205258:	10800044 	addi	r2,r2,1
8020525c:	e0bff715 	stw	r2,-36(fp)
80205260:	e0bff717 	ldw	r2,-36(fp)
80205264:	10800210 	cmplti	r2,r2,8
80205268:	103fe31e 	bne	r2,zero,802051f8 <__reset+0xfa1e51f8>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8020526c:	e03ff715 	stw	zero,-36(fp)
80205270:	00001a06 	br	802052dc <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
80205274:	e0bff517 	ldw	r2,-44(fp)
80205278:	1085883a 	add	r2,r2,r2
8020527c:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
80205280:	00a04034 	movhi	r2,33024
80205284:	10814404 	addi	r2,r2,1296
80205288:	10800037 	ldwio	r2,0(r2)
8020528c:	1080004c 	andi	r2,r2,1
80205290:	1007883a 	mov	r3,r2
80205294:	e0bff517 	ldw	r2,-44(fp)
80205298:	10c4b03a 	or	r2,r2,r3
8020529c:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
802052a0:	00c00044 	movi	r3,1
802052a4:	00a04034 	movhi	r2,33024
802052a8:	10813c04 	addi	r2,r2,1264
802052ac:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802052b0:	010003c4 	movi	r4,15
802052b4:	02174440 	call	80217444 <usleep>
		SPI_SCK(0); //sck=0; // clock low
802052b8:	0007883a 	mov	r3,zero
802052bc:	00a04034 	movhi	r2,33024
802052c0:	10813c04 	addi	r2,r2,1264
802052c4:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
802052c8:	010003c4 	movi	r4,15
802052cc:	02174440 	call	80217444 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
802052d0:	e0bff717 	ldw	r2,-36(fp)
802052d4:	10800044 	addi	r2,r2,1
802052d8:	e0bff715 	stw	r2,-36(fp)
802052dc:	e0bff717 	ldw	r2,-36(fp)
802052e0:	10800210 	cmplti	r2,r2,8
802052e4:	103fe31e 	bne	r2,zero,80205274 <__reset+0xfa1e5274>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
802052e8:	e03ff715 	stw	zero,-36(fp)
802052ec:	00001a06 	br	80205358 <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
802052f0:	e0bff517 	ldw	r2,-44(fp)
802052f4:	1085883a 	add	r2,r2,r2
802052f8:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
802052fc:	00a04034 	movhi	r2,33024
80205300:	10814404 	addi	r2,r2,1296
80205304:	10800037 	ldwio	r2,0(r2)
80205308:	1080004c 	andi	r2,r2,1
8020530c:	1007883a 	mov	r3,r2
80205310:	e0bff517 	ldw	r2,-44(fp)
80205314:	10c4b03a 	or	r2,r2,r3
80205318:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020531c:	00c00044 	movi	r3,1
80205320:	00a04034 	movhi	r2,33024
80205324:	10813c04 	addi	r2,r2,1264
80205328:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020532c:	010003c4 	movi	r4,15
80205330:	02174440 	call	80217444 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80205334:	0007883a 	mov	r3,zero
80205338:	00a04034 	movhi	r2,33024
8020533c:	10813c04 	addi	r2,r2,1264
80205340:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80205344:	010003c4 	movi	r4,15
80205348:	02174440 	call	80217444 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8020534c:	e0bff717 	ldw	r2,-36(fp)
80205350:	10800044 	addi	r2,r2,1
80205354:	e0bff715 	stw	r2,-36(fp)
80205358:	e0bff717 	ldw	r2,-36(fp)
8020535c:	10800190 	cmplti	r2,r2,6
80205360:	103fe31e 	bne	r2,zero,802052f0 <__reset+0xfa1e52f0>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
80205364:	00c00044 	movi	r3,1
80205368:	00a04034 	movhi	r2,33024
8020536c:	10813c04 	addi	r2,r2,1264
80205370:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80205374:	010003c4 	movi	r4,15
80205378:	02174440 	call	80217444 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
8020537c:	00c000c4 	movi	r3,3
80205380:	00a04034 	movhi	r2,33024
80205384:	10813804 	addi	r2,r2,1248
80205388:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
8020538c:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
80205390:	00800044 	movi	r2,1
80205394:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
80205398:	e03ff715 	stw	zero,-36(fp)
8020539c:	00000d06 	br	802053d4 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
802053a0:	e0fff517 	ldw	r3,-44(fp)
802053a4:	e0bff617 	ldw	r2,-40(fp)
802053a8:	1884703a 	and	r2,r3,r2
802053ac:	1000031e 	bne	r2,zero,802053bc <POWER_SPI_RW+0x474>
			nZeroCnt++;
802053b0:	e0bff917 	ldw	r2,-28(fp)
802053b4:	10800044 	addi	r2,r2,1
802053b8:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
802053bc:	e0bff617 	ldw	r2,-40(fp)
802053c0:	1085883a 	add	r2,r2,r2
802053c4:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
802053c8:	e0bff717 	ldw	r2,-36(fp)
802053cc:	10800044 	addi	r2,r2,1
802053d0:	e0bff715 	stw	r2,-36(fp)
802053d4:	e0bff717 	ldw	r2,-36(fp)
802053d8:	10800810 	cmplti	r2,r2,32
802053dc:	103ff01e 	bne	r2,zero,802053a0 <__reset+0xfa1e53a0>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
802053e0:	e0bff917 	ldw	r2,-28(fp)
802053e4:	1080004c 	andi	r2,r2,1
802053e8:	1005003a 	cmpeq	r2,r2,zero
802053ec:	10803fcc 	andi	r2,r2,255
802053f0:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
802053f4:	e0bffb17 	ldw	r2,-20(fp)
802053f8:	1000021e 	bne	r2,zero,80205404 <POWER_SPI_RW+0x4bc>
		return FALSE;
802053fc:	0005883a 	mov	r2,zero
80205400:	00000406 	br	80205414 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
80205404:	e0800317 	ldw	r2,12(fp)
80205408:	e0fff517 	ldw	r3,-44(fp)
8020540c:	10c00015 	stw	r3,0(r2)

	return bSuccess;
80205410:	e0bffb17 	ldw	r2,-20(fp)
}
80205414:	e037883a 	mov	sp,fp
80205418:	dfc00117 	ldw	ra,4(sp)
8020541c:	df000017 	ldw	fp,0(sp)
80205420:	dec00204 	addi	sp,sp,8
80205424:	f800283a 	ret

80205428 <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configura√ß√£o n√£o especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
80205428:	defffd04 	addi	sp,sp,-12
8020542c:	df000215 	stw	fp,8(sp)
80205430:	df000204 	addi	fp,sp,8
80205434:	2005883a 	mov	r2,r4
80205438:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
8020543c:	e0bfff03 	ldbu	r2,-4(fp)
80205440:	10c00168 	cmpgeui	r3,r2,5
80205444:	18001c1e 	bne	r3,zero,802054b8 <bSSDisplayConfig+0x90>
80205448:	100690ba 	slli	r3,r2,2
8020544c:	00a00834 	movhi	r2,32800
80205450:	10951804 	addi	r2,r2,21600
80205454:	1885883a 	add	r2,r3,r2
80205458:	10800017 	ldw	r2,0(r2)
8020545c:	1000683a 	jmp	r2
80205460:	80205474 	orhi	zero,r16,33105
80205464:	80205480 	call	88020548 <__reset+0x2000548>
80205468:	8020548c 	andi	zero,r16,33106
8020546c:	802054a0 	cmpeqi	zero,r16,-32430
80205470:	802054b0 	cmpltui	zero,r16,33106
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
80205474:	00800cc4 	movi	r2,51
80205478:	d0a01a45 	stb	r2,-32663(gp)
	    break;
8020547c:	00001006 	br	802054c0 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
80205480:	00801544 	movi	r2,85
80205484:	d0a01a45 	stb	r2,-32663(gp)
	    break;
80205488:	00000d06 	br	802054c0 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
8020548c:	d0e01a43 	ldbu	r3,-32663(gp)
80205490:	00bff744 	movi	r2,-35
80205494:	1884703a 	and	r2,r3,r2
80205498:	d0a01a45 	stb	r2,-32663(gp)
	    break;
8020549c:	00000806 	br	802054c0 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
802054a0:	d0a01a43 	ldbu	r2,-32663(gp)
802054a4:	10800894 	ori	r2,r2,34
802054a8:	d0a01a45 	stb	r2,-32663(gp)
	    break;
802054ac:	00000406 	br	802054c0 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
802054b0:	d0201a45 	stb	zero,-32663(gp)
	    break;
802054b4:	00000206 	br	802054c0 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
802054b8:	0005883a 	mov	r2,zero
802054bc:	00000806 	br	802054e0 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
802054c0:	00a04034 	movhi	r2,33024
802054c4:	10817404 	addi	r2,r2,1488
802054c8:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
802054cc:	d0a01a43 	ldbu	r2,-32663(gp)
802054d0:	10c03fcc 	andi	r3,r2,255
802054d4:	e0bffe17 	ldw	r2,-8(fp)
802054d8:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
802054dc:	00800044 	movi	r2,1
}
802054e0:	e037883a 	mov	sp,fp
802054e4:	df000017 	ldw	fp,0(sp)
802054e8:	dec00104 	addi	sp,sp,4
802054ec:	f800283a 	ret

802054f0 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
802054f0:	defffd04 	addi	sp,sp,-12
802054f4:	df000215 	stw	fp,8(sp)
802054f8:	df000204 	addi	fp,sp,8
802054fc:	2005883a 	mov	r2,r4
80205500:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
80205504:	00a04034 	movhi	r2,33024
80205508:	10817404 	addi	r2,r2,1488
8020550c:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
80205510:	e0bffe17 	ldw	r2,-8(fp)
80205514:	10800104 	addi	r2,r2,4
80205518:	e0ffff03 	ldbu	r3,-4(fp)
8020551c:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
80205520:	00800044 	movi	r2,1
}
80205524:	e037883a 	mov	sp,fp
80205528:	df000017 	ldw	fp,0(sp)
8020552c:	dec00104 	addi	sp,sp,4
80205530:	f800283a 	ret

80205534 <vFtdiHandleIrq>:

alt_u32 uliInitialState;

static volatile int viFtdiHoldContext;

void vFtdiHandleIrq(void* pvContext) {
80205534:	defffa04 	addi	sp,sp,-24
80205538:	dfc00515 	stw	ra,20(sp)
8020553c:	df000415 	stw	fp,16(sp)
80205540:	df000404 	addi	fp,sp,16
80205544:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	volatile TFtdiModule *vpxFtdiModule = (TFtdiModule *)USB_3_FTDI_0_BASE;
80205548:	00a00034 	movhi	r2,32768
8020554c:	e0bffd15 	stw	r2,-12(fp)
	alt_u32 uliPaylodOffset = 0;
80205550:	e03ffc15 	stw	zero,-16(fp)
	alt_u32 uliTransferSize = 0;
80205554:	e03ffe15 	stw	zero,-8(fp)

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuff0RdableIrqFlag) {
80205558:	e0bffd17 	ldw	r2,-12(fp)
8020555c:	10800617 	ldw	r2,24(r2)
80205560:	10001126 	beq	r2,zero,802055a8 <vFtdiHandleIrq+0x74>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff0RdableIrqFlagClr = TRUE;
80205564:	e0bffd17 	ldw	r2,-12(fp)
80205568:	00c00044 	movi	r3,1
8020556c:	10c00b15 	stw	r3,44(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxBuff0UsedBytes;
80205570:	e0bffd17 	ldw	r2,-12(fp)
80205574:	10802a17 	ldw	r2,168(r2)
80205578:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
8020557c:	e0fffc17 	ldw	r3,-16(fp)
80205580:	e0bffe17 	ldw	r2,-8(fp)
80205584:	10bfffcc 	andi	r2,r2,65535
80205588:	01800044 	movi	r6,1
8020558c:	100b883a 	mov	r5,r2
80205590:	1809883a 	mov	r4,r3
80205594:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
80205598:	e0fffc17 	ldw	r3,-16(fp)
8020559c:	e0bffe17 	ldw	r2,-8(fp)
802055a0:	1885883a 	add	r2,r3,r2
802055a4:	e0bffc15 	stw	r2,-16(fp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuff1RdableIrqFlag) {
802055a8:	e0bffd17 	ldw	r2,-12(fp)
802055ac:	10800717 	ldw	r2,28(r2)
802055b0:	10001126 	beq	r2,zero,802055f8 <vFtdiHandleIrq+0xc4>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuff1RdableIrqFlagClr = TRUE;
802055b4:	e0bffd17 	ldw	r2,-12(fp)
802055b8:	00c00044 	movi	r3,1
802055bc:	10c00c15 	stw	r3,48(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxBuff1UsedBytes;
802055c0:	e0bffd17 	ldw	r2,-12(fp)
802055c4:	10802e17 	ldw	r2,184(r2)
802055c8:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
802055cc:	e0fffc17 	ldw	r3,-16(fp)
802055d0:	e0bffe17 	ldw	r2,-8(fp)
802055d4:	10bfffcc 	andi	r2,r2,65535
802055d8:	01800044 	movi	r6,1
802055dc:	100b883a 	mov	r5,r2
802055e0:	1809883a 	mov	r4,r3
802055e4:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
802055e8:	e0fffc17 	ldw	r3,-16(fp)
802055ec:	e0bffe17 	ldw	r2,-8(fp)
802055f0:	1885883a 	add	r2,r3,r2
802055f4:	e0bffc15 	stw	r2,-16(fp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastRdableIrqFlag) {
802055f8:	e0bffd17 	ldw	r2,-12(fp)
802055fc:	10800817 	ldw	r2,32(r2)
80205600:	10001126 	beq	r2,zero,80205648 <vFtdiHandleIrq+0x114>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastRdableIrqFlagClr = TRUE;
80205604:	e0bffd17 	ldw	r2,-12(fp)
80205608:	00c00044 	movi	r3,1
8020560c:	10c00d15 	stw	r3,52(r2)

		uliTransferSize = vpxFtdiModule->xFtdiRxBufferStatus.usiRxDbuffUsedBytes;
80205610:	e0bffd17 	ldw	r2,-12(fp)
80205614:	10803217 	ldw	r2,200(r2)
80205618:	e0bffe15 	stw	r2,-8(fp)
		bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
8020561c:	e0fffc17 	ldw	r3,-16(fp)
80205620:	e0bffe17 	ldw	r2,-8(fp)
80205624:	10bfffcc 	andi	r2,r2,65535
80205628:	01800044 	movi	r6,1
8020562c:	100b883a 	mov	r5,r2
80205630:	1809883a 	mov	r4,r3
80205634:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
		uliPaylodOffset += uliTransferSize;
80205638:	e0fffc17 	ldw	r3,-16(fp)
8020563c:	e0bffe17 	ldw	r2,-8(fp)
80205640:	1885883a 	add	r2,r3,r2
80205644:	e0bffc15 	stw	r2,-16(fp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxBuffLastEmptyIrqFlag) {
80205648:	e0bffd17 	ldw	r2,-12(fp)
8020564c:	10800917 	ldw	r2,36(r2)
80205650:	10000426 	beq	r2,zero,80205664 <vFtdiHandleIrq+0x130>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxBuffLastEmptyIrqFlagClr = TRUE;
80205654:	e0bffd17 	ldw	r2,-12(fp)
80205658:	00c00044 	movi	r3,1
8020565c:	10c00e15 	stw	r3,56(r2)

		uliTransferSize = 0;
80205660:	e03ffe15 	stw	zero,-8(fp)

	}

	if (vpxFtdiModule->xFtdiRxIrqFlag.bRxCommErrIrqFlag) {
80205664:	e0bffd17 	ldw	r2,-12(fp)
80205668:	10800a17 	ldw	r2,40(r2)
8020566c:	10000426 	beq	r2,zero,80205680 <vFtdiHandleIrq+0x14c>
		vpxFtdiModule->xFtdiRxIrqFlagClr.bRxCommErrIrqFlagClr = TRUE;
80205670:	e0bffd17 	ldw	r2,-12(fp)
80205674:	00c00044 	movi	r3,1
80205678:	10c00f15 	stw	r3,60(r2)

		uliTransferSize = 0;
8020567c:	e03ffe15 	stw	zero,-8(fp)

	}

}
80205680:	0001883a 	nop
80205684:	e037883a 	mov	sp,fp
80205688:	dfc00117 	ldw	ra,4(sp)
8020568c:	df000017 	ldw	fp,0(sp)
80205690:	dec00204 	addi	sp,sp,8
80205694:	f800283a 	ret

80205698 <main>:

int main() {
80205698:	defff104 	addi	sp,sp,-60
8020569c:	dfc00e15 	stw	ra,56(sp)
802056a0:	df000d15 	stw	fp,52(sp)
802056a4:	dc000c15 	stw	r16,48(sp)
802056a8:	df000d04 	addi	fp,sp,52
	printf("Hello from Nios II!\n\n");
802056ac:	012008b4 	movhi	r4,32802
802056b0:	21353604 	addi	r4,r4,-11048
802056b4:	0206bc40 	call	80206bc4 <puts>

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
802056b8:	00a00034 	movhi	r2,32768
802056bc:	e0bffd15 	stw	r2,-12(fp)

	bDdr2SwitchMemory(DDR2_M2_ID);
802056c0:	01000044 	movi	r4,1
802056c4:	02012940 	call	80201294 <bDdr2SwitchMemory>
	bSdmaInitM2Dma();
802056c8:	02026c40 	call	802026c4 <bSdmaInitM2Dma>

	// Stop and Clear Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = FALSE;
802056cc:	e0bffd17 	ldw	r2,-12(fp)
802056d0:	10001315 	stw	zero,76(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleStop = TRUE;
802056d4:	e0bffd17 	ldw	r2,-12(fp)
802056d8:	00c00044 	movi	r3,1
802056dc:	10c01115 	stw	r3,68(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleClear = TRUE;
802056e0:	e0bffd17 	ldw	r2,-12(fp)
802056e4:	00c00044 	movi	r3,1
802056e8:	10c01215 	stw	r3,72(r2)
	// Enable Loopback
//	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = TRUE;
//	printf("Loopback Enabled! \n");

	//Enable IRQs
	pxFtdi->xFtdiRxIrqControl.bRxBuff0RdableIrqEn = TRUE;
802056ec:	e0bffd17 	ldw	r2,-12(fp)
802056f0:	00c00044 	movi	r3,1
802056f4:	10c00115 	stw	r3,4(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuff1RdableIrqEn = TRUE;
802056f8:	e0bffd17 	ldw	r2,-12(fp)
802056fc:	00c00044 	movi	r3,1
80205700:	10c00215 	stw	r3,8(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastRdableIrqEn = TRUE;
80205704:	e0bffd17 	ldw	r2,-12(fp)
80205708:	00c00044 	movi	r3,1
8020570c:	10c00315 	stw	r3,12(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastEmptyIrqEn = TRUE;
80205710:	e0bffd17 	ldw	r2,-12(fp)
80205714:	00c00044 	movi	r3,1
80205718:	10c00415 	stw	r3,16(r2)
	pxFtdi->xFtdiRxIrqControl.bRxCommErrIrqEn = TRUE;
8020571c:	e0bffd17 	ldw	r2,-12(fp)
80205720:	00c00044 	movi	r3,1
80205724:	10c00515 	stw	r3,20(r2)
	pxFtdi->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = TRUE;
80205728:	e0bffd17 	ldw	r2,-12(fp)
8020572c:	00c00044 	movi	r3,1
80205730:	10c00015 	stw	r3,0(r2)
	vFtdiInitIrq();
80205734:	02059840 	call	80205984 <vFtdiInitIrq>

	usleep(1*1000*1000);
80205738:	010003f4 	movhi	r4,15
8020573c:	21109004 	addi	r4,r4,16960
80205740:	02174440 	call	80217444 <usleep>

	printf("Ready! \n\n");
80205744:	012008b4 	movhi	r4,32802
80205748:	21353c04 	addi	r4,r4,-11024
8020574c:	0206bc40 	call	80206bc4 <puts>

	alt_u8 ucCcdCnt = 0;
80205750:	e03ffa05 	stb	zero,-24(fp)
	alt_u8 ucFeeCnt = 0;
80205754:	e03ffa45 	stb	zero,-23(fp)
	alt_u16 usiExpNumCnt = 0;
80205758:	e03ffa8d 	sth	zero,-22(fp)
	alt_u32 uliTransactionCnt = 0;
8020575c:	e03ffb15 	stw	zero,-20(fp)

//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	int iTimeSync = 0;
80205760:	e03ffe15 	stw	zero,-8(fp)
	int iTimeSyncElapsed = 0;
80205764:	e03ffc15 	stw	zero,-16(fp)

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
80205768:	e03ffa8d 	sth	zero,-22(fp)
8020576c:	00007e06 	br	80205968 <main+0x2d0>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80205770:	d0a02b17 	ldw	r2,-32596(gp)
		iTimeStart = alt_nticks();
80205774:	d0a01e15 	stw	r2,-32648(gp)
80205778:	d0a02b17 	ldw	r2,-32596(gp)
		iTimeSync = alt_nticks();
8020577c:	e0bffe15 	stw	r2,-8(fp)
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
80205780:	e03ffa45 	stb	zero,-23(fp)
80205784:	00003c06 	br	80205878 <main+0x1e0>
			for (ucCcdCnt = 0; ucCcdCnt < 4; ucCcdCnt++) {
80205788:	e03ffa05 	stb	zero,-24(fp)
8020578c:	00003406 	br	80205860 <main+0x1c8>
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
80205790:	e17ffb17 	ldw	r5,-20(fp)
80205794:	012008b4 	movhi	r4,32802
80205798:	21353f04 	addi	r4,r4,-11012
8020579c:	0206ac80 	call	80206ac8 <printf>
802057a0:	e0bffb17 	ldw	r2,-20(fp)
802057a4:	10800044 	addi	r2,r2,1
802057a8:	e0bffb15 	stw	r2,-20(fp)
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 100, 100, usiExpNumCnt, FALSE, FALSE);
802057ac:	e13ffa43 	ldbu	r4,-23(fp)
802057b0:	e0bffa03 	ldbu	r2,-24(fp)
802057b4:	e0fffa8b 	ldhu	r3,-22(fp)
802057b8:	d8000615 	stw	zero,24(sp)
802057bc:	d8000515 	stw	zero,20(sp)
802057c0:	d8c00415 	stw	r3,16(sp)
802057c4:	00c01904 	movi	r3,100
802057c8:	d8c00315 	stw	r3,12(sp)
802057cc:	00c01904 	movi	r3,100
802057d0:	d8c00215 	stw	r3,8(sp)
802057d4:	d8000115 	stw	zero,4(sp)
802057d8:	d8800015 	stw	r2,0(sp)
802057dc:	200f883a 	mov	r7,r4
802057e0:	01800044 	movi	r6,1
802057e4:	01410034 	movhi	r5,1024
802057e8:	0009883a 	mov	r4,zero
802057ec:	02059d40 	call	802059d4 <vProtocolUsbTestAck>
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
802057f0:	e17ffb17 	ldw	r5,-20(fp)
802057f4:	012008b4 	movhi	r4,32802
802057f8:	21353f04 	addi	r4,r4,-11012
802057fc:	0206ac80 	call	80206ac8 <printf>
80205800:	e0bffb17 	ldw	r2,-20(fp)
80205804:	10800044 	addi	r2,r2,1
80205808:	e0bffb15 	stw	r2,-20(fp)
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 1, 100, 100, usiExpNumCnt, FALSE, FALSE);
8020580c:	e13ffa43 	ldbu	r4,-23(fp)
80205810:	e0bffa03 	ldbu	r2,-24(fp)
80205814:	e0fffa8b 	ldhu	r3,-22(fp)
80205818:	d8000615 	stw	zero,24(sp)
8020581c:	d8000515 	stw	zero,20(sp)
80205820:	d8c00415 	stw	r3,16(sp)
80205824:	00c01904 	movi	r3,100
80205828:	d8c00315 	stw	r3,12(sp)
8020582c:	00c01904 	movi	r3,100
80205830:	d8c00215 	stw	r3,8(sp)
80205834:	00c00044 	movi	r3,1
80205838:	d8c00115 	stw	r3,4(sp)
8020583c:	d8800015 	stw	r2,0(sp)
80205840:	200f883a 	mov	r7,r4
80205844:	01800044 	movi	r6,1
80205848:	01410034 	movhi	r5,1024
8020584c:	0009883a 	mov	r4,zero
80205850:	02059d40 	call	802059d4 <vProtocolUsbTestAck>

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
		iTimeStart = alt_nticks();
		iTimeSync = alt_nticks();
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
			for (ucCcdCnt = 0; ucCcdCnt < 4; ucCcdCnt++) {
80205854:	e0bffa03 	ldbu	r2,-24(fp)
80205858:	10800044 	addi	r2,r2,1
8020585c:	e0bffa05 	stb	r2,-24(fp)
80205860:	e0bffa03 	ldbu	r2,-24(fp)
80205864:	10800130 	cmpltui	r2,r2,4
80205868:	103fc91e 	bne	r2,zero,80205790 <__reset+0xfa1e5790>
	int iTimeSyncElapsed = 0;

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
		iTimeStart = alt_nticks();
		iTimeSync = alt_nticks();
		for (ucFeeCnt = 0; ucFeeCnt < 6; ucFeeCnt++) {
8020586c:	e0bffa43 	ldbu	r2,-23(fp)
80205870:	10800044 	addi	r2,r2,1
80205874:	e0bffa45 	stb	r2,-23(fp)
80205878:	e0bffa43 	ldbu	r2,-23(fp)
8020587c:	108001b0 	cmpltui	r2,r2,6
80205880:	103fc11e 	bne	r2,zero,80205788 <__reset+0xfa1e5788>
80205884:	d0a02b17 	ldw	r2,-32596(gp)
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 1, 100, 100, usiExpNumCnt, FALSE, FALSE);
			}
		}

		iTimeElapsed = alt_nticks() - iTimeStart;
80205888:	d0e01e17 	ldw	r3,-32648(gp)
8020588c:	10c5c83a 	sub	r2,r2,r3
80205890:	d0a01b15 	stw	r2,-32660(gp)
		printf("USB data written, size=%d bytes, %.3f sec\n", 0, (float) iTimeElapsed / (float) alt_ticks_per_second());
80205894:	d0a01b17 	ldw	r2,-32660(gp)
80205898:	1009883a 	mov	r4,r2
8020589c:	02064c80 	call	802064c8 <__floatsisf>
802058a0:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802058a4:	d0a02a17 	ldw	r2,-32600(gp)
802058a8:	1009883a 	mov	r4,r2
802058ac:	02065ec0 	call	802065ec <__floatunsisf>
802058b0:	1007883a 	mov	r3,r2
802058b4:	180b883a 	mov	r5,r3
802058b8:	8009883a 	mov	r4,r16
802058bc:	0205fc00 	call	80205fc0 <__divsf3>
802058c0:	1007883a 	mov	r3,r2
802058c4:	1805883a 	mov	r2,r3
802058c8:	1009883a 	mov	r4,r2
802058cc:	02066dc0 	call	802066dc <__extendsfdf2>
802058d0:	1009883a 	mov	r4,r2
802058d4:	180b883a 	mov	r5,r3
802058d8:	200d883a 	mov	r6,r4
802058dc:	280f883a 	mov	r7,r5
802058e0:	000b883a 	mov	r5,zero
802058e4:	012008b4 	movhi	r4,32802
802058e8:	21354404 	addi	r4,r4,-10992
802058ec:	0206ac80 	call	80206ac8 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802058f0:	d0e02b17 	ldw	r3,-32596(gp)

		iTimeSyncElapsed = alt_nticks() - iTimeSync;
802058f4:	e0bffe17 	ldw	r2,-8(fp)
802058f8:	1885c83a 	sub	r2,r3,r2
802058fc:	e0bffc15 	stw	r2,-16(fp)
		while (((float) iTimeSyncElapsed / (float) alt_ticks_per_second()) < 25.0) {
80205900:	00000606 	br	8020591c <main+0x284>
			usleep(1000);
80205904:	0100fa04 	movi	r4,1000
80205908:	02174440 	call	80217444 <usleep>
8020590c:	d0e02b17 	ldw	r3,-32596(gp)
			iTimeSyncElapsed = alt_nticks() - iTimeSync;
80205910:	e0bffe17 	ldw	r2,-8(fp)
80205914:	1885c83a 	sub	r2,r3,r2
80205918:	e0bffc15 	stw	r2,-16(fp)

		iTimeElapsed = alt_nticks() - iTimeStart;
		printf("USB data written, size=%d bytes, %.3f sec\n", 0, (float) iTimeElapsed / (float) alt_ticks_per_second());

		iTimeSyncElapsed = alt_nticks() - iTimeSync;
		while (((float) iTimeSyncElapsed / (float) alt_ticks_per_second()) < 25.0) {
8020591c:	e13ffc17 	ldw	r4,-16(fp)
80205920:	02064c80 	call	802064c8 <__floatsisf>
80205924:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80205928:	d0a02a17 	ldw	r2,-32600(gp)
8020592c:	1009883a 	mov	r4,r2
80205930:	02065ec0 	call	802065ec <__floatunsisf>
80205934:	1007883a 	mov	r3,r2
80205938:	180b883a 	mov	r5,r3
8020593c:	8009883a 	mov	r4,r16
80205940:	0205fc00 	call	80205fc0 <__divsf3>
80205944:	1007883a 	mov	r3,r2
80205948:	1805883a 	mov	r2,r3
8020594c:	01507234 	movhi	r5,16840
80205950:	1009883a 	mov	r4,r2
80205954:	02064000 	call	80206400 <__lesf2>
80205958:	103fea16 	blt	r2,zero,80205904 <__reset+0xfa1e5904>
//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	int iTimeSync = 0;
	int iTimeSyncElapsed = 0;

	for (usiExpNumCnt = 0; usiExpNumCnt < 28; usiExpNumCnt++) {
8020595c:	e0bffa8b 	ldhu	r2,-22(fp)
80205960:	10800044 	addi	r2,r2,1
80205964:	e0bffa8d 	sth	r2,-22(fp)
80205968:	e0bffa8b 	ldhu	r2,-22(fp)
8020596c:	10800730 	cmpltui	r2,r2,28
80205970:	103f7f1e 	bne	r2,zero,80205770 <__reset+0xfa1e5770>
//			iTimeSyncElapsed = alt_nticks() - iTimeSync;
//		}
//
//	}

	printf("Finished!! \n");
80205974:	012008b4 	movhi	r4,32802
80205978:	21354f04 	addi	r4,r4,-10948
8020597c:	0206bc40 	call	80206bc4 <puts>

	while (1) {}
80205980:	003fff06 	br	80205980 <__reset+0xfa1e5980>

80205984 <vFtdiInitIrq>:

	return 0;
}

bool vFtdiInitIrq(void) {
80205984:	defffc04 	addi	sp,sp,-16
80205988:	dfc00315 	stw	ra,12(sp)
8020598c:	df000215 	stw	fp,8(sp)
80205990:	df000204 	addi	fp,sp,8
	bool bStatus = FALSE;
80205994:	e03ffe15 	stw	zero,-8(fp)
	void* pvHoldContext;

	// Recast the hold_context pointer to match the alt_irq_register() function
	// prototype.
	pvHoldContext = (void*) &viFtdiHoldContext;
80205998:	d0a01c04 	addi	r2,gp,-32656
8020599c:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(7, pvHoldContext, vFtdiHandleIrq);
802059a0:	01a00834 	movhi	r6,32800
802059a4:	31954d04 	addi	r6,r6,21812
802059a8:	e17fff17 	ldw	r5,-4(fp)
802059ac:	010001c4 	movi	r4,7
802059b0:	0216c200 	call	80216c20 <alt_irq_register>
	bStatus = TRUE;
802059b4:	00800044 	movi	r2,1
802059b8:	e0bffe15 	stw	r2,-8(fp)

	return bStatus;
802059bc:	e0bffe17 	ldw	r2,-8(fp)
}
802059c0:	e037883a 	mov	sp,fp
802059c4:	dfc00117 	ldw	ra,4(sp)
802059c8:	df000017 	ldw	fp,0(sp)
802059cc:	dec00204 	addi	sp,sp,8
802059d0:	f800283a 	ret

802059d4 <vProtocolUsbTestAck>:
//
//	}
//
//}

void vProtocolUsbTestAck(alt_u32 uliMemOffset, alt_u32 uliMemOffInc, alt_u8 ucMemId, alt_u8 ucFee, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump, bool bVerbose){
802059d4:	deffec04 	addi	sp,sp,-80
802059d8:	dfc01315 	stw	ra,76(sp)
802059dc:	df001215 	stw	fp,72(sp)
802059e0:	df001204 	addi	fp,sp,72
802059e4:	e13ff715 	stw	r4,-36(fp)
802059e8:	e17ff815 	stw	r5,-32(fp)
802059ec:	3011883a 	mov	r8,r6
802059f0:	e1800217 	ldw	r6,8(fp)
802059f4:	e1400317 	ldw	r5,12(fp)
802059f8:	e1000417 	ldw	r4,16(fp)
802059fc:	e0c00517 	ldw	r3,20(fp)
80205a00:	e0800617 	ldw	r2,24(fp)
80205a04:	e23ff905 	stb	r8,-28(fp)
80205a08:	e1fffa05 	stb	r7,-24(fp)
80205a0c:	e1bffb05 	stb	r6,-20(fp)
80205a10:	e17ffc05 	stb	r5,-16(fp)
80205a14:	e13ffd0d 	sth	r4,-12(fp)
80205a18:	e0fffe0d 	sth	r3,-8(fp)
80205a1c:	e0bfff0d 	sth	r2,-4(fp)

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
80205a20:	00a00034 	movhi	r2,32768
80205a24:	e0bff115 	stw	r2,-60(fp)

	alt_u32 uliPaylodOffset = uliMemOffset;
80205a28:	e0bff717 	ldw	r2,-36(fp)
80205a2c:	e0bff215 	stw	r2,-56(fp)
	alt_u32 uliPatternOff = uliPaylodOffset + uliMemOffInc;
80205a30:	e0fff217 	ldw	r3,-56(fp)
80205a34:	e0bff817 	ldw	r2,-32(fp)
80205a38:	1885883a 	add	r2,r3,r2
80205a3c:	e0bff315 	stw	r2,-52(fp)

	// Start Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleStart = TRUE;
80205a40:	e0bff117 	ldw	r2,-60(fp)
80205a44:	00c00044 	movi	r3,1
80205a48:	10c01015 	stw	r3,64(r2)

	printf("Starting Full-Image Request test: \n");
80205a4c:	012008b4 	movhi	r4,32802
80205a50:	21355204 	addi	r4,r4,-10936
80205a54:	0206bc40 	call	80206bc4 <puts>
	printf("FEE[%d], CCD[%d], SIDE[%d], HEIGHT[%d], WIDTH[%d], EXP.NUM.[%d] \n", ucFee, ucCcd, ucSide, usiHeight, usiWidth, usiExpNum);
80205a58:	e17ffa03 	ldbu	r5,-24(fp)
80205a5c:	e1bffb03 	ldbu	r6,-20(fp)
80205a60:	e1fffc03 	ldbu	r7,-16(fp)
80205a64:	e0bffd0b 	ldhu	r2,-12(fp)
80205a68:	e0fffe0b 	ldhu	r3,-8(fp)
80205a6c:	e13fff0b 	ldhu	r4,-4(fp)
80205a70:	d9000215 	stw	r4,8(sp)
80205a74:	d8c00115 	stw	r3,4(sp)
80205a78:	d8800015 	stw	r2,0(sp)
80205a7c:	012008b4 	movhi	r4,32802
80205a80:	21355b04 	addi	r4,r4,-10900
80205a84:	0206ac80 	call	80206ac8 <printf>

	// Transmitt Request Header
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdFeeNumber = ucFee;
80205a88:	e0fffa03 	ldbu	r3,-24(fp)
80205a8c:	e0bff117 	ldw	r2,-60(fp)
80205a90:	10c01515 	stw	r3,84(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdNumber = ucCcd;
80205a94:	e0fffb03 	ldbu	r3,-20(fp)
80205a98:	e0bff117 	ldw	r2,-60(fp)
80205a9c:	10c01615 	stw	r3,88(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdSide = ucSide;
80205aa0:	e0fffc03 	ldbu	r3,-16(fp)
80205aa4:	e0bff117 	ldw	r2,-60(fp)
80205aa8:	10c01715 	stw	r3,92(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdHeight = usiHeight;
80205aac:	e0fffd0b 	ldhu	r3,-12(fp)
80205ab0:	e0bff117 	ldw	r2,-60(fp)
80205ab4:	10c01815 	stw	r3,96(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdWidth = usiWidth;
80205ab8:	e0fffe0b 	ldhu	r3,-8(fp)
80205abc:	e0bff117 	ldw	r2,-60(fp)
80205ac0:	10c01915 	stw	r3,100(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdExpNumber = usiExpNum;
80205ac4:	e0ffff0b 	ldhu	r3,-4(fp)
80205ac8:	e0bff117 	ldw	r2,-60(fp)
80205acc:	10c01a15 	stw	r3,104(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdReqTimeout = 0;
80205ad0:	e0bff117 	ldw	r2,-60(fp)
80205ad4:	10001415 	stw	zero,80(r2)
	pxFtdi->xFtdiHalfCcdReqControl.bRequestHalfCcd = TRUE;
80205ad8:	e0bff117 	ldw	r2,-60(fp)
80205adc:	00c00044 	movi	r3,1
80205ae0:	10c01b15 	stw	r3,108(r2)

	// Wait for an error or Rx Data
	bool bStopRx = FALSE;
80205ae4:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliTransferSize = 0;
80205ae8:	e03ff515 	stw	zero,-44(fp)
	alt_u32 uliTransferCnt = 0;
80205aec:	e03ff615 	stw	zero,-40(fp)

//	while (pxFtdi->xFtdiHalfCcdReplyStatus.bHalfCcdControllerBusy) {
//
//	}

	while (1) {}
80205af0:	003fff06 	br	80205af0 <__reset+0xfa1e5af0>

80205af4 <vFillCheckMemoryPattern>:

	printf("\n\n");

}

void vFillCheckMemoryPattern(alt_u32 uliMemPatternOffset, alt_u32 uliMemPayloadOffset, alt_u32 uliPayloadLength, alt_u8 ucMemId, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump){
80205af4:	deffee04 	addi	sp,sp,-72
80205af8:	dfc01115 	stw	ra,68(sp)
80205afc:	df001015 	stw	fp,64(sp)
80205b00:	df001004 	addi	fp,sp,64
80205b04:	e13ff715 	stw	r4,-36(fp)
80205b08:	e17ff815 	stw	r5,-32(fp)
80205b0c:	e1bff915 	stw	r6,-28(fp)
80205b10:	e1800217 	ldw	r6,8(fp)
80205b14:	e1400317 	ldw	r5,12(fp)
80205b18:	e1000417 	ldw	r4,16(fp)
80205b1c:	e0c00517 	ldw	r3,20(fp)
80205b20:	e0800617 	ldw	r2,24(fp)
80205b24:	e1fffa05 	stb	r7,-24(fp)
80205b28:	e1bffb05 	stb	r6,-20(fp)
80205b2c:	e17ffc05 	stb	r5,-16(fp)
80205b30:	e13ffd0d 	sth	r4,-12(fp)
80205b34:	e0fffe0d 	sth	r3,-8(fp)
80205b38:	e0bfff0d 	sth	r2,-4(fp)

	// Generate Pattern
	pattern_createPattern(ucMemId, uliMemPatternOffset, ucCcd, ucSide, usiWidth, usiHeight, (alt_u8)usiExpNum);
80205b3c:	e23ffa03 	ldbu	r8,-24(fp)
80205b40:	e17ffb03 	ldbu	r5,-20(fp)
80205b44:	e1bffc03 	ldbu	r6,-16(fp)
80205b48:	e0bffe0b 	ldhu	r2,-8(fp)
80205b4c:	e0fffd0b 	ldhu	r3,-12(fp)
80205b50:	e13fff0b 	ldhu	r4,-4(fp)
80205b54:	21003fcc 	andi	r4,r4,255
80205b58:	d9000215 	stw	r4,8(sp)
80205b5c:	d8c00115 	stw	r3,4(sp)
80205b60:	d8800015 	stw	r2,0(sp)
80205b64:	300f883a 	mov	r7,r6
80205b68:	280d883a 	mov	r6,r5
80205b6c:	e17ff717 	ldw	r5,-36(fp)
80205b70:	4009883a 	mov	r4,r8
80205b74:	0205d780 	call	80205d78 <pattern_createPattern>

	// Check and Dump Pattern 32b
	alt_u16 ucErrorCnt = 0;
80205b78:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 ucDataCnt = 0;
80205b7c:	e03ff415 	stw	zero,-48(fp)
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
80205b80:	e0bff717 	ldw	r2,-36(fp)
80205b84:	e0bff515 	stw	r2,-44(fp)
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
80205b88:	e0bff817 	ldw	r2,-32(fp)
80205b8c:	e0bff615 	stw	r2,-40(fp)
	puliPayloadAddr += 4;
80205b90:	e0bff617 	ldw	r2,-40(fp)
80205b94:	10800804 	addi	r2,r2,32
80205b98:	e0bff615 	stw	r2,-40(fp)
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
80205b9c:	e03ff415 	stw	zero,-48(fp)
80205ba0:	00003406 	br	80205c74 <vFillCheckMemoryPattern+0x180>
		if (bMemDump) {
80205ba4:	e0800717 	ldw	r2,28(fp)
80205ba8:	10000d26 	beq	r2,zero,80205be0 <vFillCheckMemoryPattern+0xec>
//			printf("Addr: 0x%08lX, Data: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliDataAddr));
			printf("Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205bac:	e0bff617 	ldw	r2,-40(fp)
80205bb0:	12000017 	ldw	r8,0(r2)
80205bb4:	12400117 	ldw	r9,4(r2)
80205bb8:	e13ff517 	ldw	r4,-44(fp)
80205bbc:	20800017 	ldw	r2,0(r4)
80205bc0:	20c00117 	ldw	r3,4(r4)
80205bc4:	d8c00015 	stw	r3,0(sp)
80205bc8:	100f883a 	mov	r7,r2
80205bcc:	400b883a 	mov	r5,r8
80205bd0:	480d883a 	mov	r6,r9
80205bd4:	012008b4 	movhi	r4,32802
80205bd8:	21356c04 	addi	r4,r4,-10832
80205bdc:	0206ac80 	call	80206ac8 <printf>

//		if (ucDataCnt >= 6374820/8) {
//			printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
//		}

		if ((alt_u64)(*puliDataAddr) != (alt_u64)(*puliPayloadAddr)) {
80205be0:	e0bff517 	ldw	r2,-44(fp)
80205be4:	11000017 	ldw	r4,0(r2)
80205be8:	11400117 	ldw	r5,4(r2)
80205bec:	e1bff617 	ldw	r6,-40(fp)
80205bf0:	30800017 	ldw	r2,0(r6)
80205bf4:	30c00117 	ldw	r3,4(r6)
80205bf8:	2080011e 	bne	r4,r2,80205c00 <vFillCheckMemoryPattern+0x10c>
80205bfc:	28c01426 	beq	r5,r3,80205c50 <vFillCheckMemoryPattern+0x15c>
			ucErrorCnt++;
80205c00:	e0bff30b 	ldhu	r2,-52(fp)
80205c04:	10800044 	addi	r2,r2,1
80205c08:	e0bff30d 	sth	r2,-52(fp)
			if (!bMemDump) {
80205c0c:	e0800717 	ldw	r2,28(fp)
80205c10:	10000f1e 	bne	r2,zero,80205c50 <vFillCheckMemoryPattern+0x15c>
				printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205c14:	e23ff517 	ldw	r8,-44(fp)
80205c18:	e0bff617 	ldw	r2,-40(fp)
80205c1c:	11000017 	ldw	r4,0(r2)
80205c20:	11400117 	ldw	r5,4(r2)
80205c24:	e1bff517 	ldw	r6,-44(fp)
80205c28:	30800017 	ldw	r2,0(r6)
80205c2c:	30c00117 	ldw	r3,4(r6)
80205c30:	d8800015 	stw	r2,0(sp)
80205c34:	d8c00115 	stw	r3,4(sp)
80205c38:	200d883a 	mov	r6,r4
80205c3c:	280f883a 	mov	r7,r5
80205c40:	400b883a 	mov	r5,r8
80205c44:	012008b4 	movhi	r4,32802
80205c48:	21357704 	addi	r4,r4,-10788
80205c4c:	0206ac80 	call	80206ac8 <printf>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
80205c50:	e0bff517 	ldw	r2,-44(fp)
80205c54:	10800204 	addi	r2,r2,8
80205c58:	e0bff515 	stw	r2,-44(fp)
80205c5c:	e0bff617 	ldw	r2,-40(fp)
80205c60:	10800204 	addi	r2,r2,8
80205c64:	e0bff615 	stw	r2,-40(fp)
	alt_u16 ucErrorCnt = 0;
	alt_u32 ucDataCnt = 0;
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
	puliPayloadAddr += 4;
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
80205c68:	e0bff417 	ldw	r2,-48(fp)
80205c6c:	10800044 	addi	r2,r2,1
80205c70:	e0bff415 	stw	r2,-48(fp)
80205c74:	e0bff917 	ldw	r2,-28(fp)
80205c78:	1004d0fa 	srli	r2,r2,3
80205c7c:	e0fff417 	ldw	r3,-48(fp)
80205c80:	18bfc836 	bltu	r3,r2,80205ba4 <__reset+0xfa1e5ba4>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
	}

	if (ucErrorCnt > 0) {
80205c84:	e0bff30b 	ldhu	r2,-52(fp)
80205c88:	10000626 	beq	r2,zero,80205ca4 <vFillCheckMemoryPattern+0x1b0>
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
80205c8c:	e0bff30b 	ldhu	r2,-52(fp)
80205c90:	100b883a 	mov	r5,r2
80205c94:	012008b4 	movhi	r4,32802
80205c98:	21358504 	addi	r4,r4,-10732
80205c9c:	0206ac80 	call	80206ac8 <printf>
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
	}

}
80205ca0:	00000406 	br	80205cb4 <vFillCheckMemoryPattern+0x1c0>
	}

	if (ucErrorCnt > 0) {
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
80205ca4:	e17ff917 	ldw	r5,-28(fp)
80205ca8:	012008b4 	movhi	r4,32802
80205cac:	21359304 	addi	r4,r4,-10676
80205cb0:	0206ac80 	call	80206ac8 <printf>
	}

}
80205cb4:	0001883a 	nop
80205cb8:	e037883a 	mov	sp,fp
80205cbc:	dfc00117 	ldw	ra,4(sp)
80205cc0:	df000017 	ldw	fp,0(sp)
80205cc4:	dec00204 	addi	sp,sp,8
80205cc8:	f800283a 	ret

80205ccc <uliLittleToBigEndianPixel>:
//
//	return uliBigEndianDword;
//}


alt_u32 uliLittleToBigEndianPixel(alt_u32 uliLittleEndianDword){
80205ccc:	defffc04 	addi	sp,sp,-16
80205cd0:	df000315 	stw	fp,12(sp)
80205cd4:	df000304 	addi	fp,sp,12
80205cd8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliBigEndianDword;

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
80205cdc:	e0bfff17 	ldw	r2,-4(fp)
80205ce0:	e0bffe0d 	sth	r2,-8(fp)
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);
80205ce4:	e0bfff17 	ldw	r2,-4(fp)
80205ce8:	1004d43a 	srli	r2,r2,16
80205cec:	e0bffe8d 	sth	r2,-6(fp)

	uliBigEndianDword = (alt_u32)(
		((uiWords[0] << 16) & 0xFFFF0000) |
80205cf0:	e0bffe0b 	ldhu	r2,-8(fp)
80205cf4:	10bfffcc 	andi	r2,r2,65535
80205cf8:	1004943a 	slli	r2,r2,16
80205cfc:	1007883a 	mov	r3,r2
		((uiWords[1] << 0) & 0x0000FFFF));
80205d00:	e0bffe8b 	ldhu	r2,-6(fp)

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);

	uliBigEndianDword = (alt_u32)(
80205d04:	10bfffcc 	andi	r2,r2,65535
80205d08:	1884b03a 	or	r2,r3,r2
80205d0c:	e0bffd15 	stw	r2,-12(fp)
		((uiWords[0] << 16) & 0xFFFF0000) |
		((uiWords[1] << 0) & 0x0000FFFF));

	return uliBigEndianDword;
80205d10:	e0bffd17 	ldw	r2,-12(fp)
}
80205d14:	e037883a 	mov	sp,fp
80205d18:	df000017 	ldw	fp,0(sp)
80205d1c:	dec00104 	addi	sp,sp,4
80205d20:	f800283a 	ret

80205d24 <vLittleToBigEndianMask>:

void vLittleToBigEndianMask(alt_u32 uliLittleEndianDword[2]){
80205d24:	defffd04 	addi	sp,sp,-12
80205d28:	df000215 	stw	fp,8(sp)
80205d2c:	df000204 	addi	fp,sp,8
80205d30:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliTemp = 0;
80205d34:	e03ffe15 	stw	zero,-8(fp)

	uliTemp = uliLittleEndianDword[0];
80205d38:	e0bfff17 	ldw	r2,-4(fp)
80205d3c:	10800017 	ldw	r2,0(r2)
80205d40:	e0bffe15 	stw	r2,-8(fp)
	uliLittleEndianDword[0] = uliLittleEndianDword[1];
80205d44:	e0bfff17 	ldw	r2,-4(fp)
80205d48:	10c00117 	ldw	r3,4(r2)
80205d4c:	e0bfff17 	ldw	r2,-4(fp)
80205d50:	10c00015 	stw	r3,0(r2)
	uliLittleEndianDword[1] = uliTemp;
80205d54:	e0bfff17 	ldw	r2,-4(fp)
80205d58:	10800104 	addi	r2,r2,4
80205d5c:	e0fffe17 	ldw	r3,-8(fp)
80205d60:	10c00015 	stw	r3,0(r2)

}
80205d64:	0001883a 	nop
80205d68:	e037883a 	mov	sp,fp
80205d6c:	df000017 	ldw	fp,0(sp)
80205d70:	dec00104 	addi	sp,sp,4
80205d74:	f800283a 	ret

80205d78 <pattern_createPattern>:
#include "pattern.h"

alt_u32 pattern_createPattern(alt_u8 mem_number, alt_u32 mem_offset, alt_u8 ccd_number, alt_u8 ccd_side, alt_u32 width_cols, alt_u32 height_rows, alt_u8 timecode)
{
80205d78:	deffef04 	addi	sp,sp,-68
80205d7c:	dfc01015 	stw	ra,64(sp)
80205d80:	df000f15 	stw	fp,60(sp)
80205d84:	dcc00e15 	stw	r19,56(sp)
80205d88:	dc800d15 	stw	r18,52(sp)
80205d8c:	dc400c15 	stw	r17,48(sp)
80205d90:	dc000b15 	stw	r16,44(sp)
80205d94:	df000f04 	addi	fp,sp,60
80205d98:	2011883a 	mov	r8,r4
80205d9c:	e17ff815 	stw	r5,-32(fp)
80205da0:	3009883a 	mov	r4,r6
80205da4:	3807883a 	mov	r3,r7
80205da8:	e0800417 	ldw	r2,16(fp)
80205dac:	e23ff705 	stb	r8,-36(fp)
80205db0:	e13ff905 	stb	r4,-28(fp)
80205db4:	e0fffa05 	stb	r3,-24(fp)
80205db8:	e0bffb05 	stb	r2,-20(fp)
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
80205dbc:	e0bff703 	ldbu	r2,-36(fp)
80205dc0:	1009883a 	mov	r4,r2
80205dc4:	02012940 	call	80201294 <bDdr2SwitchMemory>
	alt_u32 offset = mem_offset;
80205dc8:	e0bff817 	ldw	r2,-32(fp)
80205dcc:	e0bff115 	stw	r2,-60(fp)
	alt_u8 i = 0;
80205dd0:	e03ff205 	stb	zero,-56(fp)
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
80205dd4:	e0bff117 	ldw	r2,-60(fp)
80205dd8:	e0bff315 	stw	r2,-52(fp)
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205ddc:	e03ff415 	stw	zero,-48(fp)
80205de0:	00003706 	br	80205ec0 <pattern_createPattern+0x148>
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
80205de4:	e03ff515 	stw	zero,-44(fp)
80205de8:	00002f06 	br	80205ea8 <pattern_createPattern+0x130>
		{
			if (i == 64) // filled one block of memory, time to save full pattern and readress the structure
80205dec:	e0bff203 	ldbu	r2,-56(fp)
80205df0:	10801018 	cmpnei	r2,r2,64
80205df4:	10000b1e 	bne	r2,zero,80205e24 <pattern_createPattern+0xac>
			{
				pxPixelData->ulliMask = PATTERN_MEMORY_FULLMASK;
80205df8:	e0bff317 	ldw	r2,-52(fp)
80205dfc:	00ffffc4 	movi	r3,-1
80205e00:	10c02015 	stw	r3,128(r2)
80205e04:	00ffffc4 	movi	r3,-1
80205e08:	10c02115 	stw	r3,132(r2)
				offset += sizeof(TSdmaPixelDataBlock);
80205e0c:	e0bff117 	ldw	r2,-60(fp)
80205e10:	10802204 	addi	r2,r2,136
80205e14:	e0bff115 	stw	r2,-60(fp)
				pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset);
80205e18:	e0bff117 	ldw	r2,-60(fp)
80205e1c:	e0bff315 	stw	r2,-52(fp)
				i = 0;
80205e20:	e03ff205 	stb	zero,-56(fp)
			}
			// Generate pattern pixel (16-bits)
			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(timecode) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
80205e24:	e0bff203 	ldbu	r2,-56(fp)
80205e28:	10c00044 	addi	r3,r2,1
80205e2c:	e0fff205 	stb	r3,-56(fp)
80205e30:	10803fcc 	andi	r2,r2,255
80205e34:	e0fffb03 	ldbu	r3,-20(fp)
80205e38:	1806937a 	slli	r3,r3,13
80205e3c:	1809883a 	mov	r4,r3
80205e40:	e0fff903 	ldbu	r3,-28(fp)
80205e44:	18c000cc 	andi	r3,r3,3
80205e48:	180692fa 	slli	r3,r3,11
80205e4c:	20c6b03a 	or	r3,r4,r3
80205e50:	1809883a 	mov	r4,r3
80205e54:	e0fffa03 	ldbu	r3,-24(fp)
80205e58:	18c0004c 	andi	r3,r3,1
80205e5c:	180692ba 	slli	r3,r3,10
80205e60:	20c6b03a 	or	r3,r4,r3
80205e64:	1809883a 	mov	r4,r3
80205e68:	e0fff417 	ldw	r3,-48(fp)
80205e6c:	18c007cc 	andi	r3,r3,31
80205e70:	1806917a 	slli	r3,r3,5
80205e74:	20c6b03a 	or	r3,r4,r3
80205e78:	1809883a 	mov	r4,r3
80205e7c:	e0fff517 	ldw	r3,-44(fp)
80205e80:	18c007cc 	andi	r3,r3,31
80205e84:	20c6b03a 	or	r3,r4,r3
80205e88:	1809883a 	mov	r4,r3
80205e8c:	e0fff317 	ldw	r3,-52(fp)
80205e90:	1085883a 	add	r2,r2,r2
80205e94:	1885883a 	add	r2,r3,r2
80205e98:	1100000d 	sth	r4,0(r2)
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
80205e9c:	e0bff517 	ldw	r2,-44(fp)
80205ea0:	10800044 	addi	r2,r2,1
80205ea4:	e0bff515 	stw	r2,-44(fp)
80205ea8:	e0fff517 	ldw	r3,-44(fp)
80205eac:	e0800217 	ldw	r2,8(fp)
80205eb0:	18bfce36 	bltu	r3,r2,80205dec <__reset+0xfa1e5dec>
{
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205eb4:	e0bff417 	ldw	r2,-48(fp)
80205eb8:	10800044 	addi	r2,r2,1
80205ebc:	e0bff415 	stw	r2,-48(fp)
80205ec0:	e0fff417 	ldw	r3,-48(fp)
80205ec4:	e0800317 	ldw	r2,12(fp)
80205ec8:	18bfc636 	bltu	r3,r2,80205de4 <__reset+0xfa1e5de4>
//			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(PATTERN_TIMECODE_VALUE) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
80205ecc:	e0bff317 	ldw	r2,-52(fp)
80205ed0:	10002015 	stw	zero,128(r2)
80205ed4:	10002115 	stw	zero,132(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
80205ed8:	e03ff605 	stb	zero,-40(fp)
80205edc:	00001c06 	br	80205f50 <pattern_createPattern+0x1d8>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
80205ee0:	e13ff317 	ldw	r4,-52(fp)
80205ee4:	20802017 	ldw	r2,128(r4)
80205ee8:	20c02117 	ldw	r3,132(r4)
80205eec:	e13ff603 	ldbu	r4,-40(fp)
80205ef0:	217ff804 	addi	r5,r4,-32
80205ef4:	28000416 	blt	r5,zero,80205f08 <pattern_createPattern+0x190>
80205ef8:	01200034 	movhi	r4,32768
80205efc:	2160d83a 	srl	r16,r4,r5
80205f00:	0023883a 	mov	r17,zero
80205f04:	00000a06 	br	80205f30 <pattern_createPattern+0x1b8>
80205f08:	01600034 	movhi	r5,32768
80205f0c:	280c907a 	slli	r6,r5,1
80205f10:	014007c4 	movi	r5,31
80205f14:	290bc83a 	sub	r5,r5,r4
80205f18:	314a983a 	sll	r5,r6,r5
80205f1c:	000d883a 	mov	r6,zero
80205f20:	3120d83a 	srl	r16,r6,r4
80205f24:	2c20b03a 	or	r16,r5,r16
80205f28:	01600034 	movhi	r5,32768
80205f2c:	2922d83a 	srl	r17,r5,r4
80205f30:	1424b03a 	or	r18,r2,r16
80205f34:	1c66b03a 	or	r19,r3,r17
80205f38:	e0bff317 	ldw	r2,-52(fp)
80205f3c:	14802015 	stw	r18,128(r2)
80205f40:	14c02115 	stw	r19,132(r2)
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
80205f44:	e0bff603 	ldbu	r2,-40(fp)
80205f48:	10800044 	addi	r2,r2,1
80205f4c:	e0bff605 	stb	r2,-40(fp)
80205f50:	e0fff603 	ldbu	r3,-40(fp)
80205f54:	e0bff203 	ldbu	r2,-56(fp)
80205f58:	18bfe136 	bltu	r3,r2,80205ee0 <__reset+0xfa1e5ee0>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
80205f5c:	00000806 	br	80205f80 <pattern_createPattern+0x208>
		pxPixelData->usiPixel[i++] = 0x0000;
80205f60:	e0bff203 	ldbu	r2,-56(fp)
80205f64:	10c00044 	addi	r3,r2,1
80205f68:	e0fff205 	stb	r3,-56(fp)
80205f6c:	10803fcc 	andi	r2,r2,255
80205f70:	e0fff317 	ldw	r3,-52(fp)
80205f74:	1085883a 	add	r2,r2,r2
80205f78:	1885883a 	add	r2,r3,r2
80205f7c:	1000000d 	sth	zero,0(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
80205f80:	e0bff203 	ldbu	r2,-56(fp)
80205f84:	10801030 	cmpltui	r2,r2,64
80205f88:	103ff51e 	bne	r2,zero,80205f60 <__reset+0xfa1e5f60>
		pxPixelData->usiPixel[i++] = 0x0000;
	}

	offset += sizeof(TSdmaPixelDataBlock); // increment offset so we return the next available memory block
80205f8c:	e0bff117 	ldw	r2,-60(fp)
80205f90:	10802204 	addi	r2,r2,136
80205f94:	e0bff115 	stw	r2,-60(fp)
	return offset;
80205f98:	e0bff117 	ldw	r2,-60(fp)
}
80205f9c:	e6fffc04 	addi	sp,fp,-16
80205fa0:	dfc00517 	ldw	ra,20(sp)
80205fa4:	df000417 	ldw	fp,16(sp)
80205fa8:	dcc00317 	ldw	r19,12(sp)
80205fac:	dc800217 	ldw	r18,8(sp)
80205fb0:	dc400117 	ldw	r17,4(sp)
80205fb4:	dc000017 	ldw	r16,0(sp)
80205fb8:	dec00604 	addi	sp,sp,24
80205fbc:	f800283a 	ret

80205fc0 <__divsf3>:
80205fc0:	defff504 	addi	sp,sp,-44
80205fc4:	200cd5fa 	srli	r6,r4,23
80205fc8:	dcc00415 	stw	r19,16(sp)
80205fcc:	2026d7fa 	srli	r19,r4,31
80205fd0:	00c02034 	movhi	r3,128
80205fd4:	dd800715 	stw	r22,28(sp)
80205fd8:	dd000515 	stw	r20,20(sp)
80205fdc:	dc800315 	stw	r18,12(sp)
80205fe0:	18ffffc4 	addi	r3,r3,-1
80205fe4:	dfc00a15 	stw	ra,40(sp)
80205fe8:	df000915 	stw	fp,36(sp)
80205fec:	ddc00815 	stw	r23,32(sp)
80205ff0:	dd400615 	stw	r21,24(sp)
80205ff4:	dc400215 	stw	r17,8(sp)
80205ff8:	dc000115 	stw	r16,4(sp)
80205ffc:	35003fcc 	andi	r20,r6,255
80206000:	1924703a 	and	r18,r3,r4
80206004:	9d803fcc 	andi	r22,r19,255
80206008:	a0005226 	beq	r20,zero,80206154 <__divsf3+0x194>
8020600c:	00803fc4 	movi	r2,255
80206010:	a0802e26 	beq	r20,r2,802060cc <__divsf3+0x10c>
80206014:	91002034 	orhi	r4,r18,128
80206018:	202490fa 	slli	r18,r4,3
8020601c:	a53fe044 	addi	r20,r20,-127
80206020:	0021883a 	mov	r16,zero
80206024:	002f883a 	mov	r23,zero
80206028:	280cd5fa 	srli	r6,r5,23
8020602c:	282ad7fa 	srli	r21,r5,31
80206030:	00c02034 	movhi	r3,128
80206034:	18ffffc4 	addi	r3,r3,-1
80206038:	31803fcc 	andi	r6,r6,255
8020603c:	1962703a 	and	r17,r3,r5
80206040:	af003fcc 	andi	fp,r21,255
80206044:	30004a26 	beq	r6,zero,80206170 <__divsf3+0x1b0>
80206048:	00803fc4 	movi	r2,255
8020604c:	30804526 	beq	r6,r2,80206164 <__divsf3+0x1a4>
80206050:	89402034 	orhi	r5,r17,128
80206054:	282290fa 	slli	r17,r5,3
80206058:	31bfe044 	addi	r6,r6,-127
8020605c:	000b883a 	mov	r5,zero
80206060:	2c20b03a 	or	r16,r5,r16
80206064:	802090ba 	slli	r16,r16,2
80206068:	00a00834 	movhi	r2,32800
8020606c:	10982304 	addi	r2,r2,24716
80206070:	80a1883a 	add	r16,r16,r2
80206074:	81000017 	ldw	r4,0(r16)
80206078:	9d46f03a 	xor	r3,r19,r21
8020607c:	180f883a 	mov	r7,r3
80206080:	18803fcc 	andi	r2,r3,255
80206084:	a18dc83a 	sub	r6,r20,r6
80206088:	2000683a 	jmp	r4
8020608c:	80206270 	cmpltui	zero,r16,33161
80206090:	802060f4 	orhi	zero,r16,33155
80206094:	80206264 	muli	zero,r16,-32375
80206098:	802060e0 	cmpeqi	zero,r16,-32381
8020609c:	80206264 	muli	zero,r16,-32375
802060a0:	8020623c 	xorhi	zero,r16,33160
802060a4:	80206264 	muli	zero,r16,-32375
802060a8:	802060e0 	cmpeqi	zero,r16,-32381
802060ac:	802060f4 	orhi	zero,r16,33155
802060b0:	802060f4 	orhi	zero,r16,33155
802060b4:	8020623c 	xorhi	zero,r16,33160
802060b8:	802060e0 	cmpeqi	zero,r16,-32381
802060bc:	80206350 	cmplti	zero,r16,-32371
802060c0:	80206350 	cmplti	zero,r16,-32371
802060c4:	80206350 	cmplti	zero,r16,-32371
802060c8:	80206304 	addi	zero,r16,-32372
802060cc:	9000581e 	bne	r18,zero,80206230 <__divsf3+0x270>
802060d0:	04000204 	movi	r16,8
802060d4:	05c00084 	movi	r23,2
802060d8:	003fd306 	br	80206028 <__reset+0xfa1e6028>
802060dc:	0023883a 	mov	r17,zero
802060e0:	e02d883a 	mov	r22,fp
802060e4:	282f883a 	mov	r23,r5
802060e8:	00800084 	movi	r2,2
802060ec:	b8808f1e 	bne	r23,r2,8020632c <__divsf3+0x36c>
802060f0:	b005883a 	mov	r2,r22
802060f4:	11c0004c 	andi	r7,r2,1
802060f8:	013fffc4 	movi	r4,-1
802060fc:	000d883a 	mov	r6,zero
80206100:	21003fcc 	andi	r4,r4,255
80206104:	200895fa 	slli	r4,r4,23
80206108:	38803fcc 	andi	r2,r7,255
8020610c:	00c02034 	movhi	r3,128
80206110:	100497fa 	slli	r2,r2,31
80206114:	18ffffc4 	addi	r3,r3,-1
80206118:	30c6703a 	and	r3,r6,r3
8020611c:	1906b03a 	or	r3,r3,r4
80206120:	1884b03a 	or	r2,r3,r2
80206124:	dfc00a17 	ldw	ra,40(sp)
80206128:	df000917 	ldw	fp,36(sp)
8020612c:	ddc00817 	ldw	r23,32(sp)
80206130:	dd800717 	ldw	r22,28(sp)
80206134:	dd400617 	ldw	r21,24(sp)
80206138:	dd000517 	ldw	r20,20(sp)
8020613c:	dcc00417 	ldw	r19,16(sp)
80206140:	dc800317 	ldw	r18,12(sp)
80206144:	dc400217 	ldw	r17,8(sp)
80206148:	dc000117 	ldw	r16,4(sp)
8020614c:	dec00b04 	addi	sp,sp,44
80206150:	f800283a 	ret
80206154:	90002b1e 	bne	r18,zero,80206204 <__divsf3+0x244>
80206158:	04000104 	movi	r16,4
8020615c:	05c00044 	movi	r23,1
80206160:	003fb106 	br	80206028 <__reset+0xfa1e6028>
80206164:	8800251e 	bne	r17,zero,802061fc <__divsf3+0x23c>
80206168:	01400084 	movi	r5,2
8020616c:	00000206 	br	80206178 <__divsf3+0x1b8>
80206170:	88001a1e 	bne	r17,zero,802061dc <__divsf3+0x21c>
80206174:	01400044 	movi	r5,1
80206178:	8160b03a 	or	r16,r16,r5
8020617c:	802090ba 	slli	r16,r16,2
80206180:	00e00834 	movhi	r3,32800
80206184:	18d86704 	addi	r3,r3,24988
80206188:	80e1883a 	add	r16,r16,r3
8020618c:	80c00017 	ldw	r3,0(r16)
80206190:	9d44f03a 	xor	r2,r19,r21
80206194:	a18dc83a 	sub	r6,r20,r6
80206198:	1800683a 	jmp	r3
8020619c:	802060f4 	orhi	zero,r16,33155
802061a0:	802060f4 	orhi	zero,r16,33155
802061a4:	80206340 	call	88020634 <__reset+0x2000634>
802061a8:	802060dc 	xori	zero,r16,33155
802061ac:	80206340 	call	88020634 <__reset+0x2000634>
802061b0:	8020623c 	xorhi	zero,r16,33160
802061b4:	80206340 	call	88020634 <__reset+0x2000634>
802061b8:	802060dc 	xori	zero,r16,33155
802061bc:	802060f4 	orhi	zero,r16,33155
802061c0:	802060f4 	orhi	zero,r16,33155
802061c4:	8020623c 	xorhi	zero,r16,33160
802061c8:	802060dc 	xori	zero,r16,33155
802061cc:	80206350 	cmplti	zero,r16,-32371
802061d0:	80206350 	cmplti	zero,r16,-32371
802061d4:	80206350 	cmplti	zero,r16,-32371
802061d8:	80206368 	cmpgeui	zero,r16,33165
802061dc:	8809883a 	mov	r4,r17
802061e0:	02067ec0 	call	802067ec <__clzsi2>
802061e4:	10fffec4 	addi	r3,r2,-5
802061e8:	10801d84 	addi	r2,r2,118
802061ec:	88e2983a 	sll	r17,r17,r3
802061f0:	008dc83a 	sub	r6,zero,r2
802061f4:	000b883a 	mov	r5,zero
802061f8:	003f9906 	br	80206060 <__reset+0xfa1e6060>
802061fc:	014000c4 	movi	r5,3
80206200:	003f9706 	br	80206060 <__reset+0xfa1e6060>
80206204:	9009883a 	mov	r4,r18
80206208:	d9400015 	stw	r5,0(sp)
8020620c:	02067ec0 	call	802067ec <__clzsi2>
80206210:	10fffec4 	addi	r3,r2,-5
80206214:	11801d84 	addi	r6,r2,118
80206218:	90e4983a 	sll	r18,r18,r3
8020621c:	01a9c83a 	sub	r20,zero,r6
80206220:	0021883a 	mov	r16,zero
80206224:	002f883a 	mov	r23,zero
80206228:	d9400017 	ldw	r5,0(sp)
8020622c:	003f7e06 	br	80206028 <__reset+0xfa1e6028>
80206230:	04000304 	movi	r16,12
80206234:	05c000c4 	movi	r23,3
80206238:	003f7b06 	br	80206028 <__reset+0xfa1e6028>
8020623c:	01802034 	movhi	r6,128
80206240:	000f883a 	mov	r7,zero
80206244:	31bfffc4 	addi	r6,r6,-1
80206248:	013fffc4 	movi	r4,-1
8020624c:	003fac06 	br	80206100 <__reset+0xfa1e6100>
80206250:	01400044 	movi	r5,1
80206254:	2909c83a 	sub	r4,r5,r4
80206258:	00c006c4 	movi	r3,27
8020625c:	19004b0e 	bge	r3,r4,8020638c <__divsf3+0x3cc>
80206260:	114e703a 	and	r7,r2,r5
80206264:	0009883a 	mov	r4,zero
80206268:	000d883a 	mov	r6,zero
8020626c:	003fa406 	br	80206100 <__reset+0xfa1e6100>
80206270:	9006917a 	slli	r3,r18,5
80206274:	8822917a 	slli	r17,r17,5
80206278:	1c40372e 	bgeu	r3,r17,80206358 <__divsf3+0x398>
8020627c:	31bfffc4 	addi	r6,r6,-1
80206280:	010006c4 	movi	r4,27
80206284:	000b883a 	mov	r5,zero
80206288:	180f883a 	mov	r7,r3
8020628c:	294b883a 	add	r5,r5,r5
80206290:	18c7883a 	add	r3,r3,r3
80206294:	38000116 	blt	r7,zero,8020629c <__divsf3+0x2dc>
80206298:	1c400236 	bltu	r3,r17,802062a4 <__divsf3+0x2e4>
8020629c:	1c47c83a 	sub	r3,r3,r17
802062a0:	29400054 	ori	r5,r5,1
802062a4:	213fffc4 	addi	r4,r4,-1
802062a8:	203ff71e 	bne	r4,zero,80206288 <__reset+0xfa1e6288>
802062ac:	1806c03a 	cmpne	r3,r3,zero
802062b0:	1962b03a 	or	r17,r3,r5
802062b4:	31001fc4 	addi	r4,r6,127
802062b8:	013fe50e 	bge	zero,r4,80206250 <__reset+0xfa1e6250>
802062bc:	88c001cc 	andi	r3,r17,7
802062c0:	18000426 	beq	r3,zero,802062d4 <__divsf3+0x314>
802062c4:	88c003cc 	andi	r3,r17,15
802062c8:	01400104 	movi	r5,4
802062cc:	19400126 	beq	r3,r5,802062d4 <__divsf3+0x314>
802062d0:	8963883a 	add	r17,r17,r5
802062d4:	88c2002c 	andhi	r3,r17,2048
802062d8:	18000426 	beq	r3,zero,802062ec <__divsf3+0x32c>
802062dc:	00fe0034 	movhi	r3,63488
802062e0:	18ffffc4 	addi	r3,r3,-1
802062e4:	31002004 	addi	r4,r6,128
802062e8:	88e2703a 	and	r17,r17,r3
802062ec:	00c03f84 	movi	r3,254
802062f0:	193f8016 	blt	r3,r4,802060f4 <__reset+0xfa1e60f4>
802062f4:	880c91ba 	slli	r6,r17,6
802062f8:	11c0004c 	andi	r7,r2,1
802062fc:	300cd27a 	srli	r6,r6,9
80206300:	003f7f06 	br	80206100 <__reset+0xfa1e6100>
80206304:	9080102c 	andhi	r2,r18,64
80206308:	10000226 	beq	r2,zero,80206314 <__divsf3+0x354>
8020630c:	8880102c 	andhi	r2,r17,64
80206310:	10001826 	beq	r2,zero,80206374 <__divsf3+0x3b4>
80206314:	00802034 	movhi	r2,128
80206318:	91801034 	orhi	r6,r18,64
8020631c:	10bfffc4 	addi	r2,r2,-1
80206320:	980f883a 	mov	r7,r19
80206324:	308c703a 	and	r6,r6,r2
80206328:	003fc706 	br	80206248 <__reset+0xfa1e6248>
8020632c:	008000c4 	movi	r2,3
80206330:	b8802d26 	beq	r23,r2,802063e8 <__divsf3+0x428>
80206334:	00c00044 	movi	r3,1
80206338:	b005883a 	mov	r2,r22
8020633c:	b8ffdd1e 	bne	r23,r3,802062b4 <__reset+0xfa1e62b4>
80206340:	11c0004c 	andi	r7,r2,1
80206344:	0009883a 	mov	r4,zero
80206348:	000d883a 	mov	r6,zero
8020634c:	003f6c06 	br	80206100 <__reset+0xfa1e6100>
80206350:	9023883a 	mov	r17,r18
80206354:	003f6406 	br	802060e8 <__reset+0xfa1e60e8>
80206358:	1c47c83a 	sub	r3,r3,r17
8020635c:	01000684 	movi	r4,26
80206360:	01400044 	movi	r5,1
80206364:	003fc806 	br	80206288 <__reset+0xfa1e6288>
80206368:	9080102c 	andhi	r2,r18,64
8020636c:	103fe926 	beq	r2,zero,80206314 <__reset+0xfa1e6314>
80206370:	0023883a 	mov	r17,zero
80206374:	00802034 	movhi	r2,128
80206378:	89801034 	orhi	r6,r17,64
8020637c:	10bfffc4 	addi	r2,r2,-1
80206380:	a80f883a 	mov	r7,r21
80206384:	308c703a 	and	r6,r6,r2
80206388:	003faf06 	br	80206248 <__reset+0xfa1e6248>
8020638c:	01c00804 	movi	r7,32
80206390:	390fc83a 	sub	r7,r7,r4
80206394:	89ce983a 	sll	r7,r17,r7
80206398:	890ad83a 	srl	r5,r17,r4
8020639c:	380ec03a 	cmpne	r7,r7,zero
802063a0:	29cab03a 	or	r5,r5,r7
802063a4:	28c001cc 	andi	r3,r5,7
802063a8:	18000426 	beq	r3,zero,802063bc <__divsf3+0x3fc>
802063ac:	28c003cc 	andi	r3,r5,15
802063b0:	01000104 	movi	r4,4
802063b4:	19000126 	beq	r3,r4,802063bc <__divsf3+0x3fc>
802063b8:	290b883a 	add	r5,r5,r4
802063bc:	28c1002c 	andhi	r3,r5,1024
802063c0:	18000426 	beq	r3,zero,802063d4 <__divsf3+0x414>
802063c4:	11c0004c 	andi	r7,r2,1
802063c8:	01000044 	movi	r4,1
802063cc:	000d883a 	mov	r6,zero
802063d0:	003f4b06 	br	80206100 <__reset+0xfa1e6100>
802063d4:	280a91ba 	slli	r5,r5,6
802063d8:	11c0004c 	andi	r7,r2,1
802063dc:	0009883a 	mov	r4,zero
802063e0:	280cd27a 	srli	r6,r5,9
802063e4:	003f4606 	br	80206100 <__reset+0xfa1e6100>
802063e8:	00802034 	movhi	r2,128
802063ec:	89801034 	orhi	r6,r17,64
802063f0:	10bfffc4 	addi	r2,r2,-1
802063f4:	b00f883a 	mov	r7,r22
802063f8:	308c703a 	and	r6,r6,r2
802063fc:	003f9206 	br	80206248 <__reset+0xfa1e6248>

80206400 <__lesf2>:
80206400:	2004d5fa 	srli	r2,r4,23
80206404:	280cd5fa 	srli	r6,r5,23
80206408:	00c02034 	movhi	r3,128
8020640c:	18ffffc4 	addi	r3,r3,-1
80206410:	10803fcc 	andi	r2,r2,255
80206414:	01c03fc4 	movi	r7,255
80206418:	1910703a 	and	r8,r3,r4
8020641c:	31803fcc 	andi	r6,r6,255
80206420:	1946703a 	and	r3,r3,r5
80206424:	2008d7fa 	srli	r4,r4,31
80206428:	280ad7fa 	srli	r5,r5,31
8020642c:	11c01b26 	beq	r2,r7,8020649c <__lesf2+0x9c>
80206430:	01c03fc4 	movi	r7,255
80206434:	31c01126 	beq	r6,r7,8020647c <__lesf2+0x7c>
80206438:	1000071e 	bne	r2,zero,80206458 <__lesf2+0x58>
8020643c:	400f003a 	cmpeq	r7,r8,zero
80206440:	21003fcc 	andi	r4,r4,255
80206444:	3000081e 	bne	r6,zero,80206468 <__lesf2+0x68>
80206448:	1800071e 	bne	r3,zero,80206468 <__lesf2+0x68>
8020644c:	0005883a 	mov	r2,zero
80206450:	40000f1e 	bne	r8,zero,80206490 <__lesf2+0x90>
80206454:	f800283a 	ret
80206458:	21003fcc 	andi	r4,r4,255
8020645c:	30000a1e 	bne	r6,zero,80206488 <__lesf2+0x88>
80206460:	18000b26 	beq	r3,zero,80206490 <__lesf2+0x90>
80206464:	000f883a 	mov	r7,zero
80206468:	29403fcc 	andi	r5,r5,255
8020646c:	38000726 	beq	r7,zero,8020648c <__lesf2+0x8c>
80206470:	28000826 	beq	r5,zero,80206494 <__lesf2+0x94>
80206474:	00800044 	movi	r2,1
80206478:	f800283a 	ret
8020647c:	183fee26 	beq	r3,zero,80206438 <__reset+0xfa1e6438>
80206480:	00800084 	movi	r2,2
80206484:	f800283a 	ret
80206488:	29403fcc 	andi	r5,r5,255
8020648c:	21400626 	beq	r4,r5,802064a8 <__lesf2+0xa8>
80206490:	203ff826 	beq	r4,zero,80206474 <__reset+0xfa1e6474>
80206494:	00bfffc4 	movi	r2,-1
80206498:	f800283a 	ret
8020649c:	403fe426 	beq	r8,zero,80206430 <__reset+0xfa1e6430>
802064a0:	00800084 	movi	r2,2
802064a4:	f800283a 	ret
802064a8:	30bff916 	blt	r6,r2,80206490 <__reset+0xfa1e6490>
802064ac:	11800216 	blt	r2,r6,802064b8 <__lesf2+0xb8>
802064b0:	1a3ff736 	bltu	r3,r8,80206490 <__reset+0xfa1e6490>
802064b4:	40c0022e 	bgeu	r8,r3,802064c0 <__lesf2+0xc0>
802064b8:	203fee1e 	bne	r4,zero,80206474 <__reset+0xfa1e6474>
802064bc:	003ff506 	br	80206494 <__reset+0xfa1e6494>
802064c0:	0005883a 	mov	r2,zero
802064c4:	f800283a 	ret

802064c8 <__floatsisf>:
802064c8:	defffd04 	addi	sp,sp,-12
802064cc:	dfc00215 	stw	ra,8(sp)
802064d0:	dc400115 	stw	r17,4(sp)
802064d4:	dc000015 	stw	r16,0(sp)
802064d8:	20003526 	beq	r4,zero,802065b0 <__floatsisf+0xe8>
802064dc:	2021883a 	mov	r16,r4
802064e0:	2022d7fa 	srli	r17,r4,31
802064e4:	20003616 	blt	r4,zero,802065c0 <__floatsisf+0xf8>
802064e8:	8009883a 	mov	r4,r16
802064ec:	02067ec0 	call	802067ec <__clzsi2>
802064f0:	00c02784 	movi	r3,158
802064f4:	1887c83a 	sub	r3,r3,r2
802064f8:	01002584 	movi	r4,150
802064fc:	20c01416 	blt	r4,r3,80206550 <__floatsisf+0x88>
80206500:	20c9c83a 	sub	r4,r4,r3
80206504:	8120983a 	sll	r16,r16,r4
80206508:	00802034 	movhi	r2,128
8020650c:	10bfffc4 	addi	r2,r2,-1
80206510:	8809883a 	mov	r4,r17
80206514:	80a0703a 	and	r16,r16,r2
80206518:	18803fcc 	andi	r2,r3,255
8020651c:	100695fa 	slli	r3,r2,23
80206520:	20803fcc 	andi	r2,r4,255
80206524:	100897fa 	slli	r4,r2,31
80206528:	00802034 	movhi	r2,128
8020652c:	10bfffc4 	addi	r2,r2,-1
80206530:	8084703a 	and	r2,r16,r2
80206534:	10c4b03a 	or	r2,r2,r3
80206538:	1104b03a 	or	r2,r2,r4
8020653c:	dfc00217 	ldw	ra,8(sp)
80206540:	dc400117 	ldw	r17,4(sp)
80206544:	dc000017 	ldw	r16,0(sp)
80206548:	dec00304 	addi	sp,sp,12
8020654c:	f800283a 	ret
80206550:	01002644 	movi	r4,153
80206554:	20c01c16 	blt	r4,r3,802065c8 <__floatsisf+0x100>
80206558:	20c9c83a 	sub	r4,r4,r3
8020655c:	8120983a 	sll	r16,r16,r4
80206560:	013f0034 	movhi	r4,64512
80206564:	213fffc4 	addi	r4,r4,-1
80206568:	814001cc 	andi	r5,r16,7
8020656c:	8108703a 	and	r4,r16,r4
80206570:	28000426 	beq	r5,zero,80206584 <__floatsisf+0xbc>
80206574:	840003cc 	andi	r16,r16,15
80206578:	01400104 	movi	r5,4
8020657c:	81400126 	beq	r16,r5,80206584 <__floatsisf+0xbc>
80206580:	2149883a 	add	r4,r4,r5
80206584:	2141002c 	andhi	r5,r4,1024
80206588:	28000526 	beq	r5,zero,802065a0 <__floatsisf+0xd8>
8020658c:	00c027c4 	movi	r3,159
80206590:	1887c83a 	sub	r3,r3,r2
80206594:	00bf0034 	movhi	r2,64512
80206598:	10bfffc4 	addi	r2,r2,-1
8020659c:	2088703a 	and	r4,r4,r2
802065a0:	202091ba 	slli	r16,r4,6
802065a4:	8809883a 	mov	r4,r17
802065a8:	8020d27a 	srli	r16,r16,9
802065ac:	003fda06 	br	80206518 <__reset+0xfa1e6518>
802065b0:	0009883a 	mov	r4,zero
802065b4:	0007883a 	mov	r3,zero
802065b8:	0021883a 	mov	r16,zero
802065bc:	003fd606 	br	80206518 <__reset+0xfa1e6518>
802065c0:	0121c83a 	sub	r16,zero,r4
802065c4:	003fc806 	br	802064e8 <__reset+0xfa1e64e8>
802065c8:	01002e44 	movi	r4,185
802065cc:	20c9c83a 	sub	r4,r4,r3
802065d0:	01400144 	movi	r5,5
802065d4:	8108983a 	sll	r4,r16,r4
802065d8:	288bc83a 	sub	r5,r5,r2
802065dc:	8160d83a 	srl	r16,r16,r5
802065e0:	2008c03a 	cmpne	r4,r4,zero
802065e4:	8120b03a 	or	r16,r16,r4
802065e8:	003fdd06 	br	80206560 <__reset+0xfa1e6560>

802065ec <__floatunsisf>:
802065ec:	defffe04 	addi	sp,sp,-8
802065f0:	dfc00115 	stw	ra,4(sp)
802065f4:	dc000015 	stw	r16,0(sp)
802065f8:	20002c26 	beq	r4,zero,802066ac <__floatunsisf+0xc0>
802065fc:	2021883a 	mov	r16,r4
80206600:	02067ec0 	call	802067ec <__clzsi2>
80206604:	00c02784 	movi	r3,158
80206608:	1887c83a 	sub	r3,r3,r2
8020660c:	01002584 	movi	r4,150
80206610:	20c00f16 	blt	r4,r3,80206650 <__floatunsisf+0x64>
80206614:	20c9c83a 	sub	r4,r4,r3
80206618:	8108983a 	sll	r4,r16,r4
8020661c:	00802034 	movhi	r2,128
80206620:	10bfffc4 	addi	r2,r2,-1
80206624:	2088703a 	and	r4,r4,r2
80206628:	18803fcc 	andi	r2,r3,255
8020662c:	100695fa 	slli	r3,r2,23
80206630:	00802034 	movhi	r2,128
80206634:	10bfffc4 	addi	r2,r2,-1
80206638:	2084703a 	and	r2,r4,r2
8020663c:	10c4b03a 	or	r2,r2,r3
80206640:	dfc00117 	ldw	ra,4(sp)
80206644:	dc000017 	ldw	r16,0(sp)
80206648:	dec00204 	addi	sp,sp,8
8020664c:	f800283a 	ret
80206650:	01002644 	movi	r4,153
80206654:	20c01816 	blt	r4,r3,802066b8 <__floatunsisf+0xcc>
80206658:	20c9c83a 	sub	r4,r4,r3
8020665c:	8108983a 	sll	r4,r16,r4
80206660:	017f0034 	movhi	r5,64512
80206664:	297fffc4 	addi	r5,r5,-1
80206668:	218001cc 	andi	r6,r4,7
8020666c:	214a703a 	and	r5,r4,r5
80206670:	30000426 	beq	r6,zero,80206684 <__floatunsisf+0x98>
80206674:	210003cc 	andi	r4,r4,15
80206678:	01800104 	movi	r6,4
8020667c:	21800126 	beq	r4,r6,80206684 <__floatunsisf+0x98>
80206680:	298b883a 	add	r5,r5,r6
80206684:	2901002c 	andhi	r4,r5,1024
80206688:	20000526 	beq	r4,zero,802066a0 <__floatunsisf+0xb4>
8020668c:	00c027c4 	movi	r3,159
80206690:	1887c83a 	sub	r3,r3,r2
80206694:	00bf0034 	movhi	r2,64512
80206698:	10bfffc4 	addi	r2,r2,-1
8020669c:	288a703a 	and	r5,r5,r2
802066a0:	280891ba 	slli	r4,r5,6
802066a4:	2008d27a 	srli	r4,r4,9
802066a8:	003fdf06 	br	80206628 <__reset+0xfa1e6628>
802066ac:	0007883a 	mov	r3,zero
802066b0:	0009883a 	mov	r4,zero
802066b4:	003fdc06 	br	80206628 <__reset+0xfa1e6628>
802066b8:	01402e44 	movi	r5,185
802066bc:	28cbc83a 	sub	r5,r5,r3
802066c0:	01000144 	movi	r4,5
802066c4:	2089c83a 	sub	r4,r4,r2
802066c8:	814a983a 	sll	r5,r16,r5
802066cc:	8108d83a 	srl	r4,r16,r4
802066d0:	2820c03a 	cmpne	r16,r5,zero
802066d4:	2408b03a 	or	r4,r4,r16
802066d8:	003fe106 	br	80206660 <__reset+0xfa1e6660>

802066dc <__extendsfdf2>:
802066dc:	200ad5fa 	srli	r5,r4,23
802066e0:	defffd04 	addi	sp,sp,-12
802066e4:	dc400115 	stw	r17,4(sp)
802066e8:	29403fcc 	andi	r5,r5,255
802066ec:	29800044 	addi	r6,r5,1
802066f0:	04402034 	movhi	r17,128
802066f4:	dc000015 	stw	r16,0(sp)
802066f8:	8c7fffc4 	addi	r17,r17,-1
802066fc:	dfc00215 	stw	ra,8(sp)
80206700:	31803fcc 	andi	r6,r6,255
80206704:	00800044 	movi	r2,1
80206708:	8922703a 	and	r17,r17,r4
8020670c:	2020d7fa 	srli	r16,r4,31
80206710:	1180110e 	bge	r2,r6,80206758 <__extendsfdf2+0x7c>
80206714:	880cd0fa 	srli	r6,r17,3
80206718:	8822977a 	slli	r17,r17,29
8020671c:	2940e004 	addi	r5,r5,896
80206720:	2941ffcc 	andi	r5,r5,2047
80206724:	2804953a 	slli	r2,r5,20
80206728:	01400434 	movhi	r5,16
8020672c:	800697fa 	slli	r3,r16,31
80206730:	297fffc4 	addi	r5,r5,-1
80206734:	314a703a 	and	r5,r6,r5
80206738:	288ab03a 	or	r5,r5,r2
8020673c:	28c6b03a 	or	r3,r5,r3
80206740:	8805883a 	mov	r2,r17
80206744:	dfc00217 	ldw	ra,8(sp)
80206748:	dc400117 	ldw	r17,4(sp)
8020674c:	dc000017 	ldw	r16,0(sp)
80206750:	dec00304 	addi	sp,sp,12
80206754:	f800283a 	ret
80206758:	2800111e 	bne	r5,zero,802067a0 <__extendsfdf2+0xc4>
8020675c:	88001c26 	beq	r17,zero,802067d0 <__extendsfdf2+0xf4>
80206760:	8809883a 	mov	r4,r17
80206764:	02067ec0 	call	802067ec <__clzsi2>
80206768:	00c00284 	movi	r3,10
8020676c:	18801b16 	blt	r3,r2,802067dc <__extendsfdf2+0x100>
80206770:	018002c4 	movi	r6,11
80206774:	308dc83a 	sub	r6,r6,r2
80206778:	11000544 	addi	r4,r2,21
8020677c:	8986d83a 	srl	r3,r17,r6
80206780:	8922983a 	sll	r17,r17,r4
80206784:	0180e244 	movi	r6,905
80206788:	01400434 	movhi	r5,16
8020678c:	3085c83a 	sub	r2,r6,r2
80206790:	297fffc4 	addi	r5,r5,-1
80206794:	194c703a 	and	r6,r3,r5
80206798:	1141ffcc 	andi	r5,r2,2047
8020679c:	003fe006 	br	80206720 <__reset+0xfa1e6720>
802067a0:	88000826 	beq	r17,zero,802067c4 <__extendsfdf2+0xe8>
802067a4:	880cd0fa 	srli	r6,r17,3
802067a8:	00800434 	movhi	r2,16
802067ac:	10bfffc4 	addi	r2,r2,-1
802067b0:	31800234 	orhi	r6,r6,8
802067b4:	8822977a 	slli	r17,r17,29
802067b8:	308c703a 	and	r6,r6,r2
802067bc:	0141ffc4 	movi	r5,2047
802067c0:	003fd706 	br	80206720 <__reset+0xfa1e6720>
802067c4:	0141ffc4 	movi	r5,2047
802067c8:	000d883a 	mov	r6,zero
802067cc:	003fd406 	br	80206720 <__reset+0xfa1e6720>
802067d0:	000b883a 	mov	r5,zero
802067d4:	000d883a 	mov	r6,zero
802067d8:	003fd106 	br	80206720 <__reset+0xfa1e6720>
802067dc:	11bffd44 	addi	r6,r2,-11
802067e0:	8986983a 	sll	r3,r17,r6
802067e4:	0023883a 	mov	r17,zero
802067e8:	003fe606 	br	80206784 <__reset+0xfa1e6784>

802067ec <__clzsi2>:
802067ec:	00bfffd4 	movui	r2,65535
802067f0:	11000536 	bltu	r2,r4,80206808 <__clzsi2+0x1c>
802067f4:	00803fc4 	movi	r2,255
802067f8:	11000f36 	bltu	r2,r4,80206838 <__clzsi2+0x4c>
802067fc:	00800804 	movi	r2,32
80206800:	0007883a 	mov	r3,zero
80206804:	00000506 	br	8020681c <__clzsi2+0x30>
80206808:	00804034 	movhi	r2,256
8020680c:	10bfffc4 	addi	r2,r2,-1
80206810:	11000c2e 	bgeu	r2,r4,80206844 <__clzsi2+0x58>
80206814:	00800204 	movi	r2,8
80206818:	00c00604 	movi	r3,24
8020681c:	20c8d83a 	srl	r4,r4,r3
80206820:	00e008b4 	movhi	r3,32802
80206824:	18f59f84 	addi	r3,r3,-10626
80206828:	1909883a 	add	r4,r3,r4
8020682c:	20c00003 	ldbu	r3,0(r4)
80206830:	10c5c83a 	sub	r2,r2,r3
80206834:	f800283a 	ret
80206838:	00800604 	movi	r2,24
8020683c:	00c00204 	movi	r3,8
80206840:	003ff606 	br	8020681c <__reset+0xfa1e681c>
80206844:	00800404 	movi	r2,16
80206848:	1007883a 	mov	r3,r2
8020684c:	003ff306 	br	8020681c <__reset+0xfa1e681c>

80206850 <_fwrite_r>:
80206850:	defff504 	addi	sp,sp,-44
80206854:	dc800815 	stw	r18,32(sp)
80206858:	39a5383a 	mul	r18,r7,r6
8020685c:	d8800304 	addi	r2,sp,12
80206860:	d8800015 	stw	r2,0(sp)
80206864:	00800044 	movi	r2,1
80206868:	dcc00915 	stw	r19,36(sp)
8020686c:	dc400715 	stw	r17,28(sp)
80206870:	dc000615 	stw	r16,24(sp)
80206874:	d9400315 	stw	r5,12(sp)
80206878:	dfc00a15 	stw	ra,40(sp)
8020687c:	dc800415 	stw	r18,16(sp)
80206880:	dc800215 	stw	r18,8(sp)
80206884:	d8800115 	stw	r2,4(sp)
80206888:	3027883a 	mov	r19,r6
8020688c:	3821883a 	mov	r16,r7
80206890:	2023883a 	mov	r17,r4
80206894:	d9400b17 	ldw	r5,44(sp)
80206898:	20000226 	beq	r4,zero,802068a4 <_fwrite_r+0x54>
8020689c:	20800e17 	ldw	r2,56(r4)
802068a0:	10001a26 	beq	r2,zero,8020690c <_fwrite_r+0xbc>
802068a4:	2880030b 	ldhu	r2,12(r5)
802068a8:	10c8000c 	andi	r3,r2,8192
802068ac:	1800061e 	bne	r3,zero,802068c8 <_fwrite_r+0x78>
802068b0:	29001917 	ldw	r4,100(r5)
802068b4:	00f7ffc4 	movi	r3,-8193
802068b8:	10880014 	ori	r2,r2,8192
802068bc:	20c6703a 	and	r3,r4,r3
802068c0:	2880030d 	sth	r2,12(r5)
802068c4:	28c01915 	stw	r3,100(r5)
802068c8:	d80d883a 	mov	r6,sp
802068cc:	8809883a 	mov	r4,r17
802068d0:	020d6340 	call	8020d634 <__sfvwrite_r>
802068d4:	10000b26 	beq	r2,zero,80206904 <_fwrite_r+0xb4>
802068d8:	d9000217 	ldw	r4,8(sp)
802068dc:	980b883a 	mov	r5,r19
802068e0:	9109c83a 	sub	r4,r18,r4
802068e4:	02141f40 	call	802141f4 <__udivsi3>
802068e8:	dfc00a17 	ldw	ra,40(sp)
802068ec:	dcc00917 	ldw	r19,36(sp)
802068f0:	dc800817 	ldw	r18,32(sp)
802068f4:	dc400717 	ldw	r17,28(sp)
802068f8:	dc000617 	ldw	r16,24(sp)
802068fc:	dec00b04 	addi	sp,sp,44
80206900:	f800283a 	ret
80206904:	8005883a 	mov	r2,r16
80206908:	003ff706 	br	802068e8 <__reset+0xfa1e68e8>
8020690c:	d9400515 	stw	r5,20(sp)
80206910:	020d1b00 	call	8020d1b0 <__sinit>
80206914:	d9400517 	ldw	r5,20(sp)
80206918:	003fe206 	br	802068a4 <__reset+0xfa1e68a4>

8020691c <fwrite>:
8020691c:	defffe04 	addi	sp,sp,-8
80206920:	00a008b4 	movhi	r2,32802
80206924:	d9c00015 	stw	r7,0(sp)
80206928:	10be2904 	addi	r2,r2,-1884
8020692c:	300f883a 	mov	r7,r6
80206930:	280d883a 	mov	r6,r5
80206934:	200b883a 	mov	r5,r4
80206938:	11000017 	ldw	r4,0(r2)
8020693c:	dfc00115 	stw	ra,4(sp)
80206940:	02068500 	call	80206850 <_fwrite_r>
80206944:	dfc00117 	ldw	ra,4(sp)
80206948:	dec00204 	addi	sp,sp,8
8020694c:	f800283a 	ret

80206950 <memcpy>:
80206950:	defffd04 	addi	sp,sp,-12
80206954:	dfc00215 	stw	ra,8(sp)
80206958:	dc400115 	stw	r17,4(sp)
8020695c:	dc000015 	stw	r16,0(sp)
80206960:	00c003c4 	movi	r3,15
80206964:	2005883a 	mov	r2,r4
80206968:	1980452e 	bgeu	r3,r6,80206a80 <memcpy+0x130>
8020696c:	2906b03a 	or	r3,r5,r4
80206970:	18c000cc 	andi	r3,r3,3
80206974:	1800441e 	bne	r3,zero,80206a88 <memcpy+0x138>
80206978:	347ffc04 	addi	r17,r6,-16
8020697c:	8822d13a 	srli	r17,r17,4
80206980:	28c00104 	addi	r3,r5,4
80206984:	23400104 	addi	r13,r4,4
80206988:	8820913a 	slli	r16,r17,4
8020698c:	2b000204 	addi	r12,r5,8
80206990:	22c00204 	addi	r11,r4,8
80206994:	84000504 	addi	r16,r16,20
80206998:	2a800304 	addi	r10,r5,12
8020699c:	22400304 	addi	r9,r4,12
802069a0:	2c21883a 	add	r16,r5,r16
802069a4:	2811883a 	mov	r8,r5
802069a8:	200f883a 	mov	r7,r4
802069ac:	41000017 	ldw	r4,0(r8)
802069b0:	1fc00017 	ldw	ra,0(r3)
802069b4:	63c00017 	ldw	r15,0(r12)
802069b8:	39000015 	stw	r4,0(r7)
802069bc:	53800017 	ldw	r14,0(r10)
802069c0:	6fc00015 	stw	ra,0(r13)
802069c4:	5bc00015 	stw	r15,0(r11)
802069c8:	4b800015 	stw	r14,0(r9)
802069cc:	18c00404 	addi	r3,r3,16
802069d0:	39c00404 	addi	r7,r7,16
802069d4:	42000404 	addi	r8,r8,16
802069d8:	6b400404 	addi	r13,r13,16
802069dc:	63000404 	addi	r12,r12,16
802069e0:	5ac00404 	addi	r11,r11,16
802069e4:	52800404 	addi	r10,r10,16
802069e8:	4a400404 	addi	r9,r9,16
802069ec:	1c3fef1e 	bne	r3,r16,802069ac <__reset+0xfa1e69ac>
802069f0:	89c00044 	addi	r7,r17,1
802069f4:	380e913a 	slli	r7,r7,4
802069f8:	310003cc 	andi	r4,r6,15
802069fc:	02c000c4 	movi	r11,3
80206a00:	11c7883a 	add	r3,r2,r7
80206a04:	29cb883a 	add	r5,r5,r7
80206a08:	5900212e 	bgeu	r11,r4,80206a90 <memcpy+0x140>
80206a0c:	1813883a 	mov	r9,r3
80206a10:	2811883a 	mov	r8,r5
80206a14:	200f883a 	mov	r7,r4
80206a18:	42800017 	ldw	r10,0(r8)
80206a1c:	4a400104 	addi	r9,r9,4
80206a20:	39ffff04 	addi	r7,r7,-4
80206a24:	4abfff15 	stw	r10,-4(r9)
80206a28:	42000104 	addi	r8,r8,4
80206a2c:	59fffa36 	bltu	r11,r7,80206a18 <__reset+0xfa1e6a18>
80206a30:	213fff04 	addi	r4,r4,-4
80206a34:	2008d0ba 	srli	r4,r4,2
80206a38:	318000cc 	andi	r6,r6,3
80206a3c:	21000044 	addi	r4,r4,1
80206a40:	2109883a 	add	r4,r4,r4
80206a44:	2109883a 	add	r4,r4,r4
80206a48:	1907883a 	add	r3,r3,r4
80206a4c:	290b883a 	add	r5,r5,r4
80206a50:	30000626 	beq	r6,zero,80206a6c <memcpy+0x11c>
80206a54:	198d883a 	add	r6,r3,r6
80206a58:	29c00003 	ldbu	r7,0(r5)
80206a5c:	18c00044 	addi	r3,r3,1
80206a60:	29400044 	addi	r5,r5,1
80206a64:	19ffffc5 	stb	r7,-1(r3)
80206a68:	19bffb1e 	bne	r3,r6,80206a58 <__reset+0xfa1e6a58>
80206a6c:	dfc00217 	ldw	ra,8(sp)
80206a70:	dc400117 	ldw	r17,4(sp)
80206a74:	dc000017 	ldw	r16,0(sp)
80206a78:	dec00304 	addi	sp,sp,12
80206a7c:	f800283a 	ret
80206a80:	2007883a 	mov	r3,r4
80206a84:	003ff206 	br	80206a50 <__reset+0xfa1e6a50>
80206a88:	2007883a 	mov	r3,r4
80206a8c:	003ff106 	br	80206a54 <__reset+0xfa1e6a54>
80206a90:	200d883a 	mov	r6,r4
80206a94:	003fee06 	br	80206a50 <__reset+0xfa1e6a50>

80206a98 <_printf_r>:
80206a98:	defffd04 	addi	sp,sp,-12
80206a9c:	2805883a 	mov	r2,r5
80206aa0:	dfc00015 	stw	ra,0(sp)
80206aa4:	d9800115 	stw	r6,4(sp)
80206aa8:	d9c00215 	stw	r7,8(sp)
80206aac:	21400217 	ldw	r5,8(r4)
80206ab0:	d9c00104 	addi	r7,sp,4
80206ab4:	100d883a 	mov	r6,r2
80206ab8:	0208f0c0 	call	80208f0c <___vfprintf_internal_r>
80206abc:	dfc00017 	ldw	ra,0(sp)
80206ac0:	dec00304 	addi	sp,sp,12
80206ac4:	f800283a 	ret

80206ac8 <printf>:
80206ac8:	defffc04 	addi	sp,sp,-16
80206acc:	dfc00015 	stw	ra,0(sp)
80206ad0:	d9400115 	stw	r5,4(sp)
80206ad4:	d9800215 	stw	r6,8(sp)
80206ad8:	d9c00315 	stw	r7,12(sp)
80206adc:	00a008b4 	movhi	r2,32802
80206ae0:	10be2904 	addi	r2,r2,-1884
80206ae4:	10800017 	ldw	r2,0(r2)
80206ae8:	200b883a 	mov	r5,r4
80206aec:	d9800104 	addi	r6,sp,4
80206af0:	11000217 	ldw	r4,8(r2)
80206af4:	020b1040 	call	8020b104 <__vfprintf_internal>
80206af8:	dfc00017 	ldw	ra,0(sp)
80206afc:	dec00404 	addi	sp,sp,16
80206b00:	f800283a 	ret

80206b04 <_puts_r>:
80206b04:	defff604 	addi	sp,sp,-40
80206b08:	dc000715 	stw	r16,28(sp)
80206b0c:	2021883a 	mov	r16,r4
80206b10:	2809883a 	mov	r4,r5
80206b14:	dc400815 	stw	r17,32(sp)
80206b18:	dfc00915 	stw	ra,36(sp)
80206b1c:	2823883a 	mov	r17,r5
80206b20:	0206c9c0 	call	80206c9c <strlen>
80206b24:	10c00044 	addi	r3,r2,1
80206b28:	d8800115 	stw	r2,4(sp)
80206b2c:	00a008b4 	movhi	r2,32802
80206b30:	10b5e104 	addi	r2,r2,-10364
80206b34:	d8800215 	stw	r2,8(sp)
80206b38:	00800044 	movi	r2,1
80206b3c:	d8800315 	stw	r2,12(sp)
80206b40:	00800084 	movi	r2,2
80206b44:	dc400015 	stw	r17,0(sp)
80206b48:	d8c00615 	stw	r3,24(sp)
80206b4c:	dec00415 	stw	sp,16(sp)
80206b50:	d8800515 	stw	r2,20(sp)
80206b54:	80000226 	beq	r16,zero,80206b60 <_puts_r+0x5c>
80206b58:	80800e17 	ldw	r2,56(r16)
80206b5c:	10001426 	beq	r2,zero,80206bb0 <_puts_r+0xac>
80206b60:	81400217 	ldw	r5,8(r16)
80206b64:	2880030b 	ldhu	r2,12(r5)
80206b68:	10c8000c 	andi	r3,r2,8192
80206b6c:	1800061e 	bne	r3,zero,80206b88 <_puts_r+0x84>
80206b70:	29001917 	ldw	r4,100(r5)
80206b74:	00f7ffc4 	movi	r3,-8193
80206b78:	10880014 	ori	r2,r2,8192
80206b7c:	20c6703a 	and	r3,r4,r3
80206b80:	2880030d 	sth	r2,12(r5)
80206b84:	28c01915 	stw	r3,100(r5)
80206b88:	d9800404 	addi	r6,sp,16
80206b8c:	8009883a 	mov	r4,r16
80206b90:	020d6340 	call	8020d634 <__sfvwrite_r>
80206b94:	1000091e 	bne	r2,zero,80206bbc <_puts_r+0xb8>
80206b98:	00800284 	movi	r2,10
80206b9c:	dfc00917 	ldw	ra,36(sp)
80206ba0:	dc400817 	ldw	r17,32(sp)
80206ba4:	dc000717 	ldw	r16,28(sp)
80206ba8:	dec00a04 	addi	sp,sp,40
80206bac:	f800283a 	ret
80206bb0:	8009883a 	mov	r4,r16
80206bb4:	020d1b00 	call	8020d1b0 <__sinit>
80206bb8:	003fe906 	br	80206b60 <__reset+0xfa1e6b60>
80206bbc:	00bfffc4 	movi	r2,-1
80206bc0:	003ff606 	br	80206b9c <__reset+0xfa1e6b9c>

80206bc4 <puts>:
80206bc4:	00a008b4 	movhi	r2,32802
80206bc8:	10be2904 	addi	r2,r2,-1884
80206bcc:	200b883a 	mov	r5,r4
80206bd0:	11000017 	ldw	r4,0(r2)
80206bd4:	0206b041 	jmpi	80206b04 <_puts_r>

80206bd8 <_sprintf_r>:
80206bd8:	deffe404 	addi	sp,sp,-112
80206bdc:	2807883a 	mov	r3,r5
80206be0:	dfc01a15 	stw	ra,104(sp)
80206be4:	d9c01b15 	stw	r7,108(sp)
80206be8:	00a00034 	movhi	r2,32768
80206bec:	10bfffc4 	addi	r2,r2,-1
80206bf0:	02008204 	movi	r8,520
80206bf4:	d8800215 	stw	r2,8(sp)
80206bf8:	d8800515 	stw	r2,20(sp)
80206bfc:	d9c01b04 	addi	r7,sp,108
80206c00:	d80b883a 	mov	r5,sp
80206c04:	00bfffc4 	movi	r2,-1
80206c08:	d8c00015 	stw	r3,0(sp)
80206c0c:	d8c00415 	stw	r3,16(sp)
80206c10:	da00030d 	sth	r8,12(sp)
80206c14:	d880038d 	sth	r2,14(sp)
80206c18:	0206d340 	call	80206d34 <___svfprintf_internal_r>
80206c1c:	d8c00017 	ldw	r3,0(sp)
80206c20:	18000005 	stb	zero,0(r3)
80206c24:	dfc01a17 	ldw	ra,104(sp)
80206c28:	dec01c04 	addi	sp,sp,112
80206c2c:	f800283a 	ret

80206c30 <sprintf>:
80206c30:	deffe304 	addi	sp,sp,-116
80206c34:	2007883a 	mov	r3,r4
80206c38:	dfc01a15 	stw	ra,104(sp)
80206c3c:	d9801b15 	stw	r6,108(sp)
80206c40:	d9c01c15 	stw	r7,112(sp)
80206c44:	012008b4 	movhi	r4,32802
80206c48:	213e2904 	addi	r4,r4,-1884
80206c4c:	21000017 	ldw	r4,0(r4)
80206c50:	00a00034 	movhi	r2,32768
80206c54:	10bfffc4 	addi	r2,r2,-1
80206c58:	280d883a 	mov	r6,r5
80206c5c:	02008204 	movi	r8,520
80206c60:	d8800215 	stw	r2,8(sp)
80206c64:	d8800515 	stw	r2,20(sp)
80206c68:	d9c01b04 	addi	r7,sp,108
80206c6c:	d80b883a 	mov	r5,sp
80206c70:	00bfffc4 	movi	r2,-1
80206c74:	d8c00015 	stw	r3,0(sp)
80206c78:	d8c00415 	stw	r3,16(sp)
80206c7c:	da00030d 	sth	r8,12(sp)
80206c80:	d880038d 	sth	r2,14(sp)
80206c84:	0206d340 	call	80206d34 <___svfprintf_internal_r>
80206c88:	d8c00017 	ldw	r3,0(sp)
80206c8c:	18000005 	stb	zero,0(r3)
80206c90:	dfc01a17 	ldw	ra,104(sp)
80206c94:	dec01d04 	addi	sp,sp,116
80206c98:	f800283a 	ret

80206c9c <strlen>:
80206c9c:	208000cc 	andi	r2,r4,3
80206ca0:	10002026 	beq	r2,zero,80206d24 <strlen+0x88>
80206ca4:	20800007 	ldb	r2,0(r4)
80206ca8:	10002026 	beq	r2,zero,80206d2c <strlen+0x90>
80206cac:	2005883a 	mov	r2,r4
80206cb0:	00000206 	br	80206cbc <strlen+0x20>
80206cb4:	10c00007 	ldb	r3,0(r2)
80206cb8:	18001826 	beq	r3,zero,80206d1c <strlen+0x80>
80206cbc:	10800044 	addi	r2,r2,1
80206cc0:	10c000cc 	andi	r3,r2,3
80206cc4:	183ffb1e 	bne	r3,zero,80206cb4 <__reset+0xfa1e6cb4>
80206cc8:	10c00017 	ldw	r3,0(r2)
80206ccc:	01ffbff4 	movhi	r7,65279
80206cd0:	39ffbfc4 	addi	r7,r7,-257
80206cd4:	00ca303a 	nor	r5,zero,r3
80206cd8:	01a02074 	movhi	r6,32897
80206cdc:	19c7883a 	add	r3,r3,r7
80206ce0:	31a02004 	addi	r6,r6,-32640
80206ce4:	1946703a 	and	r3,r3,r5
80206ce8:	1986703a 	and	r3,r3,r6
80206cec:	1800091e 	bne	r3,zero,80206d14 <strlen+0x78>
80206cf0:	10800104 	addi	r2,r2,4
80206cf4:	10c00017 	ldw	r3,0(r2)
80206cf8:	19cb883a 	add	r5,r3,r7
80206cfc:	00c6303a 	nor	r3,zero,r3
80206d00:	28c6703a 	and	r3,r5,r3
80206d04:	1986703a 	and	r3,r3,r6
80206d08:	183ff926 	beq	r3,zero,80206cf0 <__reset+0xfa1e6cf0>
80206d0c:	00000106 	br	80206d14 <strlen+0x78>
80206d10:	10800044 	addi	r2,r2,1
80206d14:	10c00007 	ldb	r3,0(r2)
80206d18:	183ffd1e 	bne	r3,zero,80206d10 <__reset+0xfa1e6d10>
80206d1c:	1105c83a 	sub	r2,r2,r4
80206d20:	f800283a 	ret
80206d24:	2005883a 	mov	r2,r4
80206d28:	003fe706 	br	80206cc8 <__reset+0xfa1e6cc8>
80206d2c:	0005883a 	mov	r2,zero
80206d30:	f800283a 	ret

80206d34 <___svfprintf_internal_r>:
80206d34:	deffb704 	addi	sp,sp,-292
80206d38:	dfc04815 	stw	ra,288(sp)
80206d3c:	ddc04615 	stw	r23,280(sp)
80206d40:	d9402c15 	stw	r5,176(sp)
80206d44:	d9003915 	stw	r4,228(sp)
80206d48:	302f883a 	mov	r23,r6
80206d4c:	d9c02d15 	stw	r7,180(sp)
80206d50:	df004715 	stw	fp,284(sp)
80206d54:	dd804515 	stw	r22,276(sp)
80206d58:	dd404415 	stw	r21,272(sp)
80206d5c:	dd004315 	stw	r20,268(sp)
80206d60:	dcc04215 	stw	r19,264(sp)
80206d64:	dc804115 	stw	r18,260(sp)
80206d68:	dc404015 	stw	r17,256(sp)
80206d6c:	dc003f15 	stw	r16,252(sp)
80206d70:	020dd240 	call	8020dd24 <_localeconv_r>
80206d74:	10800017 	ldw	r2,0(r2)
80206d78:	1009883a 	mov	r4,r2
80206d7c:	d8803415 	stw	r2,208(sp)
80206d80:	0206c9c0 	call	80206c9c <strlen>
80206d84:	d8c02c17 	ldw	r3,176(sp)
80206d88:	d8803815 	stw	r2,224(sp)
80206d8c:	1880030b 	ldhu	r2,12(r3)
80206d90:	1080200c 	andi	r2,r2,128
80206d94:	10000226 	beq	r2,zero,80206da0 <___svfprintf_internal_r+0x6c>
80206d98:	18800417 	ldw	r2,16(r3)
80206d9c:	10067f26 	beq	r2,zero,8020879c <___svfprintf_internal_r+0x1a68>
80206da0:	dcc03917 	ldw	r19,228(sp)
80206da4:	d8c00404 	addi	r3,sp,16
80206da8:	056008b4 	movhi	r21,32802
80206dac:	d9001e04 	addi	r4,sp,120
80206db0:	ad75f284 	addi	r21,r21,-10294
80206db4:	d8c01e15 	stw	r3,120(sp)
80206db8:	d8002015 	stw	zero,128(sp)
80206dbc:	d8001f15 	stw	zero,124(sp)
80206dc0:	d8003315 	stw	zero,204(sp)
80206dc4:	d8003615 	stw	zero,216(sp)
80206dc8:	d8003715 	stw	zero,220(sp)
80206dcc:	1811883a 	mov	r8,r3
80206dd0:	d8003a15 	stw	zero,232(sp)
80206dd4:	d8003b15 	stw	zero,236(sp)
80206dd8:	d8002f15 	stw	zero,188(sp)
80206ddc:	d9002815 	stw	r4,160(sp)
80206de0:	b8800007 	ldb	r2,0(r23)
80206de4:	10026726 	beq	r2,zero,80207784 <___svfprintf_internal_r+0xa50>
80206de8:	00c00944 	movi	r3,37
80206dec:	b821883a 	mov	r16,r23
80206df0:	10c0021e 	bne	r2,r3,80206dfc <___svfprintf_internal_r+0xc8>
80206df4:	00001406 	br	80206e48 <___svfprintf_internal_r+0x114>
80206df8:	10c00326 	beq	r2,r3,80206e08 <___svfprintf_internal_r+0xd4>
80206dfc:	84000044 	addi	r16,r16,1
80206e00:	80800007 	ldb	r2,0(r16)
80206e04:	103ffc1e 	bne	r2,zero,80206df8 <__reset+0xfa1e6df8>
80206e08:	85e3c83a 	sub	r17,r16,r23
80206e0c:	88000e26 	beq	r17,zero,80206e48 <___svfprintf_internal_r+0x114>
80206e10:	d8c02017 	ldw	r3,128(sp)
80206e14:	d8801f17 	ldw	r2,124(sp)
80206e18:	45c00015 	stw	r23,0(r8)
80206e1c:	1c47883a 	add	r3,r3,r17
80206e20:	10800044 	addi	r2,r2,1
80206e24:	d8c02015 	stw	r3,128(sp)
80206e28:	44400115 	stw	r17,4(r8)
80206e2c:	d8801f15 	stw	r2,124(sp)
80206e30:	00c001c4 	movi	r3,7
80206e34:	18809716 	blt	r3,r2,80207094 <___svfprintf_internal_r+0x360>
80206e38:	42000204 	addi	r8,r8,8
80206e3c:	d9402f17 	ldw	r5,188(sp)
80206e40:	2c4b883a 	add	r5,r5,r17
80206e44:	d9402f15 	stw	r5,188(sp)
80206e48:	80800007 	ldb	r2,0(r16)
80206e4c:	10009826 	beq	r2,zero,802070b0 <___svfprintf_internal_r+0x37c>
80206e50:	84400047 	ldb	r17,1(r16)
80206e54:	00bfffc4 	movi	r2,-1
80206e58:	85c00044 	addi	r23,r16,1
80206e5c:	d8002785 	stb	zero,158(sp)
80206e60:	0007883a 	mov	r3,zero
80206e64:	000f883a 	mov	r7,zero
80206e68:	d8802915 	stw	r2,164(sp)
80206e6c:	d8003115 	stw	zero,196(sp)
80206e70:	0025883a 	mov	r18,zero
80206e74:	01401604 	movi	r5,88
80206e78:	01800244 	movi	r6,9
80206e7c:	02800a84 	movi	r10,42
80206e80:	02401b04 	movi	r9,108
80206e84:	bdc00044 	addi	r23,r23,1
80206e88:	88bff804 	addi	r2,r17,-32
80206e8c:	2882f036 	bltu	r5,r2,80207a50 <___svfprintf_internal_r+0xd1c>
80206e90:	100490ba 	slli	r2,r2,2
80206e94:	01200834 	movhi	r4,32800
80206e98:	211baa04 	addi	r4,r4,28328
80206e9c:	1105883a 	add	r2,r2,r4
80206ea0:	10800017 	ldw	r2,0(r2)
80206ea4:	1000683a 	jmp	r2
80206ea8:	802079b8 	rdprs	zero,r16,-32282
80206eac:	80207a50 	cmplti	zero,r16,-32279
80206eb0:	80207a50 	cmplti	zero,r16,-32279
80206eb4:	802079ac 	andhi	zero,r16,33254
80206eb8:	80207a50 	cmplti	zero,r16,-32279
80206ebc:	80207a50 	cmplti	zero,r16,-32279
80206ec0:	80207a50 	cmplti	zero,r16,-32279
80206ec4:	80207a50 	cmplti	zero,r16,-32279
80206ec8:	80207a50 	cmplti	zero,r16,-32279
80206ecc:	80207a50 	cmplti	zero,r16,-32279
80206ed0:	8020710c 	andi	zero,r16,33220
80206ed4:	802078e8 	cmpgeui	zero,r16,33251
80206ed8:	80207a50 	cmplti	zero,r16,-32279
80206edc:	8020701c 	xori	zero,r16,33216
80206ee0:	80207134 	orhi	zero,r16,33220
80206ee4:	80207a50 	cmplti	zero,r16,-32279
80206ee8:	802071a8 	cmpgeui	zero,r16,33222
80206eec:	80207174 	orhi	zero,r16,33221
80206ef0:	80207174 	orhi	zero,r16,33221
80206ef4:	80207174 	orhi	zero,r16,33221
80206ef8:	80207174 	orhi	zero,r16,33221
80206efc:	80207174 	orhi	zero,r16,33221
80206f00:	80207174 	orhi	zero,r16,33221
80206f04:	80207174 	orhi	zero,r16,33221
80206f08:	80207174 	orhi	zero,r16,33221
80206f0c:	80207174 	orhi	zero,r16,33221
80206f10:	80207a50 	cmplti	zero,r16,-32279
80206f14:	80207a50 	cmplti	zero,r16,-32279
80206f18:	80207a50 	cmplti	zero,r16,-32279
80206f1c:	80207a50 	cmplti	zero,r16,-32279
80206f20:	80207a50 	cmplti	zero,r16,-32279
80206f24:	80207a50 	cmplti	zero,r16,-32279
80206f28:	80207a50 	cmplti	zero,r16,-32279
80206f2c:	80207a50 	cmplti	zero,r16,-32279
80206f30:	80207a50 	cmplti	zero,r16,-32279
80206f34:	80207a50 	cmplti	zero,r16,-32279
80206f38:	80207260 	cmpeqi	zero,r16,-32311
80206f3c:	802071b4 	orhi	zero,r16,33222
80206f40:	80207a50 	cmplti	zero,r16,-32279
80206f44:	802071b4 	orhi	zero,r16,33222
80206f48:	80207a50 	cmplti	zero,r16,-32279
80206f4c:	80207a50 	cmplti	zero,r16,-32279
80206f50:	80207a50 	cmplti	zero,r16,-32279
80206f54:	80207a50 	cmplti	zero,r16,-32279
80206f58:	80207254 	ori	zero,r16,33225
80206f5c:	80207a50 	cmplti	zero,r16,-32279
80206f60:	80207a50 	cmplti	zero,r16,-32279
80206f64:	8020731c 	xori	zero,r16,33228
80206f68:	80207a50 	cmplti	zero,r16,-32279
80206f6c:	80207a50 	cmplti	zero,r16,-32279
80206f70:	80207a50 	cmplti	zero,r16,-32279
80206f74:	80207a50 	cmplti	zero,r16,-32279
80206f78:	80207a50 	cmplti	zero,r16,-32279
80206f7c:	8020778c 	andi	zero,r16,33246
80206f80:	80207a50 	cmplti	zero,r16,-32279
80206f84:	80207a50 	cmplti	zero,r16,-32279
80206f88:	802077ec 	andhi	zero,r16,33247
80206f8c:	80207a50 	cmplti	zero,r16,-32279
80206f90:	80207a50 	cmplti	zero,r16,-32279
80206f94:	80207a50 	cmplti	zero,r16,-32279
80206f98:	80207a50 	cmplti	zero,r16,-32279
80206f9c:	80207a50 	cmplti	zero,r16,-32279
80206fa0:	80207a50 	cmplti	zero,r16,-32279
80206fa4:	80207a50 	cmplti	zero,r16,-32279
80206fa8:	80207a50 	cmplti	zero,r16,-32279
80206fac:	80207a50 	cmplti	zero,r16,-32279
80206fb0:	80207a50 	cmplti	zero,r16,-32279
80206fb4:	8020789c 	xori	zero,r16,33250
80206fb8:	802079d8 	cmpnei	zero,r16,-32281
80206fbc:	802071b4 	orhi	zero,r16,33222
80206fc0:	802071b4 	orhi	zero,r16,33222
80206fc4:	802071b4 	orhi	zero,r16,33222
80206fc8:	80207a2c 	andhi	zero,r16,33256
80206fcc:	802079d8 	cmpnei	zero,r16,-32281
80206fd0:	80207a50 	cmplti	zero,r16,-32279
80206fd4:	80207a50 	cmplti	zero,r16,-32279
80206fd8:	802079e8 	cmpgeui	zero,r16,33255
80206fdc:	80207a50 	cmplti	zero,r16,-32279
80206fe0:	802079f8 	rdprs	zero,r16,-32281
80206fe4:	802078d8 	cmpnei	zero,r16,-32285
80206fe8:	80207028 	cmpgeui	zero,r16,33216
80206fec:	802078f8 	rdprs	zero,r16,-32285
80206ff0:	80207a50 	cmplti	zero,r16,-32279
80206ff4:	80207904 	addi	zero,r16,-32284
80206ff8:	80207a50 	cmplti	zero,r16,-32279
80206ffc:	80207960 	cmpeqi	zero,r16,-32283
80207000:	80207a50 	cmplti	zero,r16,-32279
80207004:	80207a50 	cmplti	zero,r16,-32279
80207008:	80207970 	cmpltui	zero,r16,33253
8020700c:	d9003117 	ldw	r4,196(sp)
80207010:	d8802d15 	stw	r2,180(sp)
80207014:	0109c83a 	sub	r4,zero,r4
80207018:	d9003115 	stw	r4,196(sp)
8020701c:	94800114 	ori	r18,r18,4
80207020:	bc400007 	ldb	r17,0(r23)
80207024:	003f9706 	br	80206e84 <__reset+0xfa1e6e84>
80207028:	00800c04 	movi	r2,48
8020702c:	d9002d17 	ldw	r4,180(sp)
80207030:	d9402917 	ldw	r5,164(sp)
80207034:	d8802705 	stb	r2,156(sp)
80207038:	00801e04 	movi	r2,120
8020703c:	d8802745 	stb	r2,157(sp)
80207040:	d8002785 	stb	zero,158(sp)
80207044:	20c00104 	addi	r3,r4,4
80207048:	25000017 	ldw	r20,0(r4)
8020704c:	002d883a 	mov	r22,zero
80207050:	90800094 	ori	r2,r18,2
80207054:	28028616 	blt	r5,zero,80207a70 <___svfprintf_internal_r+0xd3c>
80207058:	00bfdfc4 	movi	r2,-129
8020705c:	90a4703a 	and	r18,r18,r2
80207060:	d8c02d15 	stw	r3,180(sp)
80207064:	94800094 	ori	r18,r18,2
80207068:	a002731e 	bne	r20,zero,80207a38 <___svfprintf_internal_r+0xd04>
8020706c:	00a008b4 	movhi	r2,32802
80207070:	10b5eb04 	addi	r2,r2,-10324
80207074:	d8803a15 	stw	r2,232(sp)
80207078:	04401e04 	movi	r17,120
8020707c:	d8c02917 	ldw	r3,164(sp)
80207080:	0039883a 	mov	fp,zero
80207084:	1801d526 	beq	r3,zero,802077dc <___svfprintf_internal_r+0xaa8>
80207088:	0029883a 	mov	r20,zero
8020708c:	002d883a 	mov	r22,zero
80207090:	0001f106 	br	80207858 <___svfprintf_internal_r+0xb24>
80207094:	d9402c17 	ldw	r5,176(sp)
80207098:	d9801e04 	addi	r6,sp,120
8020709c:	9809883a 	mov	r4,r19
802070a0:	02102c40 	call	802102c4 <__ssprint_r>
802070a4:	1000081e 	bne	r2,zero,802070c8 <___svfprintf_internal_r+0x394>
802070a8:	da000404 	addi	r8,sp,16
802070ac:	003f6306 	br	80206e3c <__reset+0xfa1e6e3c>
802070b0:	d8802017 	ldw	r2,128(sp)
802070b4:	10000426 	beq	r2,zero,802070c8 <___svfprintf_internal_r+0x394>
802070b8:	d9402c17 	ldw	r5,176(sp)
802070bc:	d9003917 	ldw	r4,228(sp)
802070c0:	d9801e04 	addi	r6,sp,120
802070c4:	02102c40 	call	802102c4 <__ssprint_r>
802070c8:	d8802c17 	ldw	r2,176(sp)
802070cc:	10c0030b 	ldhu	r3,12(r2)
802070d0:	d8802f17 	ldw	r2,188(sp)
802070d4:	18c0100c 	andi	r3,r3,64
802070d8:	1805f51e 	bne	r3,zero,802088b0 <___svfprintf_internal_r+0x1b7c>
802070dc:	dfc04817 	ldw	ra,288(sp)
802070e0:	df004717 	ldw	fp,284(sp)
802070e4:	ddc04617 	ldw	r23,280(sp)
802070e8:	dd804517 	ldw	r22,276(sp)
802070ec:	dd404417 	ldw	r21,272(sp)
802070f0:	dd004317 	ldw	r20,268(sp)
802070f4:	dcc04217 	ldw	r19,264(sp)
802070f8:	dc804117 	ldw	r18,260(sp)
802070fc:	dc404017 	ldw	r17,256(sp)
80207100:	dc003f17 	ldw	r16,252(sp)
80207104:	dec04904 	addi	sp,sp,292
80207108:	f800283a 	ret
8020710c:	d8802d17 	ldw	r2,180(sp)
80207110:	d9002d17 	ldw	r4,180(sp)
80207114:	10800017 	ldw	r2,0(r2)
80207118:	d8803115 	stw	r2,196(sp)
8020711c:	20800104 	addi	r2,r4,4
80207120:	d9003117 	ldw	r4,196(sp)
80207124:	203fb916 	blt	r4,zero,8020700c <__reset+0xfa1e700c>
80207128:	d8802d15 	stw	r2,180(sp)
8020712c:	bc400007 	ldb	r17,0(r23)
80207130:	003f5406 	br	80206e84 <__reset+0xfa1e6e84>
80207134:	bc400007 	ldb	r17,0(r23)
80207138:	bac00044 	addi	r11,r23,1
8020713c:	8a873926 	beq	r17,r10,80208e24 <___svfprintf_internal_r+0x20f0>
80207140:	88bff404 	addi	r2,r17,-48
80207144:	0009883a 	mov	r4,zero
80207148:	30868836 	bltu	r6,r2,80208b6c <___svfprintf_internal_r+0x1e38>
8020714c:	5c400007 	ldb	r17,0(r11)
80207150:	210002a4 	muli	r4,r4,10
80207154:	5dc00044 	addi	r23,r11,1
80207158:	b817883a 	mov	r11,r23
8020715c:	2089883a 	add	r4,r4,r2
80207160:	88bff404 	addi	r2,r17,-48
80207164:	30bff92e 	bgeu	r6,r2,8020714c <__reset+0xfa1e714c>
80207168:	2005d716 	blt	r4,zero,802088c8 <___svfprintf_internal_r+0x1b94>
8020716c:	d9002915 	stw	r4,164(sp)
80207170:	003f4506 	br	80206e88 <__reset+0xfa1e6e88>
80207174:	b809883a 	mov	r4,r23
80207178:	d8003115 	stw	zero,196(sp)
8020717c:	88bff404 	addi	r2,r17,-48
80207180:	0017883a 	mov	r11,zero
80207184:	24400007 	ldb	r17,0(r4)
80207188:	5ac002a4 	muli	r11,r11,10
8020718c:	bdc00044 	addi	r23,r23,1
80207190:	b809883a 	mov	r4,r23
80207194:	12d7883a 	add	r11,r2,r11
80207198:	88bff404 	addi	r2,r17,-48
8020719c:	30bff92e 	bgeu	r6,r2,80207184 <__reset+0xfa1e7184>
802071a0:	dac03115 	stw	r11,196(sp)
802071a4:	003f3806 	br	80206e88 <__reset+0xfa1e6e88>
802071a8:	94802014 	ori	r18,r18,128
802071ac:	bc400007 	ldb	r17,0(r23)
802071b0:	003f3406 	br	80206e84 <__reset+0xfa1e6e84>
802071b4:	18c03fcc 	andi	r3,r3,255
802071b8:	1807471e 	bne	r3,zero,80208ed8 <___svfprintf_internal_r+0x21a4>
802071bc:	9080020c 	andi	r2,r18,8
802071c0:	10047d26 	beq	r2,zero,802083b8 <___svfprintf_internal_r+0x1684>
802071c4:	d8c02d17 	ldw	r3,180(sp)
802071c8:	d9002d17 	ldw	r4,180(sp)
802071cc:	d9402d17 	ldw	r5,180(sp)
802071d0:	18c00017 	ldw	r3,0(r3)
802071d4:	21000117 	ldw	r4,4(r4)
802071d8:	29400204 	addi	r5,r5,8
802071dc:	d8c03615 	stw	r3,216(sp)
802071e0:	d9003715 	stw	r4,220(sp)
802071e4:	d9402d15 	stw	r5,180(sp)
802071e8:	d9003617 	ldw	r4,216(sp)
802071ec:	d9403717 	ldw	r5,220(sp)
802071f0:	da003e15 	stw	r8,248(sp)
802071f4:	04000044 	movi	r16,1
802071f8:	020ffe40 	call	8020ffe4 <__fpclassifyd>
802071fc:	da003e17 	ldw	r8,248(sp)
80207200:	14044b1e 	bne	r2,r16,80208330 <___svfprintf_internal_r+0x15fc>
80207204:	d9003617 	ldw	r4,216(sp)
80207208:	d9403717 	ldw	r5,220(sp)
8020720c:	000d883a 	mov	r6,zero
80207210:	000f883a 	mov	r7,zero
80207214:	02155a80 	call	802155a8 <__ledf2>
80207218:	da003e17 	ldw	r8,248(sp)
8020721c:	1005f316 	blt	r2,zero,802089ec <___svfprintf_internal_r+0x1cb8>
80207220:	df002783 	ldbu	fp,158(sp)
80207224:	008011c4 	movi	r2,71
80207228:	1445590e 	bge	r2,r17,80208790 <___svfprintf_internal_r+0x1a5c>
8020722c:	042008b4 	movhi	r16,32802
80207230:	8435e304 	addi	r16,r16,-10356
80207234:	00c000c4 	movi	r3,3
80207238:	00bfdfc4 	movi	r2,-129
8020723c:	d8c02a15 	stw	r3,168(sp)
80207240:	90a4703a 	and	r18,r18,r2
80207244:	d8c02e15 	stw	r3,184(sp)
80207248:	d8002915 	stw	zero,164(sp)
8020724c:	d8003215 	stw	zero,200(sp)
80207250:	00006606 	br	802073ec <___svfprintf_internal_r+0x6b8>
80207254:	94800214 	ori	r18,r18,8
80207258:	bc400007 	ldb	r17,0(r23)
8020725c:	003f0906 	br	80206e84 <__reset+0xfa1e6e84>
80207260:	18c03fcc 	andi	r3,r3,255
80207264:	1807181e 	bne	r3,zero,80208ec8 <___svfprintf_internal_r+0x2194>
80207268:	94800414 	ori	r18,r18,16
8020726c:	9080080c 	andi	r2,r18,32
80207270:	10039626 	beq	r2,zero,802080cc <___svfprintf_internal_r+0x1398>
80207274:	d9402d17 	ldw	r5,180(sp)
80207278:	28800117 	ldw	r2,4(r5)
8020727c:	2d000017 	ldw	r20,0(r5)
80207280:	29400204 	addi	r5,r5,8
80207284:	d9402d15 	stw	r5,180(sp)
80207288:	102d883a 	mov	r22,r2
8020728c:	10039816 	blt	r2,zero,802080f0 <___svfprintf_internal_r+0x13bc>
80207290:	d9402917 	ldw	r5,164(sp)
80207294:	df002783 	ldbu	fp,158(sp)
80207298:	2803ab16 	blt	r5,zero,80208148 <___svfprintf_internal_r+0x1414>
8020729c:	00ffdfc4 	movi	r3,-129
802072a0:	a584b03a 	or	r2,r20,r22
802072a4:	90e4703a 	and	r18,r18,r3
802072a8:	10014a26 	beq	r2,zero,802077d4 <___svfprintf_internal_r+0xaa0>
802072ac:	b0034b26 	beq	r22,zero,80207fdc <___svfprintf_internal_r+0x12a8>
802072b0:	dc402a15 	stw	r17,168(sp)
802072b4:	dc001e04 	addi	r16,sp,120
802072b8:	b023883a 	mov	r17,r22
802072bc:	402d883a 	mov	r22,r8
802072c0:	a009883a 	mov	r4,r20
802072c4:	880b883a 	mov	r5,r17
802072c8:	01800284 	movi	r6,10
802072cc:	000f883a 	mov	r7,zero
802072d0:	0213bc40 	call	80213bc4 <__umoddi3>
802072d4:	10800c04 	addi	r2,r2,48
802072d8:	843fffc4 	addi	r16,r16,-1
802072dc:	a009883a 	mov	r4,r20
802072e0:	880b883a 	mov	r5,r17
802072e4:	80800005 	stb	r2,0(r16)
802072e8:	01800284 	movi	r6,10
802072ec:	000f883a 	mov	r7,zero
802072f0:	021364c0 	call	8021364c <__udivdi3>
802072f4:	1029883a 	mov	r20,r2
802072f8:	10c4b03a 	or	r2,r2,r3
802072fc:	1823883a 	mov	r17,r3
80207300:	103fef1e 	bne	r2,zero,802072c0 <__reset+0xfa1e72c0>
80207304:	d8c02817 	ldw	r3,160(sp)
80207308:	dc402a17 	ldw	r17,168(sp)
8020730c:	b011883a 	mov	r8,r22
80207310:	1c07c83a 	sub	r3,r3,r16
80207314:	d8c02e15 	stw	r3,184(sp)
80207318:	00002e06 	br	802073d4 <___svfprintf_internal_r+0x6a0>
8020731c:	18c03fcc 	andi	r3,r3,255
80207320:	1806e71e 	bne	r3,zero,80208ec0 <___svfprintf_internal_r+0x218c>
80207324:	94800414 	ori	r18,r18,16
80207328:	9080080c 	andi	r2,r18,32
8020732c:	1002d426 	beq	r2,zero,80207e80 <___svfprintf_internal_r+0x114c>
80207330:	d9402d17 	ldw	r5,180(sp)
80207334:	d8c02917 	ldw	r3,164(sp)
80207338:	d8002785 	stb	zero,158(sp)
8020733c:	28800204 	addi	r2,r5,8
80207340:	2d000017 	ldw	r20,0(r5)
80207344:	2d800117 	ldw	r22,4(r5)
80207348:	18041516 	blt	r3,zero,802083a0 <___svfprintf_internal_r+0x166c>
8020734c:	013fdfc4 	movi	r4,-129
80207350:	a586b03a 	or	r3,r20,r22
80207354:	d8802d15 	stw	r2,180(sp)
80207358:	9124703a 	and	r18,r18,r4
8020735c:	1802d51e 	bne	r3,zero,80207eb4 <___svfprintf_internal_r+0x1180>
80207360:	d9402917 	ldw	r5,164(sp)
80207364:	0039883a 	mov	fp,zero
80207368:	2806be26 	beq	r5,zero,80208e64 <___svfprintf_internal_r+0x2130>
8020736c:	0029883a 	mov	r20,zero
80207370:	002d883a 	mov	r22,zero
80207374:	dc001e04 	addi	r16,sp,120
80207378:	a006d0fa 	srli	r3,r20,3
8020737c:	b008977a 	slli	r4,r22,29
80207380:	b02cd0fa 	srli	r22,r22,3
80207384:	a50001cc 	andi	r20,r20,7
80207388:	a0800c04 	addi	r2,r20,48
8020738c:	843fffc4 	addi	r16,r16,-1
80207390:	20e8b03a 	or	r20,r4,r3
80207394:	80800005 	stb	r2,0(r16)
80207398:	a586b03a 	or	r3,r20,r22
8020739c:	183ff61e 	bne	r3,zero,80207378 <__reset+0xfa1e7378>
802073a0:	90c0004c 	andi	r3,r18,1
802073a4:	18013926 	beq	r3,zero,8020788c <___svfprintf_internal_r+0xb58>
802073a8:	10803fcc 	andi	r2,r2,255
802073ac:	1080201c 	xori	r2,r2,128
802073b0:	10bfe004 	addi	r2,r2,-128
802073b4:	00c00c04 	movi	r3,48
802073b8:	10c13426 	beq	r2,r3,8020788c <___svfprintf_internal_r+0xb58>
802073bc:	80ffffc5 	stb	r3,-1(r16)
802073c0:	d8c02817 	ldw	r3,160(sp)
802073c4:	80bfffc4 	addi	r2,r16,-1
802073c8:	1021883a 	mov	r16,r2
802073cc:	1887c83a 	sub	r3,r3,r2
802073d0:	d8c02e15 	stw	r3,184(sp)
802073d4:	d8802e17 	ldw	r2,184(sp)
802073d8:	d9002917 	ldw	r4,164(sp)
802073dc:	1100010e 	bge	r2,r4,802073e4 <___svfprintf_internal_r+0x6b0>
802073e0:	2005883a 	mov	r2,r4
802073e4:	d8802a15 	stw	r2,168(sp)
802073e8:	d8003215 	stw	zero,200(sp)
802073ec:	e7003fcc 	andi	fp,fp,255
802073f0:	e700201c 	xori	fp,fp,128
802073f4:	e73fe004 	addi	fp,fp,-128
802073f8:	e0000326 	beq	fp,zero,80207408 <___svfprintf_internal_r+0x6d4>
802073fc:	d8c02a17 	ldw	r3,168(sp)
80207400:	18c00044 	addi	r3,r3,1
80207404:	d8c02a15 	stw	r3,168(sp)
80207408:	90c0008c 	andi	r3,r18,2
8020740c:	d8c02b15 	stw	r3,172(sp)
80207410:	18000326 	beq	r3,zero,80207420 <___svfprintf_internal_r+0x6ec>
80207414:	d8c02a17 	ldw	r3,168(sp)
80207418:	18c00084 	addi	r3,r3,2
8020741c:	d8c02a15 	stw	r3,168(sp)
80207420:	90c0210c 	andi	r3,r18,132
80207424:	d8c03015 	stw	r3,192(sp)
80207428:	1801a11e 	bne	r3,zero,80207ab0 <___svfprintf_internal_r+0xd7c>
8020742c:	d9003117 	ldw	r4,196(sp)
80207430:	d8c02a17 	ldw	r3,168(sp)
80207434:	20e9c83a 	sub	r20,r4,r3
80207438:	05019d0e 	bge	zero,r20,80207ab0 <___svfprintf_internal_r+0xd7c>
8020743c:	02400404 	movi	r9,16
80207440:	d8c02017 	ldw	r3,128(sp)
80207444:	d8801f17 	ldw	r2,124(sp)
80207448:	4d051b0e 	bge	r9,r20,802088b8 <___svfprintf_internal_r+0x1b84>
8020744c:	016008b4 	movhi	r5,32802
80207450:	2975f684 	addi	r5,r5,-10278
80207454:	dc403c15 	stw	r17,240(sp)
80207458:	d9403515 	stw	r5,212(sp)
8020745c:	a023883a 	mov	r17,r20
80207460:	482d883a 	mov	r22,r9
80207464:	9029883a 	mov	r20,r18
80207468:	070001c4 	movi	fp,7
8020746c:	8025883a 	mov	r18,r16
80207470:	dc002c17 	ldw	r16,176(sp)
80207474:	00000306 	br	80207484 <___svfprintf_internal_r+0x750>
80207478:	8c7ffc04 	addi	r17,r17,-16
8020747c:	42000204 	addi	r8,r8,8
80207480:	b440130e 	bge	r22,r17,802074d0 <___svfprintf_internal_r+0x79c>
80207484:	012008b4 	movhi	r4,32802
80207488:	18c00404 	addi	r3,r3,16
8020748c:	10800044 	addi	r2,r2,1
80207490:	2135f684 	addi	r4,r4,-10278
80207494:	41000015 	stw	r4,0(r8)
80207498:	45800115 	stw	r22,4(r8)
8020749c:	d8c02015 	stw	r3,128(sp)
802074a0:	d8801f15 	stw	r2,124(sp)
802074a4:	e0bff40e 	bge	fp,r2,80207478 <__reset+0xfa1e7478>
802074a8:	d9801e04 	addi	r6,sp,120
802074ac:	800b883a 	mov	r5,r16
802074b0:	9809883a 	mov	r4,r19
802074b4:	02102c40 	call	802102c4 <__ssprint_r>
802074b8:	103f031e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802074bc:	8c7ffc04 	addi	r17,r17,-16
802074c0:	d8c02017 	ldw	r3,128(sp)
802074c4:	d8801f17 	ldw	r2,124(sp)
802074c8:	da000404 	addi	r8,sp,16
802074cc:	b47fed16 	blt	r22,r17,80207484 <__reset+0xfa1e7484>
802074d0:	9021883a 	mov	r16,r18
802074d4:	a025883a 	mov	r18,r20
802074d8:	8829883a 	mov	r20,r17
802074dc:	dc403c17 	ldw	r17,240(sp)
802074e0:	d9403517 	ldw	r5,212(sp)
802074e4:	a0c7883a 	add	r3,r20,r3
802074e8:	10800044 	addi	r2,r2,1
802074ec:	41400015 	stw	r5,0(r8)
802074f0:	45000115 	stw	r20,4(r8)
802074f4:	d8c02015 	stw	r3,128(sp)
802074f8:	d8801f15 	stw	r2,124(sp)
802074fc:	010001c4 	movi	r4,7
80207500:	20829f16 	blt	r4,r2,80207f80 <___svfprintf_internal_r+0x124c>
80207504:	df002787 	ldb	fp,158(sp)
80207508:	42000204 	addi	r8,r8,8
8020750c:	e0000c26 	beq	fp,zero,80207540 <___svfprintf_internal_r+0x80c>
80207510:	d8801f17 	ldw	r2,124(sp)
80207514:	d9002784 	addi	r4,sp,158
80207518:	18c00044 	addi	r3,r3,1
8020751c:	10800044 	addi	r2,r2,1
80207520:	41000015 	stw	r4,0(r8)
80207524:	01000044 	movi	r4,1
80207528:	41000115 	stw	r4,4(r8)
8020752c:	d8c02015 	stw	r3,128(sp)
80207530:	d8801f15 	stw	r2,124(sp)
80207534:	010001c4 	movi	r4,7
80207538:	20823816 	blt	r4,r2,80207e1c <___svfprintf_internal_r+0x10e8>
8020753c:	42000204 	addi	r8,r8,8
80207540:	d8802b17 	ldw	r2,172(sp)
80207544:	10000c26 	beq	r2,zero,80207578 <___svfprintf_internal_r+0x844>
80207548:	d8801f17 	ldw	r2,124(sp)
8020754c:	d9002704 	addi	r4,sp,156
80207550:	18c00084 	addi	r3,r3,2
80207554:	10800044 	addi	r2,r2,1
80207558:	41000015 	stw	r4,0(r8)
8020755c:	01000084 	movi	r4,2
80207560:	41000115 	stw	r4,4(r8)
80207564:	d8c02015 	stw	r3,128(sp)
80207568:	d8801f15 	stw	r2,124(sp)
8020756c:	010001c4 	movi	r4,7
80207570:	20823216 	blt	r4,r2,80207e3c <___svfprintf_internal_r+0x1108>
80207574:	42000204 	addi	r8,r8,8
80207578:	d9003017 	ldw	r4,192(sp)
8020757c:	00802004 	movi	r2,128
80207580:	20819726 	beq	r4,r2,80207be0 <___svfprintf_internal_r+0xeac>
80207584:	d9402917 	ldw	r5,164(sp)
80207588:	d8802e17 	ldw	r2,184(sp)
8020758c:	28adc83a 	sub	r22,r5,r2
80207590:	05802f0e 	bge	zero,r22,80207650 <___svfprintf_internal_r+0x91c>
80207594:	07000404 	movi	fp,16
80207598:	d8801f17 	ldw	r2,124(sp)
8020759c:	e583c00e 	bge	fp,r22,802084a0 <___svfprintf_internal_r+0x176c>
802075a0:	016008b4 	movhi	r5,32802
802075a4:	2975f284 	addi	r5,r5,-10294
802075a8:	dc402915 	stw	r17,164(sp)
802075ac:	d9402b15 	stw	r5,172(sp)
802075b0:	b023883a 	mov	r17,r22
802075b4:	050001c4 	movi	r20,7
802075b8:	902d883a 	mov	r22,r18
802075bc:	8025883a 	mov	r18,r16
802075c0:	dc002c17 	ldw	r16,176(sp)
802075c4:	00000306 	br	802075d4 <___svfprintf_internal_r+0x8a0>
802075c8:	8c7ffc04 	addi	r17,r17,-16
802075cc:	42000204 	addi	r8,r8,8
802075d0:	e440110e 	bge	fp,r17,80207618 <___svfprintf_internal_r+0x8e4>
802075d4:	18c00404 	addi	r3,r3,16
802075d8:	10800044 	addi	r2,r2,1
802075dc:	45400015 	stw	r21,0(r8)
802075e0:	47000115 	stw	fp,4(r8)
802075e4:	d8c02015 	stw	r3,128(sp)
802075e8:	d8801f15 	stw	r2,124(sp)
802075ec:	a0bff60e 	bge	r20,r2,802075c8 <__reset+0xfa1e75c8>
802075f0:	d9801e04 	addi	r6,sp,120
802075f4:	800b883a 	mov	r5,r16
802075f8:	9809883a 	mov	r4,r19
802075fc:	02102c40 	call	802102c4 <__ssprint_r>
80207600:	103eb11e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207604:	8c7ffc04 	addi	r17,r17,-16
80207608:	d8c02017 	ldw	r3,128(sp)
8020760c:	d8801f17 	ldw	r2,124(sp)
80207610:	da000404 	addi	r8,sp,16
80207614:	e47fef16 	blt	fp,r17,802075d4 <__reset+0xfa1e75d4>
80207618:	9021883a 	mov	r16,r18
8020761c:	b025883a 	mov	r18,r22
80207620:	882d883a 	mov	r22,r17
80207624:	dc402917 	ldw	r17,164(sp)
80207628:	d9002b17 	ldw	r4,172(sp)
8020762c:	1d87883a 	add	r3,r3,r22
80207630:	10800044 	addi	r2,r2,1
80207634:	41000015 	stw	r4,0(r8)
80207638:	45800115 	stw	r22,4(r8)
8020763c:	d8c02015 	stw	r3,128(sp)
80207640:	d8801f15 	stw	r2,124(sp)
80207644:	010001c4 	movi	r4,7
80207648:	2081ec16 	blt	r4,r2,80207dfc <___svfprintf_internal_r+0x10c8>
8020764c:	42000204 	addi	r8,r8,8
80207650:	9080400c 	andi	r2,r18,256
80207654:	1001181e 	bne	r2,zero,80207ab8 <___svfprintf_internal_r+0xd84>
80207658:	d9402e17 	ldw	r5,184(sp)
8020765c:	d8801f17 	ldw	r2,124(sp)
80207660:	44000015 	stw	r16,0(r8)
80207664:	1947883a 	add	r3,r3,r5
80207668:	10800044 	addi	r2,r2,1
8020766c:	41400115 	stw	r5,4(r8)
80207670:	d8c02015 	stw	r3,128(sp)
80207674:	d8801f15 	stw	r2,124(sp)
80207678:	010001c4 	movi	r4,7
8020767c:	2081d116 	blt	r4,r2,80207dc4 <___svfprintf_internal_r+0x1090>
80207680:	42000204 	addi	r8,r8,8
80207684:	9480010c 	andi	r18,r18,4
80207688:	90003226 	beq	r18,zero,80207754 <___svfprintf_internal_r+0xa20>
8020768c:	d9403117 	ldw	r5,196(sp)
80207690:	d8802a17 	ldw	r2,168(sp)
80207694:	28a1c83a 	sub	r16,r5,r2
80207698:	04002e0e 	bge	zero,r16,80207754 <___svfprintf_internal_r+0xa20>
8020769c:	04400404 	movi	r17,16
802076a0:	d8801f17 	ldw	r2,124(sp)
802076a4:	8c04b90e 	bge	r17,r16,8020898c <___svfprintf_internal_r+0x1c58>
802076a8:	016008b4 	movhi	r5,32802
802076ac:	2975f684 	addi	r5,r5,-10278
802076b0:	d9403515 	stw	r5,212(sp)
802076b4:	048001c4 	movi	r18,7
802076b8:	dd002c17 	ldw	r20,176(sp)
802076bc:	00000306 	br	802076cc <___svfprintf_internal_r+0x998>
802076c0:	843ffc04 	addi	r16,r16,-16
802076c4:	42000204 	addi	r8,r8,8
802076c8:	8c00130e 	bge	r17,r16,80207718 <___svfprintf_internal_r+0x9e4>
802076cc:	012008b4 	movhi	r4,32802
802076d0:	18c00404 	addi	r3,r3,16
802076d4:	10800044 	addi	r2,r2,1
802076d8:	2135f684 	addi	r4,r4,-10278
802076dc:	41000015 	stw	r4,0(r8)
802076e0:	44400115 	stw	r17,4(r8)
802076e4:	d8c02015 	stw	r3,128(sp)
802076e8:	d8801f15 	stw	r2,124(sp)
802076ec:	90bff40e 	bge	r18,r2,802076c0 <__reset+0xfa1e76c0>
802076f0:	d9801e04 	addi	r6,sp,120
802076f4:	a00b883a 	mov	r5,r20
802076f8:	9809883a 	mov	r4,r19
802076fc:	02102c40 	call	802102c4 <__ssprint_r>
80207700:	103e711e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207704:	843ffc04 	addi	r16,r16,-16
80207708:	d8c02017 	ldw	r3,128(sp)
8020770c:	d8801f17 	ldw	r2,124(sp)
80207710:	da000404 	addi	r8,sp,16
80207714:	8c3fed16 	blt	r17,r16,802076cc <__reset+0xfa1e76cc>
80207718:	d9403517 	ldw	r5,212(sp)
8020771c:	1c07883a 	add	r3,r3,r16
80207720:	10800044 	addi	r2,r2,1
80207724:	41400015 	stw	r5,0(r8)
80207728:	44000115 	stw	r16,4(r8)
8020772c:	d8c02015 	stw	r3,128(sp)
80207730:	d8801f15 	stw	r2,124(sp)
80207734:	010001c4 	movi	r4,7
80207738:	2080060e 	bge	r4,r2,80207754 <___svfprintf_internal_r+0xa20>
8020773c:	d9402c17 	ldw	r5,176(sp)
80207740:	d9801e04 	addi	r6,sp,120
80207744:	9809883a 	mov	r4,r19
80207748:	02102c40 	call	802102c4 <__ssprint_r>
8020774c:	103e5e1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207750:	d8c02017 	ldw	r3,128(sp)
80207754:	d8803117 	ldw	r2,196(sp)
80207758:	d9002a17 	ldw	r4,168(sp)
8020775c:	1100010e 	bge	r2,r4,80207764 <___svfprintf_internal_r+0xa30>
80207760:	2005883a 	mov	r2,r4
80207764:	d9402f17 	ldw	r5,188(sp)
80207768:	288b883a 	add	r5,r5,r2
8020776c:	d9402f15 	stw	r5,188(sp)
80207770:	18019c1e 	bne	r3,zero,80207de4 <___svfprintf_internal_r+0x10b0>
80207774:	b8800007 	ldb	r2,0(r23)
80207778:	d8001f15 	stw	zero,124(sp)
8020777c:	da000404 	addi	r8,sp,16
80207780:	103d991e 	bne	r2,zero,80206de8 <__reset+0xfa1e6de8>
80207784:	b821883a 	mov	r16,r23
80207788:	003daf06 	br	80206e48 <__reset+0xfa1e6e48>
8020778c:	18c03fcc 	andi	r3,r3,255
80207790:	1805c71e 	bne	r3,zero,80208eb0 <___svfprintf_internal_r+0x217c>
80207794:	94800414 	ori	r18,r18,16
80207798:	9080080c 	andi	r2,r18,32
8020779c:	10020126 	beq	r2,zero,80207fa4 <___svfprintf_internal_r+0x1270>
802077a0:	d8802d17 	ldw	r2,180(sp)
802077a4:	d9002917 	ldw	r4,164(sp)
802077a8:	d8002785 	stb	zero,158(sp)
802077ac:	10c00204 	addi	r3,r2,8
802077b0:	15000017 	ldw	r20,0(r2)
802077b4:	15800117 	ldw	r22,4(r2)
802077b8:	20038e16 	blt	r4,zero,802085f4 <___svfprintf_internal_r+0x18c0>
802077bc:	013fdfc4 	movi	r4,-129
802077c0:	a584b03a 	or	r2,r20,r22
802077c4:	d8c02d15 	stw	r3,180(sp)
802077c8:	9124703a 	and	r18,r18,r4
802077cc:	0039883a 	mov	fp,zero
802077d0:	103eb61e 	bne	r2,zero,802072ac <__reset+0xfa1e72ac>
802077d4:	d8802917 	ldw	r2,164(sp)
802077d8:	1002c81e 	bne	r2,zero,802082fc <___svfprintf_internal_r+0x15c8>
802077dc:	d8002915 	stw	zero,164(sp)
802077e0:	d8002e15 	stw	zero,184(sp)
802077e4:	dc001e04 	addi	r16,sp,120
802077e8:	003efa06 	br	802073d4 <__reset+0xfa1e73d4>
802077ec:	18c03fcc 	andi	r3,r3,255
802077f0:	1805ad1e 	bne	r3,zero,80208ea8 <___svfprintf_internal_r+0x2174>
802077f4:	016008b4 	movhi	r5,32802
802077f8:	2975e604 	addi	r5,r5,-10344
802077fc:	d9403a15 	stw	r5,232(sp)
80207800:	9080080c 	andi	r2,r18,32
80207804:	10006126 	beq	r2,zero,8020798c <___svfprintf_internal_r+0xc58>
80207808:	d8802d17 	ldw	r2,180(sp)
8020780c:	15000017 	ldw	r20,0(r2)
80207810:	15800117 	ldw	r22,4(r2)
80207814:	10800204 	addi	r2,r2,8
80207818:	d8802d15 	stw	r2,180(sp)
8020781c:	9080004c 	andi	r2,r18,1
80207820:	10018e26 	beq	r2,zero,80207e5c <___svfprintf_internal_r+0x1128>
80207824:	a584b03a 	or	r2,r20,r22
80207828:	10030926 	beq	r2,zero,80208450 <___svfprintf_internal_r+0x171c>
8020782c:	d8c02917 	ldw	r3,164(sp)
80207830:	00800c04 	movi	r2,48
80207834:	d8802705 	stb	r2,156(sp)
80207838:	dc402745 	stb	r17,157(sp)
8020783c:	d8002785 	stb	zero,158(sp)
80207840:	90800094 	ori	r2,r18,2
80207844:	18048716 	blt	r3,zero,80208a64 <___svfprintf_internal_r+0x1d30>
80207848:	00bfdfc4 	movi	r2,-129
8020784c:	90a4703a 	and	r18,r18,r2
80207850:	94800094 	ori	r18,r18,2
80207854:	0039883a 	mov	fp,zero
80207858:	d9003a17 	ldw	r4,232(sp)
8020785c:	dc001e04 	addi	r16,sp,120
80207860:	a08003cc 	andi	r2,r20,15
80207864:	b006973a 	slli	r3,r22,28
80207868:	2085883a 	add	r2,r4,r2
8020786c:	a028d13a 	srli	r20,r20,4
80207870:	10800003 	ldbu	r2,0(r2)
80207874:	b02cd13a 	srli	r22,r22,4
80207878:	843fffc4 	addi	r16,r16,-1
8020787c:	1d28b03a 	or	r20,r3,r20
80207880:	80800005 	stb	r2,0(r16)
80207884:	a584b03a 	or	r2,r20,r22
80207888:	103ff51e 	bne	r2,zero,80207860 <__reset+0xfa1e7860>
8020788c:	d8c02817 	ldw	r3,160(sp)
80207890:	1c07c83a 	sub	r3,r3,r16
80207894:	d8c02e15 	stw	r3,184(sp)
80207898:	003ece06 	br	802073d4 <__reset+0xfa1e73d4>
8020789c:	d8c02d17 	ldw	r3,180(sp)
802078a0:	d9002d17 	ldw	r4,180(sp)
802078a4:	d8002785 	stb	zero,158(sp)
802078a8:	18800017 	ldw	r2,0(r3)
802078ac:	21000104 	addi	r4,r4,4
802078b0:	00c00044 	movi	r3,1
802078b4:	d8c02a15 	stw	r3,168(sp)
802078b8:	d8801405 	stb	r2,80(sp)
802078bc:	d9002d15 	stw	r4,180(sp)
802078c0:	d8c02e15 	stw	r3,184(sp)
802078c4:	d8002915 	stw	zero,164(sp)
802078c8:	d8003215 	stw	zero,200(sp)
802078cc:	dc001404 	addi	r16,sp,80
802078d0:	0039883a 	mov	fp,zero
802078d4:	003ecc06 	br	80207408 <__reset+0xfa1e7408>
802078d8:	18c03fcc 	andi	r3,r3,255
802078dc:	183e9226 	beq	r3,zero,80207328 <__reset+0xfa1e7328>
802078e0:	d9c02785 	stb	r7,158(sp)
802078e4:	003e9006 	br	80207328 <__reset+0xfa1e7328>
802078e8:	00c00044 	movi	r3,1
802078ec:	01c00ac4 	movi	r7,43
802078f0:	bc400007 	ldb	r17,0(r23)
802078f4:	003d6306 	br	80206e84 <__reset+0xfa1e6e84>
802078f8:	94800814 	ori	r18,r18,32
802078fc:	bc400007 	ldb	r17,0(r23)
80207900:	003d6006 	br	80206e84 <__reset+0xfa1e6e84>
80207904:	d8c02d17 	ldw	r3,180(sp)
80207908:	d8002785 	stb	zero,158(sp)
8020790c:	1c000017 	ldw	r16,0(r3)
80207910:	1d000104 	addi	r20,r3,4
80207914:	80040f26 	beq	r16,zero,80208954 <___svfprintf_internal_r+0x1c20>
80207918:	d9002917 	ldw	r4,164(sp)
8020791c:	2003dc16 	blt	r4,zero,80208890 <___svfprintf_internal_r+0x1b5c>
80207920:	200d883a 	mov	r6,r4
80207924:	000b883a 	mov	r5,zero
80207928:	8009883a 	mov	r4,r16
8020792c:	da003e15 	stw	r8,248(sp)
80207930:	020e71c0 	call	8020e71c <memchr>
80207934:	da003e17 	ldw	r8,248(sp)
80207938:	10045826 	beq	r2,zero,80208a9c <___svfprintf_internal_r+0x1d68>
8020793c:	1405c83a 	sub	r2,r2,r16
80207940:	d8802e15 	stw	r2,184(sp)
80207944:	1003d816 	blt	r2,zero,802088a8 <___svfprintf_internal_r+0x1b74>
80207948:	df002783 	ldbu	fp,158(sp)
8020794c:	d8802a15 	stw	r2,168(sp)
80207950:	dd002d15 	stw	r20,180(sp)
80207954:	d8002915 	stw	zero,164(sp)
80207958:	d8003215 	stw	zero,200(sp)
8020795c:	003ea306 	br	802073ec <__reset+0xfa1e73ec>
80207960:	18c03fcc 	andi	r3,r3,255
80207964:	183f8c26 	beq	r3,zero,80207798 <__reset+0xfa1e7798>
80207968:	d9c02785 	stb	r7,158(sp)
8020796c:	003f8a06 	br	80207798 <__reset+0xfa1e7798>
80207970:	18c03fcc 	andi	r3,r3,255
80207974:	1805631e 	bne	r3,zero,80208f04 <___svfprintf_internal_r+0x21d0>
80207978:	016008b4 	movhi	r5,32802
8020797c:	2975eb04 	addi	r5,r5,-10324
80207980:	d9403a15 	stw	r5,232(sp)
80207984:	9080080c 	andi	r2,r18,32
80207988:	103f9f1e 	bne	r2,zero,80207808 <__reset+0xfa1e7808>
8020798c:	9080040c 	andi	r2,r18,16
80207990:	10029c26 	beq	r2,zero,80208404 <___svfprintf_internal_r+0x16d0>
80207994:	d8c02d17 	ldw	r3,180(sp)
80207998:	002d883a 	mov	r22,zero
8020799c:	1d000017 	ldw	r20,0(r3)
802079a0:	18c00104 	addi	r3,r3,4
802079a4:	d8c02d15 	stw	r3,180(sp)
802079a8:	003f9c06 	br	8020781c <__reset+0xfa1e781c>
802079ac:	94800054 	ori	r18,r18,1
802079b0:	bc400007 	ldb	r17,0(r23)
802079b4:	003d3306 	br	80206e84 <__reset+0xfa1e6e84>
802079b8:	38803fcc 	andi	r2,r7,255
802079bc:	1080201c 	xori	r2,r2,128
802079c0:	10bfe004 	addi	r2,r2,-128
802079c4:	1002971e 	bne	r2,zero,80208424 <___svfprintf_internal_r+0x16f0>
802079c8:	00c00044 	movi	r3,1
802079cc:	01c00804 	movi	r7,32
802079d0:	bc400007 	ldb	r17,0(r23)
802079d4:	003d2b06 	br	80206e84 <__reset+0xfa1e6e84>
802079d8:	18c03fcc 	andi	r3,r3,255
802079dc:	183e2326 	beq	r3,zero,8020726c <__reset+0xfa1e726c>
802079e0:	d9c02785 	stb	r7,158(sp)
802079e4:	003e2106 	br	8020726c <__reset+0xfa1e726c>
802079e8:	bc400007 	ldb	r17,0(r23)
802079ec:	8a430426 	beq	r17,r9,80208600 <___svfprintf_internal_r+0x18cc>
802079f0:	94800414 	ori	r18,r18,16
802079f4:	003d2306 	br	80206e84 <__reset+0xfa1e6e84>
802079f8:	18c03fcc 	andi	r3,r3,255
802079fc:	18053f1e 	bne	r3,zero,80208efc <___svfprintf_internal_r+0x21c8>
80207a00:	9080080c 	andi	r2,r18,32
80207a04:	10028926 	beq	r2,zero,8020842c <___svfprintf_internal_r+0x16f8>
80207a08:	d9402d17 	ldw	r5,180(sp)
80207a0c:	d9002f17 	ldw	r4,188(sp)
80207a10:	28800017 	ldw	r2,0(r5)
80207a14:	2007d7fa 	srai	r3,r4,31
80207a18:	29400104 	addi	r5,r5,4
80207a1c:	d9402d15 	stw	r5,180(sp)
80207a20:	11000015 	stw	r4,0(r2)
80207a24:	10c00115 	stw	r3,4(r2)
80207a28:	003ced06 	br	80206de0 <__reset+0xfa1e6de0>
80207a2c:	94801014 	ori	r18,r18,64
80207a30:	bc400007 	ldb	r17,0(r23)
80207a34:	003d1306 	br	80206e84 <__reset+0xfa1e6e84>
80207a38:	012008b4 	movhi	r4,32802
80207a3c:	2135eb04 	addi	r4,r4,-10324
80207a40:	0039883a 	mov	fp,zero
80207a44:	d9003a15 	stw	r4,232(sp)
80207a48:	04401e04 	movi	r17,120
80207a4c:	003f8206 	br	80207858 <__reset+0xfa1e7858>
80207a50:	18c03fcc 	andi	r3,r3,255
80207a54:	1805221e 	bne	r3,zero,80208ee0 <___svfprintf_internal_r+0x21ac>
80207a58:	883d9526 	beq	r17,zero,802070b0 <__reset+0xfa1e70b0>
80207a5c:	00c00044 	movi	r3,1
80207a60:	d8c02a15 	stw	r3,168(sp)
80207a64:	dc401405 	stb	r17,80(sp)
80207a68:	d8002785 	stb	zero,158(sp)
80207a6c:	003f9406 	br	802078c0 <__reset+0xfa1e78c0>
80207a70:	012008b4 	movhi	r4,32802
80207a74:	2135eb04 	addi	r4,r4,-10324
80207a78:	d9003a15 	stw	r4,232(sp)
80207a7c:	d8c02d15 	stw	r3,180(sp)
80207a80:	1025883a 	mov	r18,r2
80207a84:	04401e04 	movi	r17,120
80207a88:	a584b03a 	or	r2,r20,r22
80207a8c:	1000fa1e 	bne	r2,zero,80207e78 <___svfprintf_internal_r+0x1144>
80207a90:	0039883a 	mov	fp,zero
80207a94:	00800084 	movi	r2,2
80207a98:	10803fcc 	andi	r2,r2,255
80207a9c:	00c00044 	movi	r3,1
80207aa0:	10c21626 	beq	r2,r3,802082fc <___svfprintf_internal_r+0x15c8>
80207aa4:	00c00084 	movi	r3,2
80207aa8:	10fe301e 	bne	r2,r3,8020736c <__reset+0xfa1e736c>
80207aac:	003d7606 	br	80207088 <__reset+0xfa1e7088>
80207ab0:	d8c02017 	ldw	r3,128(sp)
80207ab4:	003e9506 	br	8020750c <__reset+0xfa1e750c>
80207ab8:	00801944 	movi	r2,101
80207abc:	14407c0e 	bge	r2,r17,80207cb0 <___svfprintf_internal_r+0xf7c>
80207ac0:	d9003617 	ldw	r4,216(sp)
80207ac4:	d9403717 	ldw	r5,220(sp)
80207ac8:	000d883a 	mov	r6,zero
80207acc:	000f883a 	mov	r7,zero
80207ad0:	d8c03d15 	stw	r3,244(sp)
80207ad4:	da003e15 	stw	r8,248(sp)
80207ad8:	02154440 	call	80215444 <__eqdf2>
80207adc:	d8c03d17 	ldw	r3,244(sp)
80207ae0:	da003e17 	ldw	r8,248(sp)
80207ae4:	1000f51e 	bne	r2,zero,80207ebc <___svfprintf_internal_r+0x1188>
80207ae8:	d8801f17 	ldw	r2,124(sp)
80207aec:	012008b4 	movhi	r4,32802
80207af0:	2135f204 	addi	r4,r4,-10296
80207af4:	18c00044 	addi	r3,r3,1
80207af8:	10800044 	addi	r2,r2,1
80207afc:	41000015 	stw	r4,0(r8)
80207b00:	01000044 	movi	r4,1
80207b04:	41000115 	stw	r4,4(r8)
80207b08:	d8c02015 	stw	r3,128(sp)
80207b0c:	d8801f15 	stw	r2,124(sp)
80207b10:	010001c4 	movi	r4,7
80207b14:	20826616 	blt	r4,r2,802084b0 <___svfprintf_internal_r+0x177c>
80207b18:	42000204 	addi	r8,r8,8
80207b1c:	d8802617 	ldw	r2,152(sp)
80207b20:	d9403317 	ldw	r5,204(sp)
80207b24:	11400216 	blt	r2,r5,80207b30 <___svfprintf_internal_r+0xdfc>
80207b28:	9080004c 	andi	r2,r18,1
80207b2c:	103ed526 	beq	r2,zero,80207684 <__reset+0xfa1e7684>
80207b30:	d8803817 	ldw	r2,224(sp)
80207b34:	d9003417 	ldw	r4,208(sp)
80207b38:	d9403817 	ldw	r5,224(sp)
80207b3c:	1887883a 	add	r3,r3,r2
80207b40:	d8801f17 	ldw	r2,124(sp)
80207b44:	41000015 	stw	r4,0(r8)
80207b48:	41400115 	stw	r5,4(r8)
80207b4c:	10800044 	addi	r2,r2,1
80207b50:	d8c02015 	stw	r3,128(sp)
80207b54:	d8801f15 	stw	r2,124(sp)
80207b58:	010001c4 	movi	r4,7
80207b5c:	2082af16 	blt	r4,r2,8020861c <___svfprintf_internal_r+0x18e8>
80207b60:	42000204 	addi	r8,r8,8
80207b64:	d8803317 	ldw	r2,204(sp)
80207b68:	143fffc4 	addi	r16,r2,-1
80207b6c:	043ec50e 	bge	zero,r16,80207684 <__reset+0xfa1e7684>
80207b70:	04400404 	movi	r17,16
80207b74:	d8801f17 	ldw	r2,124(sp)
80207b78:	8c00860e 	bge	r17,r16,80207d94 <___svfprintf_internal_r+0x1060>
80207b7c:	016008b4 	movhi	r5,32802
80207b80:	2975f284 	addi	r5,r5,-10294
80207b84:	d9402b15 	stw	r5,172(sp)
80207b88:	058001c4 	movi	r22,7
80207b8c:	dd002c17 	ldw	r20,176(sp)
80207b90:	00000306 	br	80207ba0 <___svfprintf_internal_r+0xe6c>
80207b94:	42000204 	addi	r8,r8,8
80207b98:	843ffc04 	addi	r16,r16,-16
80207b9c:	8c00800e 	bge	r17,r16,80207da0 <___svfprintf_internal_r+0x106c>
80207ba0:	18c00404 	addi	r3,r3,16
80207ba4:	10800044 	addi	r2,r2,1
80207ba8:	45400015 	stw	r21,0(r8)
80207bac:	44400115 	stw	r17,4(r8)
80207bb0:	d8c02015 	stw	r3,128(sp)
80207bb4:	d8801f15 	stw	r2,124(sp)
80207bb8:	b0bff60e 	bge	r22,r2,80207b94 <__reset+0xfa1e7b94>
80207bbc:	d9801e04 	addi	r6,sp,120
80207bc0:	a00b883a 	mov	r5,r20
80207bc4:	9809883a 	mov	r4,r19
80207bc8:	02102c40 	call	802102c4 <__ssprint_r>
80207bcc:	103d3e1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207bd0:	d8c02017 	ldw	r3,128(sp)
80207bd4:	d8801f17 	ldw	r2,124(sp)
80207bd8:	da000404 	addi	r8,sp,16
80207bdc:	003fee06 	br	80207b98 <__reset+0xfa1e7b98>
80207be0:	d9403117 	ldw	r5,196(sp)
80207be4:	d8802a17 	ldw	r2,168(sp)
80207be8:	28adc83a 	sub	r22,r5,r2
80207bec:	05be650e 	bge	zero,r22,80207584 <__reset+0xfa1e7584>
80207bf0:	07000404 	movi	fp,16
80207bf4:	d8801f17 	ldw	r2,124(sp)
80207bf8:	e583a20e 	bge	fp,r22,80208a84 <___svfprintf_internal_r+0x1d50>
80207bfc:	016008b4 	movhi	r5,32802
80207c00:	2975f284 	addi	r5,r5,-10294
80207c04:	dc403015 	stw	r17,192(sp)
80207c08:	d9402b15 	stw	r5,172(sp)
80207c0c:	b023883a 	mov	r17,r22
80207c10:	050001c4 	movi	r20,7
80207c14:	902d883a 	mov	r22,r18
80207c18:	8025883a 	mov	r18,r16
80207c1c:	dc002c17 	ldw	r16,176(sp)
80207c20:	00000306 	br	80207c30 <___svfprintf_internal_r+0xefc>
80207c24:	8c7ffc04 	addi	r17,r17,-16
80207c28:	42000204 	addi	r8,r8,8
80207c2c:	e440110e 	bge	fp,r17,80207c74 <___svfprintf_internal_r+0xf40>
80207c30:	18c00404 	addi	r3,r3,16
80207c34:	10800044 	addi	r2,r2,1
80207c38:	45400015 	stw	r21,0(r8)
80207c3c:	47000115 	stw	fp,4(r8)
80207c40:	d8c02015 	stw	r3,128(sp)
80207c44:	d8801f15 	stw	r2,124(sp)
80207c48:	a0bff60e 	bge	r20,r2,80207c24 <__reset+0xfa1e7c24>
80207c4c:	d9801e04 	addi	r6,sp,120
80207c50:	800b883a 	mov	r5,r16
80207c54:	9809883a 	mov	r4,r19
80207c58:	02102c40 	call	802102c4 <__ssprint_r>
80207c5c:	103d1a1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207c60:	8c7ffc04 	addi	r17,r17,-16
80207c64:	d8c02017 	ldw	r3,128(sp)
80207c68:	d8801f17 	ldw	r2,124(sp)
80207c6c:	da000404 	addi	r8,sp,16
80207c70:	e47fef16 	blt	fp,r17,80207c30 <__reset+0xfa1e7c30>
80207c74:	9021883a 	mov	r16,r18
80207c78:	b025883a 	mov	r18,r22
80207c7c:	882d883a 	mov	r22,r17
80207c80:	dc403017 	ldw	r17,192(sp)
80207c84:	d9002b17 	ldw	r4,172(sp)
80207c88:	1d87883a 	add	r3,r3,r22
80207c8c:	10800044 	addi	r2,r2,1
80207c90:	41000015 	stw	r4,0(r8)
80207c94:	45800115 	stw	r22,4(r8)
80207c98:	d8c02015 	stw	r3,128(sp)
80207c9c:	d8801f15 	stw	r2,124(sp)
80207ca0:	010001c4 	movi	r4,7
80207ca4:	20819a16 	blt	r4,r2,80208310 <___svfprintf_internal_r+0x15dc>
80207ca8:	42000204 	addi	r8,r8,8
80207cac:	003e3506 	br	80207584 <__reset+0xfa1e7584>
80207cb0:	d9403317 	ldw	r5,204(sp)
80207cb4:	00800044 	movi	r2,1
80207cb8:	18c00044 	addi	r3,r3,1
80207cbc:	1141710e 	bge	r2,r5,80208284 <___svfprintf_internal_r+0x1550>
80207cc0:	dc401f17 	ldw	r17,124(sp)
80207cc4:	00800044 	movi	r2,1
80207cc8:	40800115 	stw	r2,4(r8)
80207ccc:	8c400044 	addi	r17,r17,1
80207cd0:	44000015 	stw	r16,0(r8)
80207cd4:	d8c02015 	stw	r3,128(sp)
80207cd8:	dc401f15 	stw	r17,124(sp)
80207cdc:	008001c4 	movi	r2,7
80207ce0:	14417416 	blt	r2,r17,802082b4 <___svfprintf_internal_r+0x1580>
80207ce4:	42000204 	addi	r8,r8,8
80207ce8:	d8803817 	ldw	r2,224(sp)
80207cec:	d9003417 	ldw	r4,208(sp)
80207cf0:	8c400044 	addi	r17,r17,1
80207cf4:	10c7883a 	add	r3,r2,r3
80207cf8:	40800115 	stw	r2,4(r8)
80207cfc:	41000015 	stw	r4,0(r8)
80207d00:	d8c02015 	stw	r3,128(sp)
80207d04:	dc401f15 	stw	r17,124(sp)
80207d08:	008001c4 	movi	r2,7
80207d0c:	14417216 	blt	r2,r17,802082d8 <___svfprintf_internal_r+0x15a4>
80207d10:	45800204 	addi	r22,r8,8
80207d14:	d9003617 	ldw	r4,216(sp)
80207d18:	d9403717 	ldw	r5,220(sp)
80207d1c:	000d883a 	mov	r6,zero
80207d20:	000f883a 	mov	r7,zero
80207d24:	d8c03d15 	stw	r3,244(sp)
80207d28:	02154440 	call	80215444 <__eqdf2>
80207d2c:	d8c03d17 	ldw	r3,244(sp)
80207d30:	1000b326 	beq	r2,zero,80208000 <___svfprintf_internal_r+0x12cc>
80207d34:	d9403317 	ldw	r5,204(sp)
80207d38:	84000044 	addi	r16,r16,1
80207d3c:	8c400044 	addi	r17,r17,1
80207d40:	28bfffc4 	addi	r2,r5,-1
80207d44:	1887883a 	add	r3,r3,r2
80207d48:	b0800115 	stw	r2,4(r22)
80207d4c:	b4000015 	stw	r16,0(r22)
80207d50:	d8c02015 	stw	r3,128(sp)
80207d54:	dc401f15 	stw	r17,124(sp)
80207d58:	008001c4 	movi	r2,7
80207d5c:	1440d216 	blt	r2,r17,802080a8 <___svfprintf_internal_r+0x1374>
80207d60:	b5800204 	addi	r22,r22,8
80207d64:	d9003b17 	ldw	r4,236(sp)
80207d68:	df0022c4 	addi	fp,sp,139
80207d6c:	8c400044 	addi	r17,r17,1
80207d70:	20c7883a 	add	r3,r4,r3
80207d74:	b7000015 	stw	fp,0(r22)
80207d78:	b1000115 	stw	r4,4(r22)
80207d7c:	d8c02015 	stw	r3,128(sp)
80207d80:	dc401f15 	stw	r17,124(sp)
80207d84:	008001c4 	movi	r2,7
80207d88:	14400e16 	blt	r2,r17,80207dc4 <___svfprintf_internal_r+0x1090>
80207d8c:	b2000204 	addi	r8,r22,8
80207d90:	003e3c06 	br	80207684 <__reset+0xfa1e7684>
80207d94:	012008b4 	movhi	r4,32802
80207d98:	2135f284 	addi	r4,r4,-10294
80207d9c:	d9002b15 	stw	r4,172(sp)
80207da0:	d9002b17 	ldw	r4,172(sp)
80207da4:	1c07883a 	add	r3,r3,r16
80207da8:	44000115 	stw	r16,4(r8)
80207dac:	41000015 	stw	r4,0(r8)
80207db0:	10800044 	addi	r2,r2,1
80207db4:	d8c02015 	stw	r3,128(sp)
80207db8:	d8801f15 	stw	r2,124(sp)
80207dbc:	010001c4 	movi	r4,7
80207dc0:	20be2f0e 	bge	r4,r2,80207680 <__reset+0xfa1e7680>
80207dc4:	d9402c17 	ldw	r5,176(sp)
80207dc8:	d9801e04 	addi	r6,sp,120
80207dcc:	9809883a 	mov	r4,r19
80207dd0:	02102c40 	call	802102c4 <__ssprint_r>
80207dd4:	103cbc1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207dd8:	d8c02017 	ldw	r3,128(sp)
80207ddc:	da000404 	addi	r8,sp,16
80207de0:	003e2806 	br	80207684 <__reset+0xfa1e7684>
80207de4:	d9402c17 	ldw	r5,176(sp)
80207de8:	d9801e04 	addi	r6,sp,120
80207dec:	9809883a 	mov	r4,r19
80207df0:	02102c40 	call	802102c4 <__ssprint_r>
80207df4:	103e5f26 	beq	r2,zero,80207774 <__reset+0xfa1e7774>
80207df8:	003cb306 	br	802070c8 <__reset+0xfa1e70c8>
80207dfc:	d9402c17 	ldw	r5,176(sp)
80207e00:	d9801e04 	addi	r6,sp,120
80207e04:	9809883a 	mov	r4,r19
80207e08:	02102c40 	call	802102c4 <__ssprint_r>
80207e0c:	103cae1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207e10:	d8c02017 	ldw	r3,128(sp)
80207e14:	da000404 	addi	r8,sp,16
80207e18:	003e0d06 	br	80207650 <__reset+0xfa1e7650>
80207e1c:	d9402c17 	ldw	r5,176(sp)
80207e20:	d9801e04 	addi	r6,sp,120
80207e24:	9809883a 	mov	r4,r19
80207e28:	02102c40 	call	802102c4 <__ssprint_r>
80207e2c:	103ca61e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207e30:	d8c02017 	ldw	r3,128(sp)
80207e34:	da000404 	addi	r8,sp,16
80207e38:	003dc106 	br	80207540 <__reset+0xfa1e7540>
80207e3c:	d9402c17 	ldw	r5,176(sp)
80207e40:	d9801e04 	addi	r6,sp,120
80207e44:	9809883a 	mov	r4,r19
80207e48:	02102c40 	call	802102c4 <__ssprint_r>
80207e4c:	103c9e1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207e50:	d8c02017 	ldw	r3,128(sp)
80207e54:	da000404 	addi	r8,sp,16
80207e58:	003dc706 	br	80207578 <__reset+0xfa1e7578>
80207e5c:	d8802917 	ldw	r2,164(sp)
80207e60:	d8002785 	stb	zero,158(sp)
80207e64:	103f0816 	blt	r2,zero,80207a88 <__reset+0xfa1e7a88>
80207e68:	00ffdfc4 	movi	r3,-129
80207e6c:	a584b03a 	or	r2,r20,r22
80207e70:	90e4703a 	and	r18,r18,r3
80207e74:	103c8126 	beq	r2,zero,8020707c <__reset+0xfa1e707c>
80207e78:	0039883a 	mov	fp,zero
80207e7c:	003e7606 	br	80207858 <__reset+0xfa1e7858>
80207e80:	9080040c 	andi	r2,r18,16
80207e84:	10013d26 	beq	r2,zero,8020837c <___svfprintf_internal_r+0x1648>
80207e88:	d9002d17 	ldw	r4,180(sp)
80207e8c:	d9402917 	ldw	r5,164(sp)
80207e90:	d8002785 	stb	zero,158(sp)
80207e94:	20800104 	addi	r2,r4,4
80207e98:	25000017 	ldw	r20,0(r4)
80207e9c:	002d883a 	mov	r22,zero
80207ea0:	28013f16 	blt	r5,zero,802083a0 <___svfprintf_internal_r+0x166c>
80207ea4:	00ffdfc4 	movi	r3,-129
80207ea8:	d8802d15 	stw	r2,180(sp)
80207eac:	90e4703a 	and	r18,r18,r3
80207eb0:	a03d2b26 	beq	r20,zero,80207360 <__reset+0xfa1e7360>
80207eb4:	0039883a 	mov	fp,zero
80207eb8:	003d2e06 	br	80207374 <__reset+0xfa1e7374>
80207ebc:	dc402617 	ldw	r17,152(sp)
80207ec0:	0441830e 	bge	zero,r17,802084d0 <___svfprintf_internal_r+0x179c>
80207ec4:	dc403217 	ldw	r17,200(sp)
80207ec8:	d8803317 	ldw	r2,204(sp)
80207ecc:	1440010e 	bge	r2,r17,80207ed4 <___svfprintf_internal_r+0x11a0>
80207ed0:	1023883a 	mov	r17,r2
80207ed4:	04400a0e 	bge	zero,r17,80207f00 <___svfprintf_internal_r+0x11cc>
80207ed8:	d8801f17 	ldw	r2,124(sp)
80207edc:	1c47883a 	add	r3,r3,r17
80207ee0:	44000015 	stw	r16,0(r8)
80207ee4:	10800044 	addi	r2,r2,1
80207ee8:	44400115 	stw	r17,4(r8)
80207eec:	d8c02015 	stw	r3,128(sp)
80207ef0:	d8801f15 	stw	r2,124(sp)
80207ef4:	010001c4 	movi	r4,7
80207ef8:	20827516 	blt	r4,r2,802088d0 <___svfprintf_internal_r+0x1b9c>
80207efc:	42000204 	addi	r8,r8,8
80207f00:	88027b16 	blt	r17,zero,802088f0 <___svfprintf_internal_r+0x1bbc>
80207f04:	d9003217 	ldw	r4,200(sp)
80207f08:	2463c83a 	sub	r17,r4,r17
80207f0c:	0440990e 	bge	zero,r17,80208174 <___svfprintf_internal_r+0x1440>
80207f10:	05800404 	movi	r22,16
80207f14:	d8801f17 	ldw	r2,124(sp)
80207f18:	b441530e 	bge	r22,r17,80208468 <___svfprintf_internal_r+0x1734>
80207f1c:	012008b4 	movhi	r4,32802
80207f20:	2135f284 	addi	r4,r4,-10294
80207f24:	d9002b15 	stw	r4,172(sp)
80207f28:	070001c4 	movi	fp,7
80207f2c:	dd002c17 	ldw	r20,176(sp)
80207f30:	00000306 	br	80207f40 <___svfprintf_internal_r+0x120c>
80207f34:	42000204 	addi	r8,r8,8
80207f38:	8c7ffc04 	addi	r17,r17,-16
80207f3c:	b4414d0e 	bge	r22,r17,80208474 <___svfprintf_internal_r+0x1740>
80207f40:	18c00404 	addi	r3,r3,16
80207f44:	10800044 	addi	r2,r2,1
80207f48:	45400015 	stw	r21,0(r8)
80207f4c:	45800115 	stw	r22,4(r8)
80207f50:	d8c02015 	stw	r3,128(sp)
80207f54:	d8801f15 	stw	r2,124(sp)
80207f58:	e0bff60e 	bge	fp,r2,80207f34 <__reset+0xfa1e7f34>
80207f5c:	d9801e04 	addi	r6,sp,120
80207f60:	a00b883a 	mov	r5,r20
80207f64:	9809883a 	mov	r4,r19
80207f68:	02102c40 	call	802102c4 <__ssprint_r>
80207f6c:	103c561e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207f70:	d8c02017 	ldw	r3,128(sp)
80207f74:	d8801f17 	ldw	r2,124(sp)
80207f78:	da000404 	addi	r8,sp,16
80207f7c:	003fee06 	br	80207f38 <__reset+0xfa1e7f38>
80207f80:	d9402c17 	ldw	r5,176(sp)
80207f84:	d9801e04 	addi	r6,sp,120
80207f88:	9809883a 	mov	r4,r19
80207f8c:	02102c40 	call	802102c4 <__ssprint_r>
80207f90:	103c4d1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80207f94:	d8c02017 	ldw	r3,128(sp)
80207f98:	df002787 	ldb	fp,158(sp)
80207f9c:	da000404 	addi	r8,sp,16
80207fa0:	003d5a06 	br	8020750c <__reset+0xfa1e750c>
80207fa4:	9080040c 	andi	r2,r18,16
80207fa8:	10005c26 	beq	r2,zero,8020811c <___svfprintf_internal_r+0x13e8>
80207fac:	d9402d17 	ldw	r5,180(sp)
80207fb0:	d8c02917 	ldw	r3,164(sp)
80207fb4:	d8002785 	stb	zero,158(sp)
80207fb8:	28800104 	addi	r2,r5,4
80207fbc:	2d000017 	ldw	r20,0(r5)
80207fc0:	002d883a 	mov	r22,zero
80207fc4:	18005e16 	blt	r3,zero,80208140 <___svfprintf_internal_r+0x140c>
80207fc8:	00ffdfc4 	movi	r3,-129
80207fcc:	d8802d15 	stw	r2,180(sp)
80207fd0:	90e4703a 	and	r18,r18,r3
80207fd4:	0039883a 	mov	fp,zero
80207fd8:	a03dfe26 	beq	r20,zero,802077d4 <__reset+0xfa1e77d4>
80207fdc:	00800244 	movi	r2,9
80207fe0:	153cb336 	bltu	r2,r20,802072b0 <__reset+0xfa1e72b0>
80207fe4:	a5000c04 	addi	r20,r20,48
80207fe8:	dc001dc4 	addi	r16,sp,119
80207fec:	dd001dc5 	stb	r20,119(sp)
80207ff0:	d8c02817 	ldw	r3,160(sp)
80207ff4:	1c07c83a 	sub	r3,r3,r16
80207ff8:	d8c02e15 	stw	r3,184(sp)
80207ffc:	003cf506 	br	802073d4 <__reset+0xfa1e73d4>
80208000:	d8803317 	ldw	r2,204(sp)
80208004:	143fffc4 	addi	r16,r2,-1
80208008:	043f560e 	bge	zero,r16,80207d64 <__reset+0xfa1e7d64>
8020800c:	07000404 	movi	fp,16
80208010:	e403530e 	bge	fp,r16,80208d60 <___svfprintf_internal_r+0x202c>
80208014:	016008b4 	movhi	r5,32802
80208018:	2975f284 	addi	r5,r5,-10294
8020801c:	d9402b15 	stw	r5,172(sp)
80208020:	01c001c4 	movi	r7,7
80208024:	dd002c17 	ldw	r20,176(sp)
80208028:	00000306 	br	80208038 <___svfprintf_internal_r+0x1304>
8020802c:	843ffc04 	addi	r16,r16,-16
80208030:	b5800204 	addi	r22,r22,8
80208034:	e400130e 	bge	fp,r16,80208084 <___svfprintf_internal_r+0x1350>
80208038:	18c00404 	addi	r3,r3,16
8020803c:	8c400044 	addi	r17,r17,1
80208040:	b5400015 	stw	r21,0(r22)
80208044:	b7000115 	stw	fp,4(r22)
80208048:	d8c02015 	stw	r3,128(sp)
8020804c:	dc401f15 	stw	r17,124(sp)
80208050:	3c7ff60e 	bge	r7,r17,8020802c <__reset+0xfa1e802c>
80208054:	d9801e04 	addi	r6,sp,120
80208058:	a00b883a 	mov	r5,r20
8020805c:	9809883a 	mov	r4,r19
80208060:	d9c03d15 	stw	r7,244(sp)
80208064:	02102c40 	call	802102c4 <__ssprint_r>
80208068:	d9c03d17 	ldw	r7,244(sp)
8020806c:	103c161e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208070:	843ffc04 	addi	r16,r16,-16
80208074:	d8c02017 	ldw	r3,128(sp)
80208078:	dc401f17 	ldw	r17,124(sp)
8020807c:	dd800404 	addi	r22,sp,16
80208080:	e43fed16 	blt	fp,r16,80208038 <__reset+0xfa1e8038>
80208084:	d8802b17 	ldw	r2,172(sp)
80208088:	1c07883a 	add	r3,r3,r16
8020808c:	8c400044 	addi	r17,r17,1
80208090:	b0800015 	stw	r2,0(r22)
80208094:	b4000115 	stw	r16,4(r22)
80208098:	d8c02015 	stw	r3,128(sp)
8020809c:	dc401f15 	stw	r17,124(sp)
802080a0:	008001c4 	movi	r2,7
802080a4:	147f2e0e 	bge	r2,r17,80207d60 <__reset+0xfa1e7d60>
802080a8:	d9402c17 	ldw	r5,176(sp)
802080ac:	d9801e04 	addi	r6,sp,120
802080b0:	9809883a 	mov	r4,r19
802080b4:	02102c40 	call	802102c4 <__ssprint_r>
802080b8:	103c031e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802080bc:	d8c02017 	ldw	r3,128(sp)
802080c0:	dc401f17 	ldw	r17,124(sp)
802080c4:	dd800404 	addi	r22,sp,16
802080c8:	003f2606 	br	80207d64 <__reset+0xfa1e7d64>
802080cc:	9080040c 	andi	r2,r18,16
802080d0:	1000c326 	beq	r2,zero,802083e0 <___svfprintf_internal_r+0x16ac>
802080d4:	d8802d17 	ldw	r2,180(sp)
802080d8:	15000017 	ldw	r20,0(r2)
802080dc:	10800104 	addi	r2,r2,4
802080e0:	d8802d15 	stw	r2,180(sp)
802080e4:	a02dd7fa 	srai	r22,r20,31
802080e8:	b005883a 	mov	r2,r22
802080ec:	103c680e 	bge	r2,zero,80207290 <__reset+0xfa1e7290>
802080f0:	0529c83a 	sub	r20,zero,r20
802080f4:	a004c03a 	cmpne	r2,r20,zero
802080f8:	05adc83a 	sub	r22,zero,r22
802080fc:	b0adc83a 	sub	r22,r22,r2
80208100:	d8802917 	ldw	r2,164(sp)
80208104:	07000b44 	movi	fp,45
80208108:	df002785 	stb	fp,158(sp)
8020810c:	10022e16 	blt	r2,zero,802089c8 <___svfprintf_internal_r+0x1c94>
80208110:	00bfdfc4 	movi	r2,-129
80208114:	90a4703a 	and	r18,r18,r2
80208118:	003c6406 	br	802072ac <__reset+0xfa1e72ac>
8020811c:	9080100c 	andi	r2,r18,64
80208120:	d8002785 	stb	zero,158(sp)
80208124:	10012526 	beq	r2,zero,802085bc <___svfprintf_internal_r+0x1888>
80208128:	d9002d17 	ldw	r4,180(sp)
8020812c:	d9402917 	ldw	r5,164(sp)
80208130:	002d883a 	mov	r22,zero
80208134:	20800104 	addi	r2,r4,4
80208138:	2500000b 	ldhu	r20,0(r4)
8020813c:	283fa20e 	bge	r5,zero,80207fc8 <__reset+0xfa1e7fc8>
80208140:	d8802d15 	stw	r2,180(sp)
80208144:	0039883a 	mov	fp,zero
80208148:	a584b03a 	or	r2,r20,r22
8020814c:	103c571e 	bne	r2,zero,802072ac <__reset+0xfa1e72ac>
80208150:	00800044 	movi	r2,1
80208154:	003e5006 	br	80207a98 <__reset+0xfa1e7a98>
80208158:	d9402c17 	ldw	r5,176(sp)
8020815c:	d9801e04 	addi	r6,sp,120
80208160:	9809883a 	mov	r4,r19
80208164:	02102c40 	call	802102c4 <__ssprint_r>
80208168:	103bd71e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
8020816c:	d8c02017 	ldw	r3,128(sp)
80208170:	da000404 	addi	r8,sp,16
80208174:	d9003217 	ldw	r4,200(sp)
80208178:	d8802617 	ldw	r2,152(sp)
8020817c:	d9403317 	ldw	r5,204(sp)
80208180:	8123883a 	add	r17,r16,r4
80208184:	11400216 	blt	r2,r5,80208190 <___svfprintf_internal_r+0x145c>
80208188:	9100004c 	andi	r4,r18,1
8020818c:	20000d26 	beq	r4,zero,802081c4 <___svfprintf_internal_r+0x1490>
80208190:	d9003817 	ldw	r4,224(sp)
80208194:	d9403417 	ldw	r5,208(sp)
80208198:	1907883a 	add	r3,r3,r4
8020819c:	d9001f17 	ldw	r4,124(sp)
802081a0:	41400015 	stw	r5,0(r8)
802081a4:	d9403817 	ldw	r5,224(sp)
802081a8:	21000044 	addi	r4,r4,1
802081ac:	d8c02015 	stw	r3,128(sp)
802081b0:	41400115 	stw	r5,4(r8)
802081b4:	d9001f15 	stw	r4,124(sp)
802081b8:	014001c4 	movi	r5,7
802081bc:	2901dc16 	blt	r5,r4,80208930 <___svfprintf_internal_r+0x1bfc>
802081c0:	42000204 	addi	r8,r8,8
802081c4:	d9003317 	ldw	r4,204(sp)
802081c8:	8121883a 	add	r16,r16,r4
802081cc:	2085c83a 	sub	r2,r4,r2
802081d0:	8461c83a 	sub	r16,r16,r17
802081d4:	1400010e 	bge	r2,r16,802081dc <___svfprintf_internal_r+0x14a8>
802081d8:	1021883a 	mov	r16,r2
802081dc:	04000a0e 	bge	zero,r16,80208208 <___svfprintf_internal_r+0x14d4>
802081e0:	d9001f17 	ldw	r4,124(sp)
802081e4:	1c07883a 	add	r3,r3,r16
802081e8:	44400015 	stw	r17,0(r8)
802081ec:	21000044 	addi	r4,r4,1
802081f0:	44000115 	stw	r16,4(r8)
802081f4:	d8c02015 	stw	r3,128(sp)
802081f8:	d9001f15 	stw	r4,124(sp)
802081fc:	014001c4 	movi	r5,7
80208200:	2901e616 	blt	r5,r4,8020899c <___svfprintf_internal_r+0x1c68>
80208204:	42000204 	addi	r8,r8,8
80208208:	8001f616 	blt	r16,zero,802089e4 <___svfprintf_internal_r+0x1cb0>
8020820c:	1421c83a 	sub	r16,r2,r16
80208210:	043d1c0e 	bge	zero,r16,80207684 <__reset+0xfa1e7684>
80208214:	04400404 	movi	r17,16
80208218:	d8801f17 	ldw	r2,124(sp)
8020821c:	8c3edd0e 	bge	r17,r16,80207d94 <__reset+0xfa1e7d94>
80208220:	016008b4 	movhi	r5,32802
80208224:	2975f284 	addi	r5,r5,-10294
80208228:	d9402b15 	stw	r5,172(sp)
8020822c:	058001c4 	movi	r22,7
80208230:	dd002c17 	ldw	r20,176(sp)
80208234:	00000306 	br	80208244 <___svfprintf_internal_r+0x1510>
80208238:	42000204 	addi	r8,r8,8
8020823c:	843ffc04 	addi	r16,r16,-16
80208240:	8c3ed70e 	bge	r17,r16,80207da0 <__reset+0xfa1e7da0>
80208244:	18c00404 	addi	r3,r3,16
80208248:	10800044 	addi	r2,r2,1
8020824c:	45400015 	stw	r21,0(r8)
80208250:	44400115 	stw	r17,4(r8)
80208254:	d8c02015 	stw	r3,128(sp)
80208258:	d8801f15 	stw	r2,124(sp)
8020825c:	b0bff60e 	bge	r22,r2,80208238 <__reset+0xfa1e8238>
80208260:	d9801e04 	addi	r6,sp,120
80208264:	a00b883a 	mov	r5,r20
80208268:	9809883a 	mov	r4,r19
8020826c:	02102c40 	call	802102c4 <__ssprint_r>
80208270:	103b951e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208274:	d8c02017 	ldw	r3,128(sp)
80208278:	d8801f17 	ldw	r2,124(sp)
8020827c:	da000404 	addi	r8,sp,16
80208280:	003fee06 	br	8020823c <__reset+0xfa1e823c>
80208284:	9088703a 	and	r4,r18,r2
80208288:	203e8d1e 	bne	r4,zero,80207cc0 <__reset+0xfa1e7cc0>
8020828c:	dc401f17 	ldw	r17,124(sp)
80208290:	40800115 	stw	r2,4(r8)
80208294:	44000015 	stw	r16,0(r8)
80208298:	8c400044 	addi	r17,r17,1
8020829c:	d8c02015 	stw	r3,128(sp)
802082a0:	dc401f15 	stw	r17,124(sp)
802082a4:	008001c4 	movi	r2,7
802082a8:	147f7f16 	blt	r2,r17,802080a8 <__reset+0xfa1e80a8>
802082ac:	45800204 	addi	r22,r8,8
802082b0:	003eac06 	br	80207d64 <__reset+0xfa1e7d64>
802082b4:	d9402c17 	ldw	r5,176(sp)
802082b8:	d9801e04 	addi	r6,sp,120
802082bc:	9809883a 	mov	r4,r19
802082c0:	02102c40 	call	802102c4 <__ssprint_r>
802082c4:	103b801e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802082c8:	d8c02017 	ldw	r3,128(sp)
802082cc:	dc401f17 	ldw	r17,124(sp)
802082d0:	da000404 	addi	r8,sp,16
802082d4:	003e8406 	br	80207ce8 <__reset+0xfa1e7ce8>
802082d8:	d9402c17 	ldw	r5,176(sp)
802082dc:	d9801e04 	addi	r6,sp,120
802082e0:	9809883a 	mov	r4,r19
802082e4:	02102c40 	call	802102c4 <__ssprint_r>
802082e8:	103b771e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802082ec:	d8c02017 	ldw	r3,128(sp)
802082f0:	dc401f17 	ldw	r17,124(sp)
802082f4:	dd800404 	addi	r22,sp,16
802082f8:	003e8606 	br	80207d14 <__reset+0xfa1e7d14>
802082fc:	0029883a 	mov	r20,zero
80208300:	a5000c04 	addi	r20,r20,48
80208304:	dc001dc4 	addi	r16,sp,119
80208308:	dd001dc5 	stb	r20,119(sp)
8020830c:	003f3806 	br	80207ff0 <__reset+0xfa1e7ff0>
80208310:	d9402c17 	ldw	r5,176(sp)
80208314:	d9801e04 	addi	r6,sp,120
80208318:	9809883a 	mov	r4,r19
8020831c:	02102c40 	call	802102c4 <__ssprint_r>
80208320:	103b691e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208324:	d8c02017 	ldw	r3,128(sp)
80208328:	da000404 	addi	r8,sp,16
8020832c:	003c9506 	br	80207584 <__reset+0xfa1e7584>
80208330:	d9003617 	ldw	r4,216(sp)
80208334:	d9403717 	ldw	r5,220(sp)
80208338:	da003e15 	stw	r8,248(sp)
8020833c:	020ffe40 	call	8020ffe4 <__fpclassifyd>
80208340:	da003e17 	ldw	r8,248(sp)
80208344:	1000bd1e 	bne	r2,zero,8020863c <___svfprintf_internal_r+0x1908>
80208348:	008011c4 	movi	r2,71
8020834c:	14411e0e 	bge	r2,r17,802087c8 <___svfprintf_internal_r+0x1a94>
80208350:	042008b4 	movhi	r16,32802
80208354:	8435e504 	addi	r16,r16,-10348
80208358:	00c000c4 	movi	r3,3
8020835c:	00bfdfc4 	movi	r2,-129
80208360:	d8c02a15 	stw	r3,168(sp)
80208364:	90a4703a 	and	r18,r18,r2
80208368:	df002783 	ldbu	fp,158(sp)
8020836c:	d8c02e15 	stw	r3,184(sp)
80208370:	d8002915 	stw	zero,164(sp)
80208374:	d8003215 	stw	zero,200(sp)
80208378:	003c1c06 	br	802073ec <__reset+0xfa1e73ec>
8020837c:	9080100c 	andi	r2,r18,64
80208380:	d8002785 	stb	zero,158(sp)
80208384:	10009426 	beq	r2,zero,802085d8 <___svfprintf_internal_r+0x18a4>
80208388:	d8c02d17 	ldw	r3,180(sp)
8020838c:	d9002917 	ldw	r4,164(sp)
80208390:	002d883a 	mov	r22,zero
80208394:	18800104 	addi	r2,r3,4
80208398:	1d00000b 	ldhu	r20,0(r3)
8020839c:	203ec10e 	bge	r4,zero,80207ea4 <__reset+0xfa1e7ea4>
802083a0:	a586b03a 	or	r3,r20,r22
802083a4:	d8802d15 	stw	r2,180(sp)
802083a8:	183ec21e 	bne	r3,zero,80207eb4 <__reset+0xfa1e7eb4>
802083ac:	0039883a 	mov	fp,zero
802083b0:	0005883a 	mov	r2,zero
802083b4:	003db806 	br	80207a98 <__reset+0xfa1e7a98>
802083b8:	d8802d17 	ldw	r2,180(sp)
802083bc:	d8c02d17 	ldw	r3,180(sp)
802083c0:	d9002d17 	ldw	r4,180(sp)
802083c4:	10800017 	ldw	r2,0(r2)
802083c8:	18c00117 	ldw	r3,4(r3)
802083cc:	21000204 	addi	r4,r4,8
802083d0:	d8803615 	stw	r2,216(sp)
802083d4:	d8c03715 	stw	r3,220(sp)
802083d8:	d9002d15 	stw	r4,180(sp)
802083dc:	003b8206 	br	802071e8 <__reset+0xfa1e71e8>
802083e0:	9080100c 	andi	r2,r18,64
802083e4:	10010726 	beq	r2,zero,80208804 <___svfprintf_internal_r+0x1ad0>
802083e8:	d8c02d17 	ldw	r3,180(sp)
802083ec:	1d00000f 	ldh	r20,0(r3)
802083f0:	18c00104 	addi	r3,r3,4
802083f4:	d8c02d15 	stw	r3,180(sp)
802083f8:	a02dd7fa 	srai	r22,r20,31
802083fc:	b005883a 	mov	r2,r22
80208400:	003ba206 	br	8020728c <__reset+0xfa1e728c>
80208404:	9080100c 	andi	r2,r18,64
80208408:	10010526 	beq	r2,zero,80208820 <___svfprintf_internal_r+0x1aec>
8020840c:	d9002d17 	ldw	r4,180(sp)
80208410:	002d883a 	mov	r22,zero
80208414:	2500000b 	ldhu	r20,0(r4)
80208418:	21000104 	addi	r4,r4,4
8020841c:	d9002d15 	stw	r4,180(sp)
80208420:	003cfe06 	br	8020781c <__reset+0xfa1e781c>
80208424:	bc400007 	ldb	r17,0(r23)
80208428:	003a9606 	br	80206e84 <__reset+0xfa1e6e84>
8020842c:	9080040c 	andi	r2,r18,16
80208430:	10010126 	beq	r2,zero,80208838 <___svfprintf_internal_r+0x1b04>
80208434:	d9402d17 	ldw	r5,180(sp)
80208438:	d8c02f17 	ldw	r3,188(sp)
8020843c:	28800017 	ldw	r2,0(r5)
80208440:	29400104 	addi	r5,r5,4
80208444:	d9402d15 	stw	r5,180(sp)
80208448:	10c00015 	stw	r3,0(r2)
8020844c:	003a6406 	br	80206de0 <__reset+0xfa1e6de0>
80208450:	d9002917 	ldw	r4,164(sp)
80208454:	d8002785 	stb	zero,158(sp)
80208458:	203d8d16 	blt	r4,zero,80207a90 <__reset+0xfa1e7a90>
8020845c:	00bfdfc4 	movi	r2,-129
80208460:	90a4703a 	and	r18,r18,r2
80208464:	003b0506 	br	8020707c <__reset+0xfa1e707c>
80208468:	016008b4 	movhi	r5,32802
8020846c:	2975f284 	addi	r5,r5,-10294
80208470:	d9402b15 	stw	r5,172(sp)
80208474:	d9402b17 	ldw	r5,172(sp)
80208478:	1c47883a 	add	r3,r3,r17
8020847c:	10800044 	addi	r2,r2,1
80208480:	41400015 	stw	r5,0(r8)
80208484:	44400115 	stw	r17,4(r8)
80208488:	d8c02015 	stw	r3,128(sp)
8020848c:	d8801f15 	stw	r2,124(sp)
80208490:	010001c4 	movi	r4,7
80208494:	20bf3016 	blt	r4,r2,80208158 <__reset+0xfa1e8158>
80208498:	42000204 	addi	r8,r8,8
8020849c:	003f3506 	br	80208174 <__reset+0xfa1e8174>
802084a0:	012008b4 	movhi	r4,32802
802084a4:	2135f284 	addi	r4,r4,-10294
802084a8:	d9002b15 	stw	r4,172(sp)
802084ac:	003c5e06 	br	80207628 <__reset+0xfa1e7628>
802084b0:	d9402c17 	ldw	r5,176(sp)
802084b4:	d9801e04 	addi	r6,sp,120
802084b8:	9809883a 	mov	r4,r19
802084bc:	02102c40 	call	802102c4 <__ssprint_r>
802084c0:	103b011e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802084c4:	d8c02017 	ldw	r3,128(sp)
802084c8:	da000404 	addi	r8,sp,16
802084cc:	003d9306 	br	80207b1c <__reset+0xfa1e7b1c>
802084d0:	d8801f17 	ldw	r2,124(sp)
802084d4:	016008b4 	movhi	r5,32802
802084d8:	01000044 	movi	r4,1
802084dc:	18c00044 	addi	r3,r3,1
802084e0:	10800044 	addi	r2,r2,1
802084e4:	2975f204 	addi	r5,r5,-10296
802084e8:	41000115 	stw	r4,4(r8)
802084ec:	41400015 	stw	r5,0(r8)
802084f0:	d8c02015 	stw	r3,128(sp)
802084f4:	d8801f15 	stw	r2,124(sp)
802084f8:	010001c4 	movi	r4,7
802084fc:	2080b516 	blt	r4,r2,802087d4 <___svfprintf_internal_r+0x1aa0>
80208500:	42000204 	addi	r8,r8,8
80208504:	8800041e 	bne	r17,zero,80208518 <___svfprintf_internal_r+0x17e4>
80208508:	d8803317 	ldw	r2,204(sp)
8020850c:	1000021e 	bne	r2,zero,80208518 <___svfprintf_internal_r+0x17e4>
80208510:	9080004c 	andi	r2,r18,1
80208514:	103c5b26 	beq	r2,zero,80207684 <__reset+0xfa1e7684>
80208518:	d9003817 	ldw	r4,224(sp)
8020851c:	d8801f17 	ldw	r2,124(sp)
80208520:	d9403417 	ldw	r5,208(sp)
80208524:	20c7883a 	add	r3,r4,r3
80208528:	10800044 	addi	r2,r2,1
8020852c:	41000115 	stw	r4,4(r8)
80208530:	41400015 	stw	r5,0(r8)
80208534:	d8c02015 	stw	r3,128(sp)
80208538:	d8801f15 	stw	r2,124(sp)
8020853c:	010001c4 	movi	r4,7
80208540:	20818016 	blt	r4,r2,80208b44 <___svfprintf_internal_r+0x1e10>
80208544:	42000204 	addi	r8,r8,8
80208548:	0463c83a 	sub	r17,zero,r17
8020854c:	0440cb0e 	bge	zero,r17,8020887c <___svfprintf_internal_r+0x1b48>
80208550:	05800404 	movi	r22,16
80208554:	b440e80e 	bge	r22,r17,802088f8 <___svfprintf_internal_r+0x1bc4>
80208558:	016008b4 	movhi	r5,32802
8020855c:	2975f284 	addi	r5,r5,-10294
80208560:	d9402b15 	stw	r5,172(sp)
80208564:	070001c4 	movi	fp,7
80208568:	dd002c17 	ldw	r20,176(sp)
8020856c:	00000306 	br	8020857c <___svfprintf_internal_r+0x1848>
80208570:	42000204 	addi	r8,r8,8
80208574:	8c7ffc04 	addi	r17,r17,-16
80208578:	b440e20e 	bge	r22,r17,80208904 <___svfprintf_internal_r+0x1bd0>
8020857c:	18c00404 	addi	r3,r3,16
80208580:	10800044 	addi	r2,r2,1
80208584:	45400015 	stw	r21,0(r8)
80208588:	45800115 	stw	r22,4(r8)
8020858c:	d8c02015 	stw	r3,128(sp)
80208590:	d8801f15 	stw	r2,124(sp)
80208594:	e0bff60e 	bge	fp,r2,80208570 <__reset+0xfa1e8570>
80208598:	d9801e04 	addi	r6,sp,120
8020859c:	a00b883a 	mov	r5,r20
802085a0:	9809883a 	mov	r4,r19
802085a4:	02102c40 	call	802102c4 <__ssprint_r>
802085a8:	103ac71e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802085ac:	d8c02017 	ldw	r3,128(sp)
802085b0:	d8801f17 	ldw	r2,124(sp)
802085b4:	da000404 	addi	r8,sp,16
802085b8:	003fee06 	br	80208574 <__reset+0xfa1e8574>
802085bc:	d8c02d17 	ldw	r3,180(sp)
802085c0:	d9002917 	ldw	r4,164(sp)
802085c4:	002d883a 	mov	r22,zero
802085c8:	18800104 	addi	r2,r3,4
802085cc:	1d000017 	ldw	r20,0(r3)
802085d0:	203e7d0e 	bge	r4,zero,80207fc8 <__reset+0xfa1e7fc8>
802085d4:	003eda06 	br	80208140 <__reset+0xfa1e8140>
802085d8:	d9402d17 	ldw	r5,180(sp)
802085dc:	d8c02917 	ldw	r3,164(sp)
802085e0:	002d883a 	mov	r22,zero
802085e4:	28800104 	addi	r2,r5,4
802085e8:	2d000017 	ldw	r20,0(r5)
802085ec:	183e2d0e 	bge	r3,zero,80207ea4 <__reset+0xfa1e7ea4>
802085f0:	003f6b06 	br	802083a0 <__reset+0xfa1e83a0>
802085f4:	d8c02d15 	stw	r3,180(sp)
802085f8:	0039883a 	mov	fp,zero
802085fc:	003ed206 	br	80208148 <__reset+0xfa1e8148>
80208600:	bc400043 	ldbu	r17,1(r23)
80208604:	94800814 	ori	r18,r18,32
80208608:	bdc00044 	addi	r23,r23,1
8020860c:	8c403fcc 	andi	r17,r17,255
80208610:	8c40201c 	xori	r17,r17,128
80208614:	8c7fe004 	addi	r17,r17,-128
80208618:	003a1a06 	br	80206e84 <__reset+0xfa1e6e84>
8020861c:	d9402c17 	ldw	r5,176(sp)
80208620:	d9801e04 	addi	r6,sp,120
80208624:	9809883a 	mov	r4,r19
80208628:	02102c40 	call	802102c4 <__ssprint_r>
8020862c:	103aa61e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208630:	d8c02017 	ldw	r3,128(sp)
80208634:	da000404 	addi	r8,sp,16
80208638:	003d4a06 	br	80207b64 <__reset+0xfa1e7b64>
8020863c:	d9002917 	ldw	r4,164(sp)
80208640:	05bff7c4 	movi	r22,-33
80208644:	00bfffc4 	movi	r2,-1
80208648:	8dac703a 	and	r22,r17,r22
8020864c:	20806a26 	beq	r4,r2,802087f8 <___svfprintf_internal_r+0x1ac4>
80208650:	008011c4 	movi	r2,71
80208654:	b0813726 	beq	r22,r2,80208b34 <___svfprintf_internal_r+0x1e00>
80208658:	d9003717 	ldw	r4,220(sp)
8020865c:	90c04014 	ori	r3,r18,256
80208660:	d8c02b15 	stw	r3,172(sp)
80208664:	20015d16 	blt	r4,zero,80208bdc <___svfprintf_internal_r+0x1ea8>
80208668:	dd003717 	ldw	r20,220(sp)
8020866c:	d8002a05 	stb	zero,168(sp)
80208670:	00801984 	movi	r2,102
80208674:	88814026 	beq	r17,r2,80208b78 <___svfprintf_internal_r+0x1e44>
80208678:	00801184 	movi	r2,70
8020867c:	88817126 	beq	r17,r2,80208c44 <___svfprintf_internal_r+0x1f10>
80208680:	00801144 	movi	r2,69
80208684:	b0816226 	beq	r22,r2,80208c10 <___svfprintf_internal_r+0x1edc>
80208688:	d8c02917 	ldw	r3,164(sp)
8020868c:	d8802104 	addi	r2,sp,132
80208690:	d8800315 	stw	r2,12(sp)
80208694:	d9403617 	ldw	r5,216(sp)
80208698:	d8802504 	addi	r2,sp,148
8020869c:	d8800215 	stw	r2,8(sp)
802086a0:	d8802604 	addi	r2,sp,152
802086a4:	d8c00015 	stw	r3,0(sp)
802086a8:	d8800115 	stw	r2,4(sp)
802086ac:	01c00084 	movi	r7,2
802086b0:	a00d883a 	mov	r6,r20
802086b4:	9809883a 	mov	r4,r19
802086b8:	d8c03d15 	stw	r3,244(sp)
802086bc:	da003e15 	stw	r8,248(sp)
802086c0:	020b5300 	call	8020b530 <_dtoa_r>
802086c4:	1021883a 	mov	r16,r2
802086c8:	008019c4 	movi	r2,103
802086cc:	d8c03d17 	ldw	r3,244(sp)
802086d0:	da003e17 	ldw	r8,248(sp)
802086d4:	8880e726 	beq	r17,r2,80208a74 <___svfprintf_internal_r+0x1d40>
802086d8:	008011c4 	movi	r2,71
802086dc:	8880d426 	beq	r17,r2,80208a30 <___svfprintf_internal_r+0x1cfc>
802086e0:	80f9883a 	add	fp,r16,r3
802086e4:	d9003617 	ldw	r4,216(sp)
802086e8:	000d883a 	mov	r6,zero
802086ec:	000f883a 	mov	r7,zero
802086f0:	a00b883a 	mov	r5,r20
802086f4:	da003e15 	stw	r8,248(sp)
802086f8:	02154440 	call	80215444 <__eqdf2>
802086fc:	da003e17 	ldw	r8,248(sp)
80208700:	1000e426 	beq	r2,zero,80208a94 <___svfprintf_internal_r+0x1d60>
80208704:	d8802117 	ldw	r2,132(sp)
80208708:	1700062e 	bgeu	r2,fp,80208724 <___svfprintf_internal_r+0x19f0>
8020870c:	01000c04 	movi	r4,48
80208710:	10c00044 	addi	r3,r2,1
80208714:	d8c02115 	stw	r3,132(sp)
80208718:	11000005 	stb	r4,0(r2)
8020871c:	d8802117 	ldw	r2,132(sp)
80208720:	173ffb36 	bltu	r2,fp,80208710 <__reset+0xfa1e8710>
80208724:	1405c83a 	sub	r2,r2,r16
80208728:	d8803315 	stw	r2,204(sp)
8020872c:	008011c4 	movi	r2,71
80208730:	b080c526 	beq	r22,r2,80208a48 <___svfprintf_internal_r+0x1d14>
80208734:	00801944 	movi	r2,101
80208738:	1441d90e 	bge	r2,r17,80208ea0 <___svfprintf_internal_r+0x216c>
8020873c:	d8c02617 	ldw	r3,152(sp)
80208740:	00801984 	movi	r2,102
80208744:	d8c03215 	stw	r3,200(sp)
80208748:	88813426 	beq	r17,r2,80208c1c <___svfprintf_internal_r+0x1ee8>
8020874c:	d8c03217 	ldw	r3,200(sp)
80208750:	d9003317 	ldw	r4,204(sp)
80208754:	19012516 	blt	r3,r4,80208bec <___svfprintf_internal_r+0x1eb8>
80208758:	9480004c 	andi	r18,r18,1
8020875c:	9001841e 	bne	r18,zero,80208d70 <___svfprintf_internal_r+0x203c>
80208760:	1805883a 	mov	r2,r3
80208764:	1801cc16 	blt	r3,zero,80208e98 <___svfprintf_internal_r+0x2164>
80208768:	d8c03217 	ldw	r3,200(sp)
8020876c:	044019c4 	movi	r17,103
80208770:	d8c02e15 	stw	r3,184(sp)
80208774:	df002a07 	ldb	fp,168(sp)
80208778:	e000a61e 	bne	fp,zero,80208a14 <___svfprintf_internal_r+0x1ce0>
8020877c:	df002783 	ldbu	fp,158(sp)
80208780:	d8802a15 	stw	r2,168(sp)
80208784:	dc802b17 	ldw	r18,172(sp)
80208788:	d8002915 	stw	zero,164(sp)
8020878c:	003b1706 	br	802073ec <__reset+0xfa1e73ec>
80208790:	042008b4 	movhi	r16,32802
80208794:	8435e204 	addi	r16,r16,-10360
80208798:	003aa606 	br	80207234 <__reset+0xfa1e7234>
8020879c:	d9003917 	ldw	r4,228(sp)
802087a0:	04001004 	movi	r16,64
802087a4:	800b883a 	mov	r5,r16
802087a8:	020df100 	call	8020df10 <_malloc_r>
802087ac:	d9002c17 	ldw	r4,176(sp)
802087b0:	20800015 	stw	r2,0(r4)
802087b4:	20800415 	stw	r2,16(r4)
802087b8:	1001cb26 	beq	r2,zero,80208ee8 <___svfprintf_internal_r+0x21b4>
802087bc:	d8802c17 	ldw	r2,176(sp)
802087c0:	14000515 	stw	r16,20(r2)
802087c4:	00397606 	br	80206da0 <__reset+0xfa1e6da0>
802087c8:	042008b4 	movhi	r16,32802
802087cc:	8435e404 	addi	r16,r16,-10352
802087d0:	003ee106 	br	80208358 <__reset+0xfa1e8358>
802087d4:	d9402c17 	ldw	r5,176(sp)
802087d8:	d9801e04 	addi	r6,sp,120
802087dc:	9809883a 	mov	r4,r19
802087e0:	02102c40 	call	802102c4 <__ssprint_r>
802087e4:	103a381e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802087e8:	dc402617 	ldw	r17,152(sp)
802087ec:	d8c02017 	ldw	r3,128(sp)
802087f0:	da000404 	addi	r8,sp,16
802087f4:	003f4306 	br	80208504 <__reset+0xfa1e8504>
802087f8:	01400184 	movi	r5,6
802087fc:	d9402915 	stw	r5,164(sp)
80208800:	003f9506 	br	80208658 <__reset+0xfa1e8658>
80208804:	d9002d17 	ldw	r4,180(sp)
80208808:	25000017 	ldw	r20,0(r4)
8020880c:	21000104 	addi	r4,r4,4
80208810:	d9002d15 	stw	r4,180(sp)
80208814:	a02dd7fa 	srai	r22,r20,31
80208818:	b005883a 	mov	r2,r22
8020881c:	003a9b06 	br	8020728c <__reset+0xfa1e728c>
80208820:	d9402d17 	ldw	r5,180(sp)
80208824:	002d883a 	mov	r22,zero
80208828:	2d000017 	ldw	r20,0(r5)
8020882c:	29400104 	addi	r5,r5,4
80208830:	d9402d15 	stw	r5,180(sp)
80208834:	003bf906 	br	8020781c <__reset+0xfa1e781c>
80208838:	9480100c 	andi	r18,r18,64
8020883c:	90006e26 	beq	r18,zero,802089f8 <___svfprintf_internal_r+0x1cc4>
80208840:	d9002d17 	ldw	r4,180(sp)
80208844:	d9402f17 	ldw	r5,188(sp)
80208848:	20800017 	ldw	r2,0(r4)
8020884c:	21000104 	addi	r4,r4,4
80208850:	d9002d15 	stw	r4,180(sp)
80208854:	1140000d 	sth	r5,0(r2)
80208858:	00396106 	br	80206de0 <__reset+0xfa1e6de0>
8020885c:	d9402c17 	ldw	r5,176(sp)
80208860:	d9801e04 	addi	r6,sp,120
80208864:	9809883a 	mov	r4,r19
80208868:	02102c40 	call	802102c4 <__ssprint_r>
8020886c:	103a161e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208870:	d8c02017 	ldw	r3,128(sp)
80208874:	d8801f17 	ldw	r2,124(sp)
80208878:	da000404 	addi	r8,sp,16
8020887c:	d9403317 	ldw	r5,204(sp)
80208880:	10800044 	addi	r2,r2,1
80208884:	44000015 	stw	r16,0(r8)
80208888:	28c7883a 	add	r3,r5,r3
8020888c:	003b7706 	br	8020766c <__reset+0xfa1e766c>
80208890:	8009883a 	mov	r4,r16
80208894:	da003e15 	stw	r8,248(sp)
80208898:	0206c9c0 	call	80206c9c <strlen>
8020889c:	d8802e15 	stw	r2,184(sp)
802088a0:	da003e17 	ldw	r8,248(sp)
802088a4:	103c280e 	bge	r2,zero,80207948 <__reset+0xfa1e7948>
802088a8:	0005883a 	mov	r2,zero
802088ac:	003c2606 	br	80207948 <__reset+0xfa1e7948>
802088b0:	00bfffc4 	movi	r2,-1
802088b4:	003a0906 	br	802070dc <__reset+0xfa1e70dc>
802088b8:	012008b4 	movhi	r4,32802
802088bc:	2135f684 	addi	r4,r4,-10278
802088c0:	d9003515 	stw	r4,212(sp)
802088c4:	003b0606 	br	802074e0 <__reset+0xfa1e74e0>
802088c8:	013fffc4 	movi	r4,-1
802088cc:	003a2706 	br	8020716c <__reset+0xfa1e716c>
802088d0:	d9402c17 	ldw	r5,176(sp)
802088d4:	d9801e04 	addi	r6,sp,120
802088d8:	9809883a 	mov	r4,r19
802088dc:	02102c40 	call	802102c4 <__ssprint_r>
802088e0:	1039f91e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802088e4:	d8c02017 	ldw	r3,128(sp)
802088e8:	da000404 	addi	r8,sp,16
802088ec:	003d8406 	br	80207f00 <__reset+0xfa1e7f00>
802088f0:	0023883a 	mov	r17,zero
802088f4:	003d8306 	br	80207f04 <__reset+0xfa1e7f04>
802088f8:	012008b4 	movhi	r4,32802
802088fc:	2135f284 	addi	r4,r4,-10294
80208900:	d9002b15 	stw	r4,172(sp)
80208904:	d9002b17 	ldw	r4,172(sp)
80208908:	1c47883a 	add	r3,r3,r17
8020890c:	10800044 	addi	r2,r2,1
80208910:	41000015 	stw	r4,0(r8)
80208914:	44400115 	stw	r17,4(r8)
80208918:	d8c02015 	stw	r3,128(sp)
8020891c:	d8801f15 	stw	r2,124(sp)
80208920:	010001c4 	movi	r4,7
80208924:	20bfcd16 	blt	r4,r2,8020885c <__reset+0xfa1e885c>
80208928:	42000204 	addi	r8,r8,8
8020892c:	003fd306 	br	8020887c <__reset+0xfa1e887c>
80208930:	d9402c17 	ldw	r5,176(sp)
80208934:	d9801e04 	addi	r6,sp,120
80208938:	9809883a 	mov	r4,r19
8020893c:	02102c40 	call	802102c4 <__ssprint_r>
80208940:	1039e11e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208944:	d8802617 	ldw	r2,152(sp)
80208948:	d8c02017 	ldw	r3,128(sp)
8020894c:	da000404 	addi	r8,sp,16
80208950:	003e1c06 	br	802081c4 <__reset+0xfa1e81c4>
80208954:	d8802917 	ldw	r2,164(sp)
80208958:	00c00184 	movi	r3,6
8020895c:	1880012e 	bgeu	r3,r2,80208964 <___svfprintf_internal_r+0x1c30>
80208960:	1805883a 	mov	r2,r3
80208964:	d8802e15 	stw	r2,184(sp)
80208968:	1000f316 	blt	r2,zero,80208d38 <___svfprintf_internal_r+0x2004>
8020896c:	042008b4 	movhi	r16,32802
80208970:	d8802a15 	stw	r2,168(sp)
80208974:	dd002d15 	stw	r20,180(sp)
80208978:	d8002915 	stw	zero,164(sp)
8020897c:	d8003215 	stw	zero,200(sp)
80208980:	8435f004 	addi	r16,r16,-10304
80208984:	0039883a 	mov	fp,zero
80208988:	003a9f06 	br	80207408 <__reset+0xfa1e7408>
8020898c:	012008b4 	movhi	r4,32802
80208990:	2135f684 	addi	r4,r4,-10278
80208994:	d9003515 	stw	r4,212(sp)
80208998:	003b5f06 	br	80207718 <__reset+0xfa1e7718>
8020899c:	d9402c17 	ldw	r5,176(sp)
802089a0:	d9801e04 	addi	r6,sp,120
802089a4:	9809883a 	mov	r4,r19
802089a8:	02102c40 	call	802102c4 <__ssprint_r>
802089ac:	1039c61e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
802089b0:	d8802617 	ldw	r2,152(sp)
802089b4:	d9403317 	ldw	r5,204(sp)
802089b8:	d8c02017 	ldw	r3,128(sp)
802089bc:	da000404 	addi	r8,sp,16
802089c0:	2885c83a 	sub	r2,r5,r2
802089c4:	003e1006 	br	80208208 <__reset+0xfa1e8208>
802089c8:	00800044 	movi	r2,1
802089cc:	10803fcc 	andi	r2,r2,255
802089d0:	00c00044 	movi	r3,1
802089d4:	10fa3526 	beq	r2,r3,802072ac <__reset+0xfa1e72ac>
802089d8:	00c00084 	movi	r3,2
802089dc:	10fb9e26 	beq	r2,r3,80207858 <__reset+0xfa1e7858>
802089e0:	003a6406 	br	80207374 <__reset+0xfa1e7374>
802089e4:	0021883a 	mov	r16,zero
802089e8:	003e0806 	br	8020820c <__reset+0xfa1e820c>
802089ec:	07000b44 	movi	fp,45
802089f0:	df002785 	stb	fp,158(sp)
802089f4:	003a0b06 	br	80207224 <__reset+0xfa1e7224>
802089f8:	d8c02d17 	ldw	r3,180(sp)
802089fc:	d9002f17 	ldw	r4,188(sp)
80208a00:	18800017 	ldw	r2,0(r3)
80208a04:	18c00104 	addi	r3,r3,4
80208a08:	d8c02d15 	stw	r3,180(sp)
80208a0c:	11000015 	stw	r4,0(r2)
80208a10:	0038f306 	br	80206de0 <__reset+0xfa1e6de0>
80208a14:	00c00b44 	movi	r3,45
80208a18:	d8c02785 	stb	r3,158(sp)
80208a1c:	d8802a15 	stw	r2,168(sp)
80208a20:	dc802b17 	ldw	r18,172(sp)
80208a24:	d8002915 	stw	zero,164(sp)
80208a28:	07000b44 	movi	fp,45
80208a2c:	003a7306 	br	802073fc <__reset+0xfa1e73fc>
80208a30:	9080004c 	andi	r2,r18,1
80208a34:	1000941e 	bne	r2,zero,80208c88 <___svfprintf_internal_r+0x1f54>
80208a38:	d8802117 	ldw	r2,132(sp)
80208a3c:	1405c83a 	sub	r2,r2,r16
80208a40:	d8803315 	stw	r2,204(sp)
80208a44:	b441161e 	bne	r22,r17,80208ea0 <___svfprintf_internal_r+0x216c>
80208a48:	dd802617 	ldw	r22,152(sp)
80208a4c:	00bfff44 	movi	r2,-3
80208a50:	b0801a16 	blt	r22,r2,80208abc <___svfprintf_internal_r+0x1d88>
80208a54:	d9402917 	ldw	r5,164(sp)
80208a58:	2d801816 	blt	r5,r22,80208abc <___svfprintf_internal_r+0x1d88>
80208a5c:	dd803215 	stw	r22,200(sp)
80208a60:	003f3a06 	br	8020874c <__reset+0xfa1e874c>
80208a64:	1025883a 	mov	r18,r2
80208a68:	0039883a 	mov	fp,zero
80208a6c:	00800084 	movi	r2,2
80208a70:	003fd606 	br	802089cc <__reset+0xfa1e89cc>
80208a74:	9080004c 	andi	r2,r18,1
80208a78:	103f191e 	bne	r2,zero,802086e0 <__reset+0xfa1e86e0>
80208a7c:	d8802117 	ldw	r2,132(sp)
80208a80:	003f2806 	br	80208724 <__reset+0xfa1e8724>
80208a84:	012008b4 	movhi	r4,32802
80208a88:	2135f284 	addi	r4,r4,-10294
80208a8c:	d9002b15 	stw	r4,172(sp)
80208a90:	003c7c06 	br	80207c84 <__reset+0xfa1e7c84>
80208a94:	e005883a 	mov	r2,fp
80208a98:	003f2206 	br	80208724 <__reset+0xfa1e8724>
80208a9c:	d9402917 	ldw	r5,164(sp)
80208aa0:	df002783 	ldbu	fp,158(sp)
80208aa4:	dd002d15 	stw	r20,180(sp)
80208aa8:	d9402a15 	stw	r5,168(sp)
80208aac:	d9402e15 	stw	r5,184(sp)
80208ab0:	d8002915 	stw	zero,164(sp)
80208ab4:	d8003215 	stw	zero,200(sp)
80208ab8:	003a4c06 	br	802073ec <__reset+0xfa1e73ec>
80208abc:	8c7fff84 	addi	r17,r17,-2
80208ac0:	b5bfffc4 	addi	r22,r22,-1
80208ac4:	dd802615 	stw	r22,152(sp)
80208ac8:	dc4022c5 	stb	r17,139(sp)
80208acc:	b000c316 	blt	r22,zero,80208ddc <___svfprintf_internal_r+0x20a8>
80208ad0:	00800ac4 	movi	r2,43
80208ad4:	d8802305 	stb	r2,140(sp)
80208ad8:	00800244 	movi	r2,9
80208adc:	15806e16 	blt	r2,r22,80208c98 <___svfprintf_internal_r+0x1f64>
80208ae0:	00800c04 	movi	r2,48
80208ae4:	b5800c04 	addi	r22,r22,48
80208ae8:	d8802345 	stb	r2,141(sp)
80208aec:	dd802385 	stb	r22,142(sp)
80208af0:	d88023c4 	addi	r2,sp,143
80208af4:	df0022c4 	addi	fp,sp,139
80208af8:	d8c03317 	ldw	r3,204(sp)
80208afc:	1739c83a 	sub	fp,r2,fp
80208b00:	d9003317 	ldw	r4,204(sp)
80208b04:	e0c7883a 	add	r3,fp,r3
80208b08:	df003b15 	stw	fp,236(sp)
80208b0c:	d8c02e15 	stw	r3,184(sp)
80208b10:	00800044 	movi	r2,1
80208b14:	1100b70e 	bge	r2,r4,80208df4 <___svfprintf_internal_r+0x20c0>
80208b18:	d8c02e17 	ldw	r3,184(sp)
80208b1c:	18c00044 	addi	r3,r3,1
80208b20:	d8c02e15 	stw	r3,184(sp)
80208b24:	1805883a 	mov	r2,r3
80208b28:	1800b016 	blt	r3,zero,80208dec <___svfprintf_internal_r+0x20b8>
80208b2c:	d8003215 	stw	zero,200(sp)
80208b30:	003f1006 	br	80208774 <__reset+0xfa1e8774>
80208b34:	d8802917 	ldw	r2,164(sp)
80208b38:	103ec71e 	bne	r2,zero,80208658 <__reset+0xfa1e8658>
80208b3c:	dc002915 	stw	r16,164(sp)
80208b40:	003ec506 	br	80208658 <__reset+0xfa1e8658>
80208b44:	d9402c17 	ldw	r5,176(sp)
80208b48:	d9801e04 	addi	r6,sp,120
80208b4c:	9809883a 	mov	r4,r19
80208b50:	02102c40 	call	802102c4 <__ssprint_r>
80208b54:	10395c1e 	bne	r2,zero,802070c8 <__reset+0xfa1e70c8>
80208b58:	dc402617 	ldw	r17,152(sp)
80208b5c:	d8c02017 	ldw	r3,128(sp)
80208b60:	d8801f17 	ldw	r2,124(sp)
80208b64:	da000404 	addi	r8,sp,16
80208b68:	003e7706 	br	80208548 <__reset+0xfa1e8548>
80208b6c:	582f883a 	mov	r23,r11
80208b70:	d8002915 	stw	zero,164(sp)
80208b74:	0038c406 	br	80206e88 <__reset+0xfa1e6e88>
80208b78:	d8c02917 	ldw	r3,164(sp)
80208b7c:	d8802104 	addi	r2,sp,132
80208b80:	d8800315 	stw	r2,12(sp)
80208b84:	d9403617 	ldw	r5,216(sp)
80208b88:	d8802504 	addi	r2,sp,148
80208b8c:	d8800215 	stw	r2,8(sp)
80208b90:	d8802604 	addi	r2,sp,152
80208b94:	d8c00015 	stw	r3,0(sp)
80208b98:	9809883a 	mov	r4,r19
80208b9c:	d8800115 	stw	r2,4(sp)
80208ba0:	01c000c4 	movi	r7,3
80208ba4:	a00d883a 	mov	r6,r20
80208ba8:	da003e15 	stw	r8,248(sp)
80208bac:	020b5300 	call	8020b530 <_dtoa_r>
80208bb0:	d9002917 	ldw	r4,164(sp)
80208bb4:	da003e17 	ldw	r8,248(sp)
80208bb8:	1021883a 	mov	r16,r2
80208bbc:	1139883a 	add	fp,r2,r4
80208bc0:	2007883a 	mov	r3,r4
80208bc4:	81000007 	ldb	r4,0(r16)
80208bc8:	00800c04 	movi	r2,48
80208bcc:	20806f26 	beq	r4,r2,80208d8c <___svfprintf_internal_r+0x2058>
80208bd0:	d8c02617 	ldw	r3,152(sp)
80208bd4:	e0f9883a 	add	fp,fp,r3
80208bd8:	003ec206 	br	802086e4 <__reset+0xfa1e86e4>
80208bdc:	00c00b44 	movi	r3,45
80208be0:	2520003c 	xorhi	r20,r4,32768
80208be4:	d8c02a05 	stb	r3,168(sp)
80208be8:	003ea106 	br	80208670 <__reset+0xfa1e8670>
80208bec:	d8c03217 	ldw	r3,200(sp)
80208bf0:	00c0890e 	bge	zero,r3,80208e18 <___svfprintf_internal_r+0x20e4>
80208bf4:	00800044 	movi	r2,1
80208bf8:	d9003317 	ldw	r4,204(sp)
80208bfc:	1105883a 	add	r2,r2,r4
80208c00:	d8802e15 	stw	r2,184(sp)
80208c04:	10005f16 	blt	r2,zero,80208d84 <___svfprintf_internal_r+0x2050>
80208c08:	044019c4 	movi	r17,103
80208c0c:	003ed906 	br	80208774 <__reset+0xfa1e8774>
80208c10:	d9002917 	ldw	r4,164(sp)
80208c14:	20c00044 	addi	r3,r4,1
80208c18:	003e9c06 	br	8020868c <__reset+0xfa1e868c>
80208c1c:	d9002917 	ldw	r4,164(sp)
80208c20:	00c0680e 	bge	zero,r3,80208dc4 <___svfprintf_internal_r+0x2090>
80208c24:	2000461e 	bne	r4,zero,80208d40 <___svfprintf_internal_r+0x200c>
80208c28:	9480004c 	andi	r18,r18,1
80208c2c:	9000441e 	bne	r18,zero,80208d40 <___svfprintf_internal_r+0x200c>
80208c30:	1805883a 	mov	r2,r3
80208c34:	1800a016 	blt	r3,zero,80208eb8 <___svfprintf_internal_r+0x2184>
80208c38:	d8c03217 	ldw	r3,200(sp)
80208c3c:	d8c02e15 	stw	r3,184(sp)
80208c40:	003ecc06 	br	80208774 <__reset+0xfa1e8774>
80208c44:	d9402917 	ldw	r5,164(sp)
80208c48:	d8802104 	addi	r2,sp,132
80208c4c:	d8800315 	stw	r2,12(sp)
80208c50:	d9400015 	stw	r5,0(sp)
80208c54:	d8802504 	addi	r2,sp,148
80208c58:	d9403617 	ldw	r5,216(sp)
80208c5c:	d8800215 	stw	r2,8(sp)
80208c60:	d8802604 	addi	r2,sp,152
80208c64:	d8800115 	stw	r2,4(sp)
80208c68:	01c000c4 	movi	r7,3
80208c6c:	a00d883a 	mov	r6,r20
80208c70:	9809883a 	mov	r4,r19
80208c74:	da003e15 	stw	r8,248(sp)
80208c78:	020b5300 	call	8020b530 <_dtoa_r>
80208c7c:	d8c02917 	ldw	r3,164(sp)
80208c80:	da003e17 	ldw	r8,248(sp)
80208c84:	1021883a 	mov	r16,r2
80208c88:	00801184 	movi	r2,70
80208c8c:	80f9883a 	add	fp,r16,r3
80208c90:	88bfcc26 	beq	r17,r2,80208bc4 <__reset+0xfa1e8bc4>
80208c94:	003e9306 	br	802086e4 <__reset+0xfa1e86e4>
80208c98:	df0022c4 	addi	fp,sp,139
80208c9c:	dc002915 	stw	r16,164(sp)
80208ca0:	9829883a 	mov	r20,r19
80208ca4:	e021883a 	mov	r16,fp
80208ca8:	4027883a 	mov	r19,r8
80208cac:	b009883a 	mov	r4,r22
80208cb0:	01400284 	movi	r5,10
80208cb4:	02141800 	call	80214180 <__modsi3>
80208cb8:	10800c04 	addi	r2,r2,48
80208cbc:	843fffc4 	addi	r16,r16,-1
80208cc0:	b009883a 	mov	r4,r22
80208cc4:	01400284 	movi	r5,10
80208cc8:	80800005 	stb	r2,0(r16)
80208ccc:	02140fc0 	call	802140fc <__divsi3>
80208cd0:	102d883a 	mov	r22,r2
80208cd4:	00800244 	movi	r2,9
80208cd8:	15bff416 	blt	r2,r22,80208cac <__reset+0xfa1e8cac>
80208cdc:	9811883a 	mov	r8,r19
80208ce0:	b0800c04 	addi	r2,r22,48
80208ce4:	a027883a 	mov	r19,r20
80208ce8:	8029883a 	mov	r20,r16
80208cec:	a17fffc4 	addi	r5,r20,-1
80208cf0:	a0bfffc5 	stb	r2,-1(r20)
80208cf4:	dc002917 	ldw	r16,164(sp)
80208cf8:	2f00752e 	bgeu	r5,fp,80208ed0 <___svfprintf_internal_r+0x219c>
80208cfc:	d9c02384 	addi	r7,sp,142
80208d00:	3d0fc83a 	sub	r7,r7,r20
80208d04:	d9002344 	addi	r4,sp,141
80208d08:	e1cf883a 	add	r7,fp,r7
80208d0c:	00000106 	br	80208d14 <___svfprintf_internal_r+0x1fe0>
80208d10:	28800003 	ldbu	r2,0(r5)
80208d14:	20800005 	stb	r2,0(r4)
80208d18:	21000044 	addi	r4,r4,1
80208d1c:	29400044 	addi	r5,r5,1
80208d20:	21fffb1e 	bne	r4,r7,80208d10 <__reset+0xfa1e8d10>
80208d24:	d8802304 	addi	r2,sp,140
80208d28:	1505c83a 	sub	r2,r2,r20
80208d2c:	d8c02344 	addi	r3,sp,141
80208d30:	1885883a 	add	r2,r3,r2
80208d34:	003f7006 	br	80208af8 <__reset+0xfa1e8af8>
80208d38:	0005883a 	mov	r2,zero
80208d3c:	003f0b06 	br	8020896c <__reset+0xfa1e896c>
80208d40:	d9002917 	ldw	r4,164(sp)
80208d44:	d8c03217 	ldw	r3,200(sp)
80208d48:	20800044 	addi	r2,r4,1
80208d4c:	1885883a 	add	r2,r3,r2
80208d50:	d8802e15 	stw	r2,184(sp)
80208d54:	103e870e 	bge	r2,zero,80208774 <__reset+0xfa1e8774>
80208d58:	0005883a 	mov	r2,zero
80208d5c:	003e8506 	br	80208774 <__reset+0xfa1e8774>
80208d60:	012008b4 	movhi	r4,32802
80208d64:	2135f284 	addi	r4,r4,-10294
80208d68:	d9002b15 	stw	r4,172(sp)
80208d6c:	003cc506 	br	80208084 <__reset+0xfa1e8084>
80208d70:	d8c03217 	ldw	r3,200(sp)
80208d74:	18c00044 	addi	r3,r3,1
80208d78:	d8c02e15 	stw	r3,184(sp)
80208d7c:	1805883a 	mov	r2,r3
80208d80:	183fa10e 	bge	r3,zero,80208c08 <__reset+0xfa1e8c08>
80208d84:	0005883a 	mov	r2,zero
80208d88:	003f9f06 	br	80208c08 <__reset+0xfa1e8c08>
80208d8c:	d9003617 	ldw	r4,216(sp)
80208d90:	000d883a 	mov	r6,zero
80208d94:	000f883a 	mov	r7,zero
80208d98:	a00b883a 	mov	r5,r20
80208d9c:	d8c03d15 	stw	r3,244(sp)
80208da0:	da003e15 	stw	r8,248(sp)
80208da4:	02154440 	call	80215444 <__eqdf2>
80208da8:	d8c03d17 	ldw	r3,244(sp)
80208dac:	da003e17 	ldw	r8,248(sp)
80208db0:	103f8726 	beq	r2,zero,80208bd0 <__reset+0xfa1e8bd0>
80208db4:	00800044 	movi	r2,1
80208db8:	10c7c83a 	sub	r3,r2,r3
80208dbc:	d8c02615 	stw	r3,152(sp)
80208dc0:	003f8406 	br	80208bd4 <__reset+0xfa1e8bd4>
80208dc4:	20000e1e 	bne	r4,zero,80208e00 <___svfprintf_internal_r+0x20cc>
80208dc8:	9480004c 	andi	r18,r18,1
80208dcc:	90000c1e 	bne	r18,zero,80208e00 <___svfprintf_internal_r+0x20cc>
80208dd0:	00800044 	movi	r2,1
80208dd4:	d8802e15 	stw	r2,184(sp)
80208dd8:	003e6606 	br	80208774 <__reset+0xfa1e8774>
80208ddc:	00800b44 	movi	r2,45
80208de0:	05adc83a 	sub	r22,zero,r22
80208de4:	d8802305 	stb	r2,140(sp)
80208de8:	003f3b06 	br	80208ad8 <__reset+0xfa1e8ad8>
80208dec:	0005883a 	mov	r2,zero
80208df0:	003f4e06 	br	80208b2c <__reset+0xfa1e8b2c>
80208df4:	90a4703a 	and	r18,r18,r2
80208df8:	903f4a26 	beq	r18,zero,80208b24 <__reset+0xfa1e8b24>
80208dfc:	003f4606 	br	80208b18 <__reset+0xfa1e8b18>
80208e00:	d8c02917 	ldw	r3,164(sp)
80208e04:	18c00084 	addi	r3,r3,2
80208e08:	d8c02e15 	stw	r3,184(sp)
80208e0c:	1805883a 	mov	r2,r3
80208e10:	183e580e 	bge	r3,zero,80208774 <__reset+0xfa1e8774>
80208e14:	003fd006 	br	80208d58 <__reset+0xfa1e8d58>
80208e18:	00800084 	movi	r2,2
80208e1c:	10c5c83a 	sub	r2,r2,r3
80208e20:	003f7506 	br	80208bf8 <__reset+0xfa1e8bf8>
80208e24:	d8802d17 	ldw	r2,180(sp)
80208e28:	d9002d17 	ldw	r4,180(sp)
80208e2c:	bc400043 	ldbu	r17,1(r23)
80208e30:	10800017 	ldw	r2,0(r2)
80208e34:	582f883a 	mov	r23,r11
80208e38:	d8802915 	stw	r2,164(sp)
80208e3c:	20800104 	addi	r2,r4,4
80208e40:	d9002917 	ldw	r4,164(sp)
80208e44:	d8802d15 	stw	r2,180(sp)
80208e48:	203df00e 	bge	r4,zero,8020860c <__reset+0xfa1e860c>
80208e4c:	8c403fcc 	andi	r17,r17,255
80208e50:	00bfffc4 	movi	r2,-1
80208e54:	8c40201c 	xori	r17,r17,128
80208e58:	d8802915 	stw	r2,164(sp)
80208e5c:	8c7fe004 	addi	r17,r17,-128
80208e60:	00380806 	br	80206e84 <__reset+0xfa1e6e84>
80208e64:	9080004c 	andi	r2,r18,1
80208e68:	0039883a 	mov	fp,zero
80208e6c:	10000726 	beq	r2,zero,80208e8c <___svfprintf_internal_r+0x2158>
80208e70:	d8c02817 	ldw	r3,160(sp)
80208e74:	dc001dc4 	addi	r16,sp,119
80208e78:	00800c04 	movi	r2,48
80208e7c:	1c07c83a 	sub	r3,r3,r16
80208e80:	d8801dc5 	stb	r2,119(sp)
80208e84:	d8c02e15 	stw	r3,184(sp)
80208e88:	00395206 	br	802073d4 <__reset+0xfa1e73d4>
80208e8c:	d8002e15 	stw	zero,184(sp)
80208e90:	dc001e04 	addi	r16,sp,120
80208e94:	00394f06 	br	802073d4 <__reset+0xfa1e73d4>
80208e98:	0005883a 	mov	r2,zero
80208e9c:	003e3206 	br	80208768 <__reset+0xfa1e8768>
80208ea0:	dd802617 	ldw	r22,152(sp)
80208ea4:	003f0606 	br	80208ac0 <__reset+0xfa1e8ac0>
80208ea8:	d9c02785 	stb	r7,158(sp)
80208eac:	003a5106 	br	802077f4 <__reset+0xfa1e77f4>
80208eb0:	d9c02785 	stb	r7,158(sp)
80208eb4:	003a3706 	br	80207794 <__reset+0xfa1e7794>
80208eb8:	0005883a 	mov	r2,zero
80208ebc:	003f5e06 	br	80208c38 <__reset+0xfa1e8c38>
80208ec0:	d9c02785 	stb	r7,158(sp)
80208ec4:	00391706 	br	80207324 <__reset+0xfa1e7324>
80208ec8:	d9c02785 	stb	r7,158(sp)
80208ecc:	0038e606 	br	80207268 <__reset+0xfa1e7268>
80208ed0:	d8802344 	addi	r2,sp,141
80208ed4:	003f0806 	br	80208af8 <__reset+0xfa1e8af8>
80208ed8:	d9c02785 	stb	r7,158(sp)
80208edc:	0038b706 	br	802071bc <__reset+0xfa1e71bc>
80208ee0:	d9c02785 	stb	r7,158(sp)
80208ee4:	003adc06 	br	80207a58 <__reset+0xfa1e7a58>
80208ee8:	d9403917 	ldw	r5,228(sp)
80208eec:	00800304 	movi	r2,12
80208ef0:	28800015 	stw	r2,0(r5)
80208ef4:	00bfffc4 	movi	r2,-1
80208ef8:	00387806 	br	802070dc <__reset+0xfa1e70dc>
80208efc:	d9c02785 	stb	r7,158(sp)
80208f00:	003abf06 	br	80207a00 <__reset+0xfa1e7a00>
80208f04:	d9c02785 	stb	r7,158(sp)
80208f08:	003a9b06 	br	80207978 <__reset+0xfa1e7978>

80208f0c <___vfprintf_internal_r>:
80208f0c:	deffb804 	addi	sp,sp,-288
80208f10:	dfc04715 	stw	ra,284(sp)
80208f14:	ddc04515 	stw	r23,276(sp)
80208f18:	dd404315 	stw	r21,268(sp)
80208f1c:	d9002c15 	stw	r4,176(sp)
80208f20:	282f883a 	mov	r23,r5
80208f24:	302b883a 	mov	r21,r6
80208f28:	d9c02d15 	stw	r7,180(sp)
80208f2c:	df004615 	stw	fp,280(sp)
80208f30:	dd804415 	stw	r22,272(sp)
80208f34:	dd004215 	stw	r20,264(sp)
80208f38:	dcc04115 	stw	r19,260(sp)
80208f3c:	dc804015 	stw	r18,256(sp)
80208f40:	dc403f15 	stw	r17,252(sp)
80208f44:	dc003e15 	stw	r16,248(sp)
80208f48:	020dd240 	call	8020dd24 <_localeconv_r>
80208f4c:	10800017 	ldw	r2,0(r2)
80208f50:	1009883a 	mov	r4,r2
80208f54:	d8803415 	stw	r2,208(sp)
80208f58:	0206c9c0 	call	80206c9c <strlen>
80208f5c:	d8803715 	stw	r2,220(sp)
80208f60:	d8802c17 	ldw	r2,176(sp)
80208f64:	10000226 	beq	r2,zero,80208f70 <___vfprintf_internal_r+0x64>
80208f68:	10800e17 	ldw	r2,56(r2)
80208f6c:	1000f926 	beq	r2,zero,80209354 <___vfprintf_internal_r+0x448>
80208f70:	b880030b 	ldhu	r2,12(r23)
80208f74:	10c8000c 	andi	r3,r2,8192
80208f78:	1800061e 	bne	r3,zero,80208f94 <___vfprintf_internal_r+0x88>
80208f7c:	b9001917 	ldw	r4,100(r23)
80208f80:	00f7ffc4 	movi	r3,-8193
80208f84:	10880014 	ori	r2,r2,8192
80208f88:	20c6703a 	and	r3,r4,r3
80208f8c:	b880030d 	sth	r2,12(r23)
80208f90:	b8c01915 	stw	r3,100(r23)
80208f94:	10c0020c 	andi	r3,r2,8
80208f98:	1800c126 	beq	r3,zero,802092a0 <___vfprintf_internal_r+0x394>
80208f9c:	b8c00417 	ldw	r3,16(r23)
80208fa0:	1800bf26 	beq	r3,zero,802092a0 <___vfprintf_internal_r+0x394>
80208fa4:	1080068c 	andi	r2,r2,26
80208fa8:	00c00284 	movi	r3,10
80208fac:	10c0c426 	beq	r2,r3,802092c0 <___vfprintf_internal_r+0x3b4>
80208fb0:	d8c00404 	addi	r3,sp,16
80208fb4:	052008b4 	movhi	r20,32802
80208fb8:	d9001e04 	addi	r4,sp,120
80208fbc:	a535fa84 	addi	r20,r20,-10262
80208fc0:	d8c01e15 	stw	r3,120(sp)
80208fc4:	d8002015 	stw	zero,128(sp)
80208fc8:	d8001f15 	stw	zero,124(sp)
80208fcc:	d8003315 	stw	zero,204(sp)
80208fd0:	d8003615 	stw	zero,216(sp)
80208fd4:	d8003815 	stw	zero,224(sp)
80208fd8:	1811883a 	mov	r8,r3
80208fdc:	d8003915 	stw	zero,228(sp)
80208fe0:	d8003a15 	stw	zero,232(sp)
80208fe4:	d8002f15 	stw	zero,188(sp)
80208fe8:	d9002815 	stw	r4,160(sp)
80208fec:	a8800007 	ldb	r2,0(r21)
80208ff0:	10027b26 	beq	r2,zero,802099e0 <___vfprintf_internal_r+0xad4>
80208ff4:	00c00944 	movi	r3,37
80208ff8:	a821883a 	mov	r16,r21
80208ffc:	10c0021e 	bne	r2,r3,80209008 <___vfprintf_internal_r+0xfc>
80209000:	00001406 	br	80209054 <___vfprintf_internal_r+0x148>
80209004:	10c00326 	beq	r2,r3,80209014 <___vfprintf_internal_r+0x108>
80209008:	84000044 	addi	r16,r16,1
8020900c:	80800007 	ldb	r2,0(r16)
80209010:	103ffc1e 	bne	r2,zero,80209004 <__reset+0xfa1e9004>
80209014:	8563c83a 	sub	r17,r16,r21
80209018:	88000e26 	beq	r17,zero,80209054 <___vfprintf_internal_r+0x148>
8020901c:	d8c02017 	ldw	r3,128(sp)
80209020:	d8801f17 	ldw	r2,124(sp)
80209024:	45400015 	stw	r21,0(r8)
80209028:	1c47883a 	add	r3,r3,r17
8020902c:	10800044 	addi	r2,r2,1
80209030:	d8c02015 	stw	r3,128(sp)
80209034:	44400115 	stw	r17,4(r8)
80209038:	d8801f15 	stw	r2,124(sp)
8020903c:	00c001c4 	movi	r3,7
80209040:	1880a716 	blt	r3,r2,802092e0 <___vfprintf_internal_r+0x3d4>
80209044:	42000204 	addi	r8,r8,8
80209048:	d9402f17 	ldw	r5,188(sp)
8020904c:	2c4b883a 	add	r5,r5,r17
80209050:	d9402f15 	stw	r5,188(sp)
80209054:	80800007 	ldb	r2,0(r16)
80209058:	1000a826 	beq	r2,zero,802092fc <___vfprintf_internal_r+0x3f0>
8020905c:	84400047 	ldb	r17,1(r16)
80209060:	00bfffc4 	movi	r2,-1
80209064:	85400044 	addi	r21,r16,1
80209068:	d8002785 	stb	zero,158(sp)
8020906c:	0007883a 	mov	r3,zero
80209070:	000f883a 	mov	r7,zero
80209074:	d8802915 	stw	r2,164(sp)
80209078:	d8003115 	stw	zero,196(sp)
8020907c:	0025883a 	mov	r18,zero
80209080:	01401604 	movi	r5,88
80209084:	01800244 	movi	r6,9
80209088:	02800a84 	movi	r10,42
8020908c:	02401b04 	movi	r9,108
80209090:	ad400044 	addi	r21,r21,1
80209094:	88bff804 	addi	r2,r17,-32
80209098:	28830436 	bltu	r5,r2,80209cac <___vfprintf_internal_r+0xda0>
8020909c:	100490ba 	slli	r2,r2,2
802090a0:	01200874 	movhi	r4,32801
802090a4:	21242d04 	addi	r4,r4,-28492
802090a8:	1105883a 	add	r2,r2,r4
802090ac:	10800017 	ldw	r2,0(r2)
802090b0:	1000683a 	jmp	r2
802090b4:	80209bcc 	andi	zero,r16,33391
802090b8:	80209cac 	andhi	zero,r16,33394
802090bc:	80209cac 	andhi	zero,r16,33394
802090c0:	80209bec 	andhi	zero,r16,33391
802090c4:	80209cac 	andhi	zero,r16,33394
802090c8:	80209cac 	andhi	zero,r16,33394
802090cc:	80209cac 	andhi	zero,r16,33394
802090d0:	80209cac 	andhi	zero,r16,33394
802090d4:	80209cac 	andhi	zero,r16,33394
802090d8:	80209cac 	andhi	zero,r16,33394
802090dc:	80209360 	cmpeqi	zero,r16,-32179
802090e0:	80209b08 	cmpgei	zero,r16,-32148
802090e4:	80209cac 	andhi	zero,r16,33394
802090e8:	80209228 	cmpgeui	zero,r16,33352
802090ec:	80209388 	cmpgei	zero,r16,-32178
802090f0:	80209cac 	andhi	zero,r16,33394
802090f4:	802093c8 	cmpgei	zero,r16,-32177
802090f8:	802093d4 	ori	zero,r16,33359
802090fc:	802093d4 	ori	zero,r16,33359
80209100:	802093d4 	ori	zero,r16,33359
80209104:	802093d4 	ori	zero,r16,33359
80209108:	802093d4 	ori	zero,r16,33359
8020910c:	802093d4 	ori	zero,r16,33359
80209110:	802093d4 	ori	zero,r16,33359
80209114:	802093d4 	ori	zero,r16,33359
80209118:	802093d4 	ori	zero,r16,33359
8020911c:	80209cac 	andhi	zero,r16,33394
80209120:	80209cac 	andhi	zero,r16,33394
80209124:	80209cac 	andhi	zero,r16,33394
80209128:	80209cac 	andhi	zero,r16,33394
8020912c:	80209cac 	andhi	zero,r16,33394
80209130:	80209cac 	andhi	zero,r16,33394
80209134:	80209cac 	andhi	zero,r16,33394
80209138:	80209cac 	andhi	zero,r16,33394
8020913c:	80209cac 	andhi	zero,r16,33394
80209140:	80209cac 	andhi	zero,r16,33394
80209144:	80209408 	cmpgei	zero,r16,-32176
80209148:	802094c4 	addi	zero,r16,-32173
8020914c:	80209cac 	andhi	zero,r16,33394
80209150:	802094c4 	addi	zero,r16,-32173
80209154:	80209cac 	andhi	zero,r16,33394
80209158:	80209cac 	andhi	zero,r16,33394
8020915c:	80209cac 	andhi	zero,r16,33394
80209160:	80209cac 	andhi	zero,r16,33394
80209164:	80209564 	muli	zero,r16,-32171
80209168:	80209cac 	andhi	zero,r16,33394
8020916c:	80209cac 	andhi	zero,r16,33394
80209170:	80209570 	cmpltui	zero,r16,33365
80209174:	80209cac 	andhi	zero,r16,33394
80209178:	80209cac 	andhi	zero,r16,33394
8020917c:	80209cac 	andhi	zero,r16,33394
80209180:	80209cac 	andhi	zero,r16,33394
80209184:	80209cac 	andhi	zero,r16,33394
80209188:	802099e8 	cmpgeui	zero,r16,33383
8020918c:	80209cac 	andhi	zero,r16,33394
80209190:	80209cac 	andhi	zero,r16,33394
80209194:	80209a48 	cmpgei	zero,r16,-32151
80209198:	80209cac 	andhi	zero,r16,33394
8020919c:	80209cac 	andhi	zero,r16,33394
802091a0:	80209cac 	andhi	zero,r16,33394
802091a4:	80209cac 	andhi	zero,r16,33394
802091a8:	80209cac 	andhi	zero,r16,33394
802091ac:	80209cac 	andhi	zero,r16,33394
802091b0:	80209cac 	andhi	zero,r16,33394
802091b4:	80209cac 	andhi	zero,r16,33394
802091b8:	80209cac 	andhi	zero,r16,33394
802091bc:	80209cac 	andhi	zero,r16,33394
802091c0:	80209c58 	cmpnei	zero,r16,-32143
802091c4:	80209bf8 	rdprs	zero,r16,-32145
802091c8:	802094c4 	addi	zero,r16,-32173
802091cc:	802094c4 	addi	zero,r16,-32173
802091d0:	802094c4 	addi	zero,r16,-32173
802091d4:	80209c08 	cmpgei	zero,r16,-32144
802091d8:	80209bf8 	rdprs	zero,r16,-32145
802091dc:	80209cac 	andhi	zero,r16,33394
802091e0:	80209cac 	andhi	zero,r16,33394
802091e4:	80209c14 	ori	zero,r16,33392
802091e8:	80209cac 	andhi	zero,r16,33394
802091ec:	80209c24 	muli	zero,r16,-32144
802091f0:	80209af8 	rdprs	zero,r16,-32149
802091f4:	80209234 	orhi	zero,r16,33352
802091f8:	80209b18 	cmpnei	zero,r16,-32148
802091fc:	80209cac 	andhi	zero,r16,33394
80209200:	80209b24 	muli	zero,r16,-32148
80209204:	80209cac 	andhi	zero,r16,33394
80209208:	80209b80 	call	880209b8 <__reset+0x20009b8>
8020920c:	80209cac 	andhi	zero,r16,33394
80209210:	80209cac 	andhi	zero,r16,33394
80209214:	80209b90 	cmplti	zero,r16,-32146
80209218:	d9003117 	ldw	r4,196(sp)
8020921c:	d8802d15 	stw	r2,180(sp)
80209220:	0109c83a 	sub	r4,zero,r4
80209224:	d9003115 	stw	r4,196(sp)
80209228:	94800114 	ori	r18,r18,4
8020922c:	ac400007 	ldb	r17,0(r21)
80209230:	003f9706 	br	80209090 <__reset+0xfa1e9090>
80209234:	00800c04 	movi	r2,48
80209238:	d9002d17 	ldw	r4,180(sp)
8020923c:	d9402917 	ldw	r5,164(sp)
80209240:	d8802705 	stb	r2,156(sp)
80209244:	00801e04 	movi	r2,120
80209248:	d8802745 	stb	r2,157(sp)
8020924c:	d8002785 	stb	zero,158(sp)
80209250:	20c00104 	addi	r3,r4,4
80209254:	24c00017 	ldw	r19,0(r4)
80209258:	002d883a 	mov	r22,zero
8020925c:	90800094 	ori	r2,r18,2
80209260:	28029a16 	blt	r5,zero,80209ccc <___vfprintf_internal_r+0xdc0>
80209264:	00bfdfc4 	movi	r2,-129
80209268:	90a4703a 	and	r18,r18,r2
8020926c:	d8c02d15 	stw	r3,180(sp)
80209270:	94800094 	ori	r18,r18,2
80209274:	9802871e 	bne	r19,zero,80209c94 <___vfprintf_internal_r+0xd88>
80209278:	00a008b4 	movhi	r2,32802
8020927c:	10b5eb04 	addi	r2,r2,-10324
80209280:	d8803915 	stw	r2,228(sp)
80209284:	04401e04 	movi	r17,120
80209288:	d8802917 	ldw	r2,164(sp)
8020928c:	0039883a 	mov	fp,zero
80209290:	1001e926 	beq	r2,zero,80209a38 <___vfprintf_internal_r+0xb2c>
80209294:	0027883a 	mov	r19,zero
80209298:	002d883a 	mov	r22,zero
8020929c:	00020506 	br	80209ab4 <___vfprintf_internal_r+0xba8>
802092a0:	d9002c17 	ldw	r4,176(sp)
802092a4:	b80b883a 	mov	r5,r23
802092a8:	020b1dc0 	call	8020b1dc <__swsetup_r>
802092ac:	1005ac1e 	bne	r2,zero,8020a960 <___vfprintf_internal_r+0x1a54>
802092b0:	b880030b 	ldhu	r2,12(r23)
802092b4:	00c00284 	movi	r3,10
802092b8:	1080068c 	andi	r2,r2,26
802092bc:	10ff3c1e 	bne	r2,r3,80208fb0 <__reset+0xfa1e8fb0>
802092c0:	b880038f 	ldh	r2,14(r23)
802092c4:	103f3a16 	blt	r2,zero,80208fb0 <__reset+0xfa1e8fb0>
802092c8:	d9c02d17 	ldw	r7,180(sp)
802092cc:	d9002c17 	ldw	r4,176(sp)
802092d0:	a80d883a 	mov	r6,r21
802092d4:	b80b883a 	mov	r5,r23
802092d8:	020b1200 	call	8020b120 <__sbprintf>
802092dc:	00001106 	br	80209324 <___vfprintf_internal_r+0x418>
802092e0:	d9002c17 	ldw	r4,176(sp)
802092e4:	d9801e04 	addi	r6,sp,120
802092e8:	b80b883a 	mov	r5,r23
802092ec:	02117cc0 	call	802117cc <__sprint_r>
802092f0:	1000081e 	bne	r2,zero,80209314 <___vfprintf_internal_r+0x408>
802092f4:	da000404 	addi	r8,sp,16
802092f8:	003f5306 	br	80209048 <__reset+0xfa1e9048>
802092fc:	d8802017 	ldw	r2,128(sp)
80209300:	10000426 	beq	r2,zero,80209314 <___vfprintf_internal_r+0x408>
80209304:	d9002c17 	ldw	r4,176(sp)
80209308:	d9801e04 	addi	r6,sp,120
8020930c:	b80b883a 	mov	r5,r23
80209310:	02117cc0 	call	802117cc <__sprint_r>
80209314:	b880030b 	ldhu	r2,12(r23)
80209318:	1080100c 	andi	r2,r2,64
8020931c:	1005901e 	bne	r2,zero,8020a960 <___vfprintf_internal_r+0x1a54>
80209320:	d8802f17 	ldw	r2,188(sp)
80209324:	dfc04717 	ldw	ra,284(sp)
80209328:	df004617 	ldw	fp,280(sp)
8020932c:	ddc04517 	ldw	r23,276(sp)
80209330:	dd804417 	ldw	r22,272(sp)
80209334:	dd404317 	ldw	r21,268(sp)
80209338:	dd004217 	ldw	r20,264(sp)
8020933c:	dcc04117 	ldw	r19,260(sp)
80209340:	dc804017 	ldw	r18,256(sp)
80209344:	dc403f17 	ldw	r17,252(sp)
80209348:	dc003e17 	ldw	r16,248(sp)
8020934c:	dec04804 	addi	sp,sp,288
80209350:	f800283a 	ret
80209354:	d9002c17 	ldw	r4,176(sp)
80209358:	020d1b00 	call	8020d1b0 <__sinit>
8020935c:	003f0406 	br	80208f70 <__reset+0xfa1e8f70>
80209360:	d8802d17 	ldw	r2,180(sp)
80209364:	d9002d17 	ldw	r4,180(sp)
80209368:	10800017 	ldw	r2,0(r2)
8020936c:	d8803115 	stw	r2,196(sp)
80209370:	20800104 	addi	r2,r4,4
80209374:	d9003117 	ldw	r4,196(sp)
80209378:	203fa716 	blt	r4,zero,80209218 <__reset+0xfa1e9218>
8020937c:	d8802d15 	stw	r2,180(sp)
80209380:	ac400007 	ldb	r17,0(r21)
80209384:	003f4206 	br	80209090 <__reset+0xfa1e9090>
80209388:	ac400007 	ldb	r17,0(r21)
8020938c:	aac00044 	addi	r11,r21,1
80209390:	8a872826 	beq	r17,r10,8020b034 <___vfprintf_internal_r+0x2128>
80209394:	88bff404 	addi	r2,r17,-48
80209398:	0009883a 	mov	r4,zero
8020939c:	30867d36 	bltu	r6,r2,8020ad94 <___vfprintf_internal_r+0x1e88>
802093a0:	5c400007 	ldb	r17,0(r11)
802093a4:	210002a4 	muli	r4,r4,10
802093a8:	5d400044 	addi	r21,r11,1
802093ac:	a817883a 	mov	r11,r21
802093b0:	2089883a 	add	r4,r4,r2
802093b4:	88bff404 	addi	r2,r17,-48
802093b8:	30bff92e 	bgeu	r6,r2,802093a0 <__reset+0xfa1e93a0>
802093bc:	2005c916 	blt	r4,zero,8020aae4 <___vfprintf_internal_r+0x1bd8>
802093c0:	d9002915 	stw	r4,164(sp)
802093c4:	003f3306 	br	80209094 <__reset+0xfa1e9094>
802093c8:	94802014 	ori	r18,r18,128
802093cc:	ac400007 	ldb	r17,0(r21)
802093d0:	003f2f06 	br	80209090 <__reset+0xfa1e9090>
802093d4:	a809883a 	mov	r4,r21
802093d8:	d8003115 	stw	zero,196(sp)
802093dc:	88bff404 	addi	r2,r17,-48
802093e0:	0017883a 	mov	r11,zero
802093e4:	24400007 	ldb	r17,0(r4)
802093e8:	5ac002a4 	muli	r11,r11,10
802093ec:	ad400044 	addi	r21,r21,1
802093f0:	a809883a 	mov	r4,r21
802093f4:	12d7883a 	add	r11,r2,r11
802093f8:	88bff404 	addi	r2,r17,-48
802093fc:	30bff92e 	bgeu	r6,r2,802093e4 <__reset+0xfa1e93e4>
80209400:	dac03115 	stw	r11,196(sp)
80209404:	003f2306 	br	80209094 <__reset+0xfa1e9094>
80209408:	18c03fcc 	andi	r3,r3,255
8020940c:	18072b1e 	bne	r3,zero,8020b0bc <___vfprintf_internal_r+0x21b0>
80209410:	94800414 	ori	r18,r18,16
80209414:	9080080c 	andi	r2,r18,32
80209418:	10037b26 	beq	r2,zero,8020a208 <___vfprintf_internal_r+0x12fc>
8020941c:	d9402d17 	ldw	r5,180(sp)
80209420:	28800117 	ldw	r2,4(r5)
80209424:	2cc00017 	ldw	r19,0(r5)
80209428:	29400204 	addi	r5,r5,8
8020942c:	d9402d15 	stw	r5,180(sp)
80209430:	102d883a 	mov	r22,r2
80209434:	10044b16 	blt	r2,zero,8020a564 <___vfprintf_internal_r+0x1658>
80209438:	d9402917 	ldw	r5,164(sp)
8020943c:	df002783 	ldbu	fp,158(sp)
80209440:	2803bc16 	blt	r5,zero,8020a334 <___vfprintf_internal_r+0x1428>
80209444:	00ffdfc4 	movi	r3,-129
80209448:	9d84b03a 	or	r2,r19,r22
8020944c:	90e4703a 	and	r18,r18,r3
80209450:	10017726 	beq	r2,zero,80209a30 <___vfprintf_internal_r+0xb24>
80209454:	b0038326 	beq	r22,zero,8020a264 <___vfprintf_internal_r+0x1358>
80209458:	dc402a15 	stw	r17,168(sp)
8020945c:	dc001e04 	addi	r16,sp,120
80209460:	b023883a 	mov	r17,r22
80209464:	402d883a 	mov	r22,r8
80209468:	9809883a 	mov	r4,r19
8020946c:	880b883a 	mov	r5,r17
80209470:	01800284 	movi	r6,10
80209474:	000f883a 	mov	r7,zero
80209478:	0213bc40 	call	80213bc4 <__umoddi3>
8020947c:	10800c04 	addi	r2,r2,48
80209480:	843fffc4 	addi	r16,r16,-1
80209484:	9809883a 	mov	r4,r19
80209488:	880b883a 	mov	r5,r17
8020948c:	80800005 	stb	r2,0(r16)
80209490:	01800284 	movi	r6,10
80209494:	000f883a 	mov	r7,zero
80209498:	021364c0 	call	8021364c <__udivdi3>
8020949c:	1027883a 	mov	r19,r2
802094a0:	10c4b03a 	or	r2,r2,r3
802094a4:	1823883a 	mov	r17,r3
802094a8:	103fef1e 	bne	r2,zero,80209468 <__reset+0xfa1e9468>
802094ac:	d8c02817 	ldw	r3,160(sp)
802094b0:	dc402a17 	ldw	r17,168(sp)
802094b4:	b011883a 	mov	r8,r22
802094b8:	1c07c83a 	sub	r3,r3,r16
802094bc:	d8c02e15 	stw	r3,184(sp)
802094c0:	00005906 	br	80209628 <___vfprintf_internal_r+0x71c>
802094c4:	18c03fcc 	andi	r3,r3,255
802094c8:	1806fa1e 	bne	r3,zero,8020b0b4 <___vfprintf_internal_r+0x21a8>
802094cc:	9080020c 	andi	r2,r18,8
802094d0:	10048a26 	beq	r2,zero,8020a6fc <___vfprintf_internal_r+0x17f0>
802094d4:	d8c02d17 	ldw	r3,180(sp)
802094d8:	d9002d17 	ldw	r4,180(sp)
802094dc:	d9402d17 	ldw	r5,180(sp)
802094e0:	18c00017 	ldw	r3,0(r3)
802094e4:	21000117 	ldw	r4,4(r4)
802094e8:	29400204 	addi	r5,r5,8
802094ec:	d8c03615 	stw	r3,216(sp)
802094f0:	d9003815 	stw	r4,224(sp)
802094f4:	d9402d15 	stw	r5,180(sp)
802094f8:	d9003617 	ldw	r4,216(sp)
802094fc:	d9403817 	ldw	r5,224(sp)
80209500:	da003d15 	stw	r8,244(sp)
80209504:	04000044 	movi	r16,1
80209508:	020ffe40 	call	8020ffe4 <__fpclassifyd>
8020950c:	da003d17 	ldw	r8,244(sp)
80209510:	14041f1e 	bne	r2,r16,8020a590 <___vfprintf_internal_r+0x1684>
80209514:	d9003617 	ldw	r4,216(sp)
80209518:	d9403817 	ldw	r5,224(sp)
8020951c:	000d883a 	mov	r6,zero
80209520:	000f883a 	mov	r7,zero
80209524:	02155a80 	call	802155a8 <__ledf2>
80209528:	da003d17 	ldw	r8,244(sp)
8020952c:	1005be16 	blt	r2,zero,8020ac28 <___vfprintf_internal_r+0x1d1c>
80209530:	df002783 	ldbu	fp,158(sp)
80209534:	008011c4 	movi	r2,71
80209538:	1445330e 	bge	r2,r17,8020aa08 <___vfprintf_internal_r+0x1afc>
8020953c:	042008b4 	movhi	r16,32802
80209540:	8435e304 	addi	r16,r16,-10356
80209544:	00c000c4 	movi	r3,3
80209548:	00bfdfc4 	movi	r2,-129
8020954c:	d8c02a15 	stw	r3,168(sp)
80209550:	90a4703a 	and	r18,r18,r2
80209554:	d8c02e15 	stw	r3,184(sp)
80209558:	d8002915 	stw	zero,164(sp)
8020955c:	d8003215 	stw	zero,200(sp)
80209560:	00003706 	br	80209640 <___vfprintf_internal_r+0x734>
80209564:	94800214 	ori	r18,r18,8
80209568:	ac400007 	ldb	r17,0(r21)
8020956c:	003ec806 	br	80209090 <__reset+0xfa1e9090>
80209570:	18c03fcc 	andi	r3,r3,255
80209574:	1806db1e 	bne	r3,zero,8020b0e4 <___vfprintf_internal_r+0x21d8>
80209578:	94800414 	ori	r18,r18,16
8020957c:	9080080c 	andi	r2,r18,32
80209580:	1002d826 	beq	r2,zero,8020a0e4 <___vfprintf_internal_r+0x11d8>
80209584:	d9402d17 	ldw	r5,180(sp)
80209588:	d8c02917 	ldw	r3,164(sp)
8020958c:	d8002785 	stb	zero,158(sp)
80209590:	28800204 	addi	r2,r5,8
80209594:	2cc00017 	ldw	r19,0(r5)
80209598:	2d800117 	ldw	r22,4(r5)
8020959c:	18048f16 	blt	r3,zero,8020a7dc <___vfprintf_internal_r+0x18d0>
802095a0:	013fdfc4 	movi	r4,-129
802095a4:	9d86b03a 	or	r3,r19,r22
802095a8:	d8802d15 	stw	r2,180(sp)
802095ac:	9124703a 	and	r18,r18,r4
802095b0:	1802d91e 	bne	r3,zero,8020a118 <___vfprintf_internal_r+0x120c>
802095b4:	d8c02917 	ldw	r3,164(sp)
802095b8:	0039883a 	mov	fp,zero
802095bc:	1805c326 	beq	r3,zero,8020accc <___vfprintf_internal_r+0x1dc0>
802095c0:	0027883a 	mov	r19,zero
802095c4:	002d883a 	mov	r22,zero
802095c8:	dc001e04 	addi	r16,sp,120
802095cc:	9806d0fa 	srli	r3,r19,3
802095d0:	b008977a 	slli	r4,r22,29
802095d4:	b02cd0fa 	srli	r22,r22,3
802095d8:	9cc001cc 	andi	r19,r19,7
802095dc:	98800c04 	addi	r2,r19,48
802095e0:	843fffc4 	addi	r16,r16,-1
802095e4:	20e6b03a 	or	r19,r4,r3
802095e8:	80800005 	stb	r2,0(r16)
802095ec:	9d86b03a 	or	r3,r19,r22
802095f0:	183ff61e 	bne	r3,zero,802095cc <__reset+0xfa1e95cc>
802095f4:	90c0004c 	andi	r3,r18,1
802095f8:	18013b26 	beq	r3,zero,80209ae8 <___vfprintf_internal_r+0xbdc>
802095fc:	10803fcc 	andi	r2,r2,255
80209600:	1080201c 	xori	r2,r2,128
80209604:	10bfe004 	addi	r2,r2,-128
80209608:	00c00c04 	movi	r3,48
8020960c:	10c13626 	beq	r2,r3,80209ae8 <___vfprintf_internal_r+0xbdc>
80209610:	80ffffc5 	stb	r3,-1(r16)
80209614:	d8c02817 	ldw	r3,160(sp)
80209618:	80bfffc4 	addi	r2,r16,-1
8020961c:	1021883a 	mov	r16,r2
80209620:	1887c83a 	sub	r3,r3,r2
80209624:	d8c02e15 	stw	r3,184(sp)
80209628:	d8802e17 	ldw	r2,184(sp)
8020962c:	d9002917 	ldw	r4,164(sp)
80209630:	1100010e 	bge	r2,r4,80209638 <___vfprintf_internal_r+0x72c>
80209634:	2005883a 	mov	r2,r4
80209638:	d8802a15 	stw	r2,168(sp)
8020963c:	d8003215 	stw	zero,200(sp)
80209640:	e7003fcc 	andi	fp,fp,255
80209644:	e700201c 	xori	fp,fp,128
80209648:	e73fe004 	addi	fp,fp,-128
8020964c:	e0000326 	beq	fp,zero,8020965c <___vfprintf_internal_r+0x750>
80209650:	d8c02a17 	ldw	r3,168(sp)
80209654:	18c00044 	addi	r3,r3,1
80209658:	d8c02a15 	stw	r3,168(sp)
8020965c:	90c0008c 	andi	r3,r18,2
80209660:	d8c02b15 	stw	r3,172(sp)
80209664:	18000326 	beq	r3,zero,80209674 <___vfprintf_internal_r+0x768>
80209668:	d8c02a17 	ldw	r3,168(sp)
8020966c:	18c00084 	addi	r3,r3,2
80209670:	d8c02a15 	stw	r3,168(sp)
80209674:	90c0210c 	andi	r3,r18,132
80209678:	d8c03015 	stw	r3,192(sp)
8020967c:	1801a31e 	bne	r3,zero,80209d0c <___vfprintf_internal_r+0xe00>
80209680:	d9003117 	ldw	r4,196(sp)
80209684:	d8c02a17 	ldw	r3,168(sp)
80209688:	20e7c83a 	sub	r19,r4,r3
8020968c:	04c19f0e 	bge	zero,r19,80209d0c <___vfprintf_internal_r+0xe00>
80209690:	02400404 	movi	r9,16
80209694:	d8c02017 	ldw	r3,128(sp)
80209698:	d8801f17 	ldw	r2,124(sp)
8020969c:	4cc50d0e 	bge	r9,r19,8020aad4 <___vfprintf_internal_r+0x1bc8>
802096a0:	016008b4 	movhi	r5,32802
802096a4:	2975fe84 	addi	r5,r5,-10246
802096a8:	dc403b15 	stw	r17,236(sp)
802096ac:	d9403515 	stw	r5,212(sp)
802096b0:	9823883a 	mov	r17,r19
802096b4:	482d883a 	mov	r22,r9
802096b8:	9027883a 	mov	r19,r18
802096bc:	070001c4 	movi	fp,7
802096c0:	8025883a 	mov	r18,r16
802096c4:	dc002c17 	ldw	r16,176(sp)
802096c8:	00000306 	br	802096d8 <___vfprintf_internal_r+0x7cc>
802096cc:	8c7ffc04 	addi	r17,r17,-16
802096d0:	42000204 	addi	r8,r8,8
802096d4:	b440130e 	bge	r22,r17,80209724 <___vfprintf_internal_r+0x818>
802096d8:	012008b4 	movhi	r4,32802
802096dc:	18c00404 	addi	r3,r3,16
802096e0:	10800044 	addi	r2,r2,1
802096e4:	2135fe84 	addi	r4,r4,-10246
802096e8:	41000015 	stw	r4,0(r8)
802096ec:	45800115 	stw	r22,4(r8)
802096f0:	d8c02015 	stw	r3,128(sp)
802096f4:	d8801f15 	stw	r2,124(sp)
802096f8:	e0bff40e 	bge	fp,r2,802096cc <__reset+0xfa1e96cc>
802096fc:	d9801e04 	addi	r6,sp,120
80209700:	b80b883a 	mov	r5,r23
80209704:	8009883a 	mov	r4,r16
80209708:	02117cc0 	call	802117cc <__sprint_r>
8020970c:	103f011e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
80209710:	8c7ffc04 	addi	r17,r17,-16
80209714:	d8c02017 	ldw	r3,128(sp)
80209718:	d8801f17 	ldw	r2,124(sp)
8020971c:	da000404 	addi	r8,sp,16
80209720:	b47fed16 	blt	r22,r17,802096d8 <__reset+0xfa1e96d8>
80209724:	9021883a 	mov	r16,r18
80209728:	9825883a 	mov	r18,r19
8020972c:	8827883a 	mov	r19,r17
80209730:	dc403b17 	ldw	r17,236(sp)
80209734:	d9403517 	ldw	r5,212(sp)
80209738:	98c7883a 	add	r3,r19,r3
8020973c:	10800044 	addi	r2,r2,1
80209740:	41400015 	stw	r5,0(r8)
80209744:	44c00115 	stw	r19,4(r8)
80209748:	d8c02015 	stw	r3,128(sp)
8020974c:	d8801f15 	stw	r2,124(sp)
80209750:	010001c4 	movi	r4,7
80209754:	2082a316 	blt	r4,r2,8020a1e4 <___vfprintf_internal_r+0x12d8>
80209758:	df002787 	ldb	fp,158(sp)
8020975c:	42000204 	addi	r8,r8,8
80209760:	e0000c26 	beq	fp,zero,80209794 <___vfprintf_internal_r+0x888>
80209764:	d8801f17 	ldw	r2,124(sp)
80209768:	d9002784 	addi	r4,sp,158
8020976c:	18c00044 	addi	r3,r3,1
80209770:	10800044 	addi	r2,r2,1
80209774:	41000015 	stw	r4,0(r8)
80209778:	01000044 	movi	r4,1
8020977c:	41000115 	stw	r4,4(r8)
80209780:	d8c02015 	stw	r3,128(sp)
80209784:	d8801f15 	stw	r2,124(sp)
80209788:	010001c4 	movi	r4,7
8020978c:	20823c16 	blt	r4,r2,8020a080 <___vfprintf_internal_r+0x1174>
80209790:	42000204 	addi	r8,r8,8
80209794:	d8802b17 	ldw	r2,172(sp)
80209798:	10000c26 	beq	r2,zero,802097cc <___vfprintf_internal_r+0x8c0>
8020979c:	d8801f17 	ldw	r2,124(sp)
802097a0:	d9002704 	addi	r4,sp,156
802097a4:	18c00084 	addi	r3,r3,2
802097a8:	10800044 	addi	r2,r2,1
802097ac:	41000015 	stw	r4,0(r8)
802097b0:	01000084 	movi	r4,2
802097b4:	41000115 	stw	r4,4(r8)
802097b8:	d8c02015 	stw	r3,128(sp)
802097bc:	d8801f15 	stw	r2,124(sp)
802097c0:	010001c4 	movi	r4,7
802097c4:	20823616 	blt	r4,r2,8020a0a0 <___vfprintf_internal_r+0x1194>
802097c8:	42000204 	addi	r8,r8,8
802097cc:	d9003017 	ldw	r4,192(sp)
802097d0:	00802004 	movi	r2,128
802097d4:	20819926 	beq	r4,r2,80209e3c <___vfprintf_internal_r+0xf30>
802097d8:	d9402917 	ldw	r5,164(sp)
802097dc:	d8802e17 	ldw	r2,184(sp)
802097e0:	28adc83a 	sub	r22,r5,r2
802097e4:	0580310e 	bge	zero,r22,802098ac <___vfprintf_internal_r+0x9a0>
802097e8:	07000404 	movi	fp,16
802097ec:	d8801f17 	ldw	r2,124(sp)
802097f0:	e584140e 	bge	fp,r22,8020a844 <___vfprintf_internal_r+0x1938>
802097f4:	016008b4 	movhi	r5,32802
802097f8:	2975fa84 	addi	r5,r5,-10262
802097fc:	dc402915 	stw	r17,164(sp)
80209800:	d9402b15 	stw	r5,172(sp)
80209804:	b023883a 	mov	r17,r22
80209808:	04c001c4 	movi	r19,7
8020980c:	a82d883a 	mov	r22,r21
80209810:	902b883a 	mov	r21,r18
80209814:	8025883a 	mov	r18,r16
80209818:	dc002c17 	ldw	r16,176(sp)
8020981c:	00000306 	br	8020982c <___vfprintf_internal_r+0x920>
80209820:	8c7ffc04 	addi	r17,r17,-16
80209824:	42000204 	addi	r8,r8,8
80209828:	e440110e 	bge	fp,r17,80209870 <___vfprintf_internal_r+0x964>
8020982c:	18c00404 	addi	r3,r3,16
80209830:	10800044 	addi	r2,r2,1
80209834:	45000015 	stw	r20,0(r8)
80209838:	47000115 	stw	fp,4(r8)
8020983c:	d8c02015 	stw	r3,128(sp)
80209840:	d8801f15 	stw	r2,124(sp)
80209844:	98bff60e 	bge	r19,r2,80209820 <__reset+0xfa1e9820>
80209848:	d9801e04 	addi	r6,sp,120
8020984c:	b80b883a 	mov	r5,r23
80209850:	8009883a 	mov	r4,r16
80209854:	02117cc0 	call	802117cc <__sprint_r>
80209858:	103eae1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020985c:	8c7ffc04 	addi	r17,r17,-16
80209860:	d8c02017 	ldw	r3,128(sp)
80209864:	d8801f17 	ldw	r2,124(sp)
80209868:	da000404 	addi	r8,sp,16
8020986c:	e47fef16 	blt	fp,r17,8020982c <__reset+0xfa1e982c>
80209870:	9021883a 	mov	r16,r18
80209874:	a825883a 	mov	r18,r21
80209878:	b02b883a 	mov	r21,r22
8020987c:	882d883a 	mov	r22,r17
80209880:	dc402917 	ldw	r17,164(sp)
80209884:	d9002b17 	ldw	r4,172(sp)
80209888:	1d87883a 	add	r3,r3,r22
8020988c:	10800044 	addi	r2,r2,1
80209890:	41000015 	stw	r4,0(r8)
80209894:	45800115 	stw	r22,4(r8)
80209898:	d8c02015 	stw	r3,128(sp)
8020989c:	d8801f15 	stw	r2,124(sp)
802098a0:	010001c4 	movi	r4,7
802098a4:	2081ee16 	blt	r4,r2,8020a060 <___vfprintf_internal_r+0x1154>
802098a8:	42000204 	addi	r8,r8,8
802098ac:	9080400c 	andi	r2,r18,256
802098b0:	1001181e 	bne	r2,zero,80209d14 <___vfprintf_internal_r+0xe08>
802098b4:	d9402e17 	ldw	r5,184(sp)
802098b8:	d8801f17 	ldw	r2,124(sp)
802098bc:	44000015 	stw	r16,0(r8)
802098c0:	1947883a 	add	r3,r3,r5
802098c4:	10800044 	addi	r2,r2,1
802098c8:	41400115 	stw	r5,4(r8)
802098cc:	d8c02015 	stw	r3,128(sp)
802098d0:	d8801f15 	stw	r2,124(sp)
802098d4:	010001c4 	movi	r4,7
802098d8:	2081d316 	blt	r4,r2,8020a028 <___vfprintf_internal_r+0x111c>
802098dc:	42000204 	addi	r8,r8,8
802098e0:	9480010c 	andi	r18,r18,4
802098e4:	90003226 	beq	r18,zero,802099b0 <___vfprintf_internal_r+0xaa4>
802098e8:	d9403117 	ldw	r5,196(sp)
802098ec:	d8802a17 	ldw	r2,168(sp)
802098f0:	28a1c83a 	sub	r16,r5,r2
802098f4:	04002e0e 	bge	zero,r16,802099b0 <___vfprintf_internal_r+0xaa4>
802098f8:	04400404 	movi	r17,16
802098fc:	d8801f17 	ldw	r2,124(sp)
80209900:	8c04a20e 	bge	r17,r16,8020ab8c <___vfprintf_internal_r+0x1c80>
80209904:	016008b4 	movhi	r5,32802
80209908:	2975fe84 	addi	r5,r5,-10246
8020990c:	d9403515 	stw	r5,212(sp)
80209910:	048001c4 	movi	r18,7
80209914:	dcc02c17 	ldw	r19,176(sp)
80209918:	00000306 	br	80209928 <___vfprintf_internal_r+0xa1c>
8020991c:	843ffc04 	addi	r16,r16,-16
80209920:	42000204 	addi	r8,r8,8
80209924:	8c00130e 	bge	r17,r16,80209974 <___vfprintf_internal_r+0xa68>
80209928:	012008b4 	movhi	r4,32802
8020992c:	18c00404 	addi	r3,r3,16
80209930:	10800044 	addi	r2,r2,1
80209934:	2135fe84 	addi	r4,r4,-10246
80209938:	41000015 	stw	r4,0(r8)
8020993c:	44400115 	stw	r17,4(r8)
80209940:	d8c02015 	stw	r3,128(sp)
80209944:	d8801f15 	stw	r2,124(sp)
80209948:	90bff40e 	bge	r18,r2,8020991c <__reset+0xfa1e991c>
8020994c:	d9801e04 	addi	r6,sp,120
80209950:	b80b883a 	mov	r5,r23
80209954:	9809883a 	mov	r4,r19
80209958:	02117cc0 	call	802117cc <__sprint_r>
8020995c:	103e6d1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
80209960:	843ffc04 	addi	r16,r16,-16
80209964:	d8c02017 	ldw	r3,128(sp)
80209968:	d8801f17 	ldw	r2,124(sp)
8020996c:	da000404 	addi	r8,sp,16
80209970:	8c3fed16 	blt	r17,r16,80209928 <__reset+0xfa1e9928>
80209974:	d9403517 	ldw	r5,212(sp)
80209978:	1c07883a 	add	r3,r3,r16
8020997c:	10800044 	addi	r2,r2,1
80209980:	41400015 	stw	r5,0(r8)
80209984:	44000115 	stw	r16,4(r8)
80209988:	d8c02015 	stw	r3,128(sp)
8020998c:	d8801f15 	stw	r2,124(sp)
80209990:	010001c4 	movi	r4,7
80209994:	2080060e 	bge	r4,r2,802099b0 <___vfprintf_internal_r+0xaa4>
80209998:	d9002c17 	ldw	r4,176(sp)
8020999c:	d9801e04 	addi	r6,sp,120
802099a0:	b80b883a 	mov	r5,r23
802099a4:	02117cc0 	call	802117cc <__sprint_r>
802099a8:	103e5a1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
802099ac:	d8c02017 	ldw	r3,128(sp)
802099b0:	d8803117 	ldw	r2,196(sp)
802099b4:	d9002a17 	ldw	r4,168(sp)
802099b8:	1100010e 	bge	r2,r4,802099c0 <___vfprintf_internal_r+0xab4>
802099bc:	2005883a 	mov	r2,r4
802099c0:	d9402f17 	ldw	r5,188(sp)
802099c4:	288b883a 	add	r5,r5,r2
802099c8:	d9402f15 	stw	r5,188(sp)
802099cc:	18019e1e 	bne	r3,zero,8020a048 <___vfprintf_internal_r+0x113c>
802099d0:	a8800007 	ldb	r2,0(r21)
802099d4:	d8001f15 	stw	zero,124(sp)
802099d8:	da000404 	addi	r8,sp,16
802099dc:	103d851e 	bne	r2,zero,80208ff4 <__reset+0xfa1e8ff4>
802099e0:	a821883a 	mov	r16,r21
802099e4:	003d9b06 	br	80209054 <__reset+0xfa1e9054>
802099e8:	18c03fcc 	andi	r3,r3,255
802099ec:	1805c11e 	bne	r3,zero,8020b0f4 <___vfprintf_internal_r+0x21e8>
802099f0:	94800414 	ori	r18,r18,16
802099f4:	9080080c 	andi	r2,r18,32
802099f8:	10020c26 	beq	r2,zero,8020a22c <___vfprintf_internal_r+0x1320>
802099fc:	d8802d17 	ldw	r2,180(sp)
80209a00:	d9002917 	ldw	r4,164(sp)
80209a04:	d8002785 	stb	zero,158(sp)
80209a08:	10c00204 	addi	r3,r2,8
80209a0c:	14c00017 	ldw	r19,0(r2)
80209a10:	15800117 	ldw	r22,4(r2)
80209a14:	20040f16 	blt	r4,zero,8020aa54 <___vfprintf_internal_r+0x1b48>
80209a18:	013fdfc4 	movi	r4,-129
80209a1c:	9d84b03a 	or	r2,r19,r22
80209a20:	d8c02d15 	stw	r3,180(sp)
80209a24:	9124703a 	and	r18,r18,r4
80209a28:	0039883a 	mov	fp,zero
80209a2c:	103e891e 	bne	r2,zero,80209454 <__reset+0xfa1e9454>
80209a30:	d9002917 	ldw	r4,164(sp)
80209a34:	2002c11e 	bne	r4,zero,8020a53c <___vfprintf_internal_r+0x1630>
80209a38:	d8002915 	stw	zero,164(sp)
80209a3c:	d8002e15 	stw	zero,184(sp)
80209a40:	dc001e04 	addi	r16,sp,120
80209a44:	003ef806 	br	80209628 <__reset+0xfa1e9628>
80209a48:	18c03fcc 	andi	r3,r3,255
80209a4c:	18059d1e 	bne	r3,zero,8020b0c4 <___vfprintf_internal_r+0x21b8>
80209a50:	016008b4 	movhi	r5,32802
80209a54:	2975e604 	addi	r5,r5,-10344
80209a58:	d9403915 	stw	r5,228(sp)
80209a5c:	9080080c 	andi	r2,r18,32
80209a60:	10005226 	beq	r2,zero,80209bac <___vfprintf_internal_r+0xca0>
80209a64:	d8802d17 	ldw	r2,180(sp)
80209a68:	14c00017 	ldw	r19,0(r2)
80209a6c:	15800117 	ldw	r22,4(r2)
80209a70:	10800204 	addi	r2,r2,8
80209a74:	d8802d15 	stw	r2,180(sp)
80209a78:	9080004c 	andi	r2,r18,1
80209a7c:	10019026 	beq	r2,zero,8020a0c0 <___vfprintf_internal_r+0x11b4>
80209a80:	9d84b03a 	or	r2,r19,r22
80209a84:	10036926 	beq	r2,zero,8020a82c <___vfprintf_internal_r+0x1920>
80209a88:	d8c02917 	ldw	r3,164(sp)
80209a8c:	00800c04 	movi	r2,48
80209a90:	d8802705 	stb	r2,156(sp)
80209a94:	dc402745 	stb	r17,157(sp)
80209a98:	d8002785 	stb	zero,158(sp)
80209a9c:	90800094 	ori	r2,r18,2
80209aa0:	18045d16 	blt	r3,zero,8020ac18 <___vfprintf_internal_r+0x1d0c>
80209aa4:	00bfdfc4 	movi	r2,-129
80209aa8:	90a4703a 	and	r18,r18,r2
80209aac:	94800094 	ori	r18,r18,2
80209ab0:	0039883a 	mov	fp,zero
80209ab4:	d9003917 	ldw	r4,228(sp)
80209ab8:	dc001e04 	addi	r16,sp,120
80209abc:	988003cc 	andi	r2,r19,15
80209ac0:	b006973a 	slli	r3,r22,28
80209ac4:	2085883a 	add	r2,r4,r2
80209ac8:	9826d13a 	srli	r19,r19,4
80209acc:	10800003 	ldbu	r2,0(r2)
80209ad0:	b02cd13a 	srli	r22,r22,4
80209ad4:	843fffc4 	addi	r16,r16,-1
80209ad8:	1ce6b03a 	or	r19,r3,r19
80209adc:	80800005 	stb	r2,0(r16)
80209ae0:	9d84b03a 	or	r2,r19,r22
80209ae4:	103ff51e 	bne	r2,zero,80209abc <__reset+0xfa1e9abc>
80209ae8:	d8c02817 	ldw	r3,160(sp)
80209aec:	1c07c83a 	sub	r3,r3,r16
80209af0:	d8c02e15 	stw	r3,184(sp)
80209af4:	003ecc06 	br	80209628 <__reset+0xfa1e9628>
80209af8:	18c03fcc 	andi	r3,r3,255
80209afc:	183e9f26 	beq	r3,zero,8020957c <__reset+0xfa1e957c>
80209b00:	d9c02785 	stb	r7,158(sp)
80209b04:	003e9d06 	br	8020957c <__reset+0xfa1e957c>
80209b08:	00c00044 	movi	r3,1
80209b0c:	01c00ac4 	movi	r7,43
80209b10:	ac400007 	ldb	r17,0(r21)
80209b14:	003d5e06 	br	80209090 <__reset+0xfa1e9090>
80209b18:	94800814 	ori	r18,r18,32
80209b1c:	ac400007 	ldb	r17,0(r21)
80209b20:	003d5b06 	br	80209090 <__reset+0xfa1e9090>
80209b24:	d8c02d17 	ldw	r3,180(sp)
80209b28:	d8002785 	stb	zero,158(sp)
80209b2c:	1c000017 	ldw	r16,0(r3)
80209b30:	1cc00104 	addi	r19,r3,4
80209b34:	80041926 	beq	r16,zero,8020ab9c <___vfprintf_internal_r+0x1c90>
80209b38:	d9002917 	ldw	r4,164(sp)
80209b3c:	2003d016 	blt	r4,zero,8020aa80 <___vfprintf_internal_r+0x1b74>
80209b40:	200d883a 	mov	r6,r4
80209b44:	000b883a 	mov	r5,zero
80209b48:	8009883a 	mov	r4,r16
80209b4c:	da003d15 	stw	r8,244(sp)
80209b50:	020e71c0 	call	8020e71c <memchr>
80209b54:	da003d17 	ldw	r8,244(sp)
80209b58:	10045426 	beq	r2,zero,8020acac <___vfprintf_internal_r+0x1da0>
80209b5c:	1405c83a 	sub	r2,r2,r16
80209b60:	d8802e15 	stw	r2,184(sp)
80209b64:	1003cc16 	blt	r2,zero,8020aa98 <___vfprintf_internal_r+0x1b8c>
80209b68:	df002783 	ldbu	fp,158(sp)
80209b6c:	d8802a15 	stw	r2,168(sp)
80209b70:	dcc02d15 	stw	r19,180(sp)
80209b74:	d8002915 	stw	zero,164(sp)
80209b78:	d8003215 	stw	zero,200(sp)
80209b7c:	003eb006 	br	80209640 <__reset+0xfa1e9640>
80209b80:	18c03fcc 	andi	r3,r3,255
80209b84:	183f9b26 	beq	r3,zero,802099f4 <__reset+0xfa1e99f4>
80209b88:	d9c02785 	stb	r7,158(sp)
80209b8c:	003f9906 	br	802099f4 <__reset+0xfa1e99f4>
80209b90:	18c03fcc 	andi	r3,r3,255
80209b94:	1805551e 	bne	r3,zero,8020b0ec <___vfprintf_internal_r+0x21e0>
80209b98:	016008b4 	movhi	r5,32802
80209b9c:	2975eb04 	addi	r5,r5,-10324
80209ba0:	d9403915 	stw	r5,228(sp)
80209ba4:	9080080c 	andi	r2,r18,32
80209ba8:	103fae1e 	bne	r2,zero,80209a64 <__reset+0xfa1e9a64>
80209bac:	9080040c 	andi	r2,r18,16
80209bb0:	1002de26 	beq	r2,zero,8020a72c <___vfprintf_internal_r+0x1820>
80209bb4:	d8c02d17 	ldw	r3,180(sp)
80209bb8:	002d883a 	mov	r22,zero
80209bbc:	1cc00017 	ldw	r19,0(r3)
80209bc0:	18c00104 	addi	r3,r3,4
80209bc4:	d8c02d15 	stw	r3,180(sp)
80209bc8:	003fab06 	br	80209a78 <__reset+0xfa1e9a78>
80209bcc:	38803fcc 	andi	r2,r7,255
80209bd0:	1080201c 	xori	r2,r2,128
80209bd4:	10bfe004 	addi	r2,r2,-128
80209bd8:	1002d21e 	bne	r2,zero,8020a724 <___vfprintf_internal_r+0x1818>
80209bdc:	00c00044 	movi	r3,1
80209be0:	01c00804 	movi	r7,32
80209be4:	ac400007 	ldb	r17,0(r21)
80209be8:	003d2906 	br	80209090 <__reset+0xfa1e9090>
80209bec:	94800054 	ori	r18,r18,1
80209bf0:	ac400007 	ldb	r17,0(r21)
80209bf4:	003d2606 	br	80209090 <__reset+0xfa1e9090>
80209bf8:	18c03fcc 	andi	r3,r3,255
80209bfc:	183e0526 	beq	r3,zero,80209414 <__reset+0xfa1e9414>
80209c00:	d9c02785 	stb	r7,158(sp)
80209c04:	003e0306 	br	80209414 <__reset+0xfa1e9414>
80209c08:	94801014 	ori	r18,r18,64
80209c0c:	ac400007 	ldb	r17,0(r21)
80209c10:	003d1f06 	br	80209090 <__reset+0xfa1e9090>
80209c14:	ac400007 	ldb	r17,0(r21)
80209c18:	8a438726 	beq	r17,r9,8020aa38 <___vfprintf_internal_r+0x1b2c>
80209c1c:	94800414 	ori	r18,r18,16
80209c20:	003d1b06 	br	80209090 <__reset+0xfa1e9090>
80209c24:	18c03fcc 	andi	r3,r3,255
80209c28:	1805341e 	bne	r3,zero,8020b0fc <___vfprintf_internal_r+0x21f0>
80209c2c:	9080080c 	andi	r2,r18,32
80209c30:	1002cd26 	beq	r2,zero,8020a768 <___vfprintf_internal_r+0x185c>
80209c34:	d9402d17 	ldw	r5,180(sp)
80209c38:	d9002f17 	ldw	r4,188(sp)
80209c3c:	28800017 	ldw	r2,0(r5)
80209c40:	2007d7fa 	srai	r3,r4,31
80209c44:	29400104 	addi	r5,r5,4
80209c48:	d9402d15 	stw	r5,180(sp)
80209c4c:	11000015 	stw	r4,0(r2)
80209c50:	10c00115 	stw	r3,4(r2)
80209c54:	003ce506 	br	80208fec <__reset+0xfa1e8fec>
80209c58:	d8c02d17 	ldw	r3,180(sp)
80209c5c:	d9002d17 	ldw	r4,180(sp)
80209c60:	d8002785 	stb	zero,158(sp)
80209c64:	18800017 	ldw	r2,0(r3)
80209c68:	21000104 	addi	r4,r4,4
80209c6c:	00c00044 	movi	r3,1
80209c70:	d8c02a15 	stw	r3,168(sp)
80209c74:	d8801405 	stb	r2,80(sp)
80209c78:	d9002d15 	stw	r4,180(sp)
80209c7c:	d8c02e15 	stw	r3,184(sp)
80209c80:	d8002915 	stw	zero,164(sp)
80209c84:	d8003215 	stw	zero,200(sp)
80209c88:	dc001404 	addi	r16,sp,80
80209c8c:	0039883a 	mov	fp,zero
80209c90:	003e7206 	br	8020965c <__reset+0xfa1e965c>
80209c94:	012008b4 	movhi	r4,32802
80209c98:	2135eb04 	addi	r4,r4,-10324
80209c9c:	0039883a 	mov	fp,zero
80209ca0:	d9003915 	stw	r4,228(sp)
80209ca4:	04401e04 	movi	r17,120
80209ca8:	003f8206 	br	80209ab4 <__reset+0xfa1e9ab4>
80209cac:	18c03fcc 	andi	r3,r3,255
80209cb0:	1805061e 	bne	r3,zero,8020b0cc <___vfprintf_internal_r+0x21c0>
80209cb4:	883d9126 	beq	r17,zero,802092fc <__reset+0xfa1e92fc>
80209cb8:	00c00044 	movi	r3,1
80209cbc:	d8c02a15 	stw	r3,168(sp)
80209cc0:	dc401405 	stb	r17,80(sp)
80209cc4:	d8002785 	stb	zero,158(sp)
80209cc8:	003fec06 	br	80209c7c <__reset+0xfa1e9c7c>
80209ccc:	016008b4 	movhi	r5,32802
80209cd0:	2975eb04 	addi	r5,r5,-10324
80209cd4:	d9403915 	stw	r5,228(sp)
80209cd8:	d8c02d15 	stw	r3,180(sp)
80209cdc:	1025883a 	mov	r18,r2
80209ce0:	04401e04 	movi	r17,120
80209ce4:	9d84b03a 	or	r2,r19,r22
80209ce8:	1000fc1e 	bne	r2,zero,8020a0dc <___vfprintf_internal_r+0x11d0>
80209cec:	0039883a 	mov	fp,zero
80209cf0:	00800084 	movi	r2,2
80209cf4:	10803fcc 	andi	r2,r2,255
80209cf8:	00c00044 	movi	r3,1
80209cfc:	10c20f26 	beq	r2,r3,8020a53c <___vfprintf_internal_r+0x1630>
80209d00:	00c00084 	movi	r3,2
80209d04:	10fd6326 	beq	r2,r3,80209294 <__reset+0xfa1e9294>
80209d08:	003e2d06 	br	802095c0 <__reset+0xfa1e95c0>
80209d0c:	d8c02017 	ldw	r3,128(sp)
80209d10:	003e9306 	br	80209760 <__reset+0xfa1e9760>
80209d14:	00801944 	movi	r2,101
80209d18:	14407e0e 	bge	r2,r17,80209f14 <___vfprintf_internal_r+0x1008>
80209d1c:	d9003617 	ldw	r4,216(sp)
80209d20:	d9403817 	ldw	r5,224(sp)
80209d24:	000d883a 	mov	r6,zero
80209d28:	000f883a 	mov	r7,zero
80209d2c:	d8c03c15 	stw	r3,240(sp)
80209d30:	da003d15 	stw	r8,244(sp)
80209d34:	02154440 	call	80215444 <__eqdf2>
80209d38:	d8c03c17 	ldw	r3,240(sp)
80209d3c:	da003d17 	ldw	r8,244(sp)
80209d40:	1000f71e 	bne	r2,zero,8020a120 <___vfprintf_internal_r+0x1214>
80209d44:	d8801f17 	ldw	r2,124(sp)
80209d48:	012008b4 	movhi	r4,32802
80209d4c:	2135f204 	addi	r4,r4,-10296
80209d50:	18c00044 	addi	r3,r3,1
80209d54:	10800044 	addi	r2,r2,1
80209d58:	41000015 	stw	r4,0(r8)
80209d5c:	01000044 	movi	r4,1
80209d60:	41000115 	stw	r4,4(r8)
80209d64:	d8c02015 	stw	r3,128(sp)
80209d68:	d8801f15 	stw	r2,124(sp)
80209d6c:	010001c4 	movi	r4,7
80209d70:	2082b816 	blt	r4,r2,8020a854 <___vfprintf_internal_r+0x1948>
80209d74:	42000204 	addi	r8,r8,8
80209d78:	d8802617 	ldw	r2,152(sp)
80209d7c:	d9403317 	ldw	r5,204(sp)
80209d80:	11400216 	blt	r2,r5,80209d8c <___vfprintf_internal_r+0xe80>
80209d84:	9080004c 	andi	r2,r18,1
80209d88:	103ed526 	beq	r2,zero,802098e0 <__reset+0xfa1e98e0>
80209d8c:	d8803717 	ldw	r2,220(sp)
80209d90:	d9003417 	ldw	r4,208(sp)
80209d94:	d9403717 	ldw	r5,220(sp)
80209d98:	1887883a 	add	r3,r3,r2
80209d9c:	d8801f17 	ldw	r2,124(sp)
80209da0:	41000015 	stw	r4,0(r8)
80209da4:	41400115 	stw	r5,4(r8)
80209da8:	10800044 	addi	r2,r2,1
80209dac:	d8c02015 	stw	r3,128(sp)
80209db0:	d8801f15 	stw	r2,124(sp)
80209db4:	010001c4 	movi	r4,7
80209db8:	20832916 	blt	r4,r2,8020aa60 <___vfprintf_internal_r+0x1b54>
80209dbc:	42000204 	addi	r8,r8,8
80209dc0:	d8803317 	ldw	r2,204(sp)
80209dc4:	143fffc4 	addi	r16,r2,-1
80209dc8:	043ec50e 	bge	zero,r16,802098e0 <__reset+0xfa1e98e0>
80209dcc:	04400404 	movi	r17,16
80209dd0:	d8801f17 	ldw	r2,124(sp)
80209dd4:	8c00880e 	bge	r17,r16,80209ff8 <___vfprintf_internal_r+0x10ec>
80209dd8:	016008b4 	movhi	r5,32802
80209ddc:	2975fa84 	addi	r5,r5,-10262
80209de0:	d9402b15 	stw	r5,172(sp)
80209de4:	058001c4 	movi	r22,7
80209de8:	dcc02c17 	ldw	r19,176(sp)
80209dec:	00000306 	br	80209dfc <___vfprintf_internal_r+0xef0>
80209df0:	42000204 	addi	r8,r8,8
80209df4:	843ffc04 	addi	r16,r16,-16
80209df8:	8c00820e 	bge	r17,r16,8020a004 <___vfprintf_internal_r+0x10f8>
80209dfc:	18c00404 	addi	r3,r3,16
80209e00:	10800044 	addi	r2,r2,1
80209e04:	45000015 	stw	r20,0(r8)
80209e08:	44400115 	stw	r17,4(r8)
80209e0c:	d8c02015 	stw	r3,128(sp)
80209e10:	d8801f15 	stw	r2,124(sp)
80209e14:	b0bff60e 	bge	r22,r2,80209df0 <__reset+0xfa1e9df0>
80209e18:	d9801e04 	addi	r6,sp,120
80209e1c:	b80b883a 	mov	r5,r23
80209e20:	9809883a 	mov	r4,r19
80209e24:	02117cc0 	call	802117cc <__sprint_r>
80209e28:	103d3a1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
80209e2c:	d8c02017 	ldw	r3,128(sp)
80209e30:	d8801f17 	ldw	r2,124(sp)
80209e34:	da000404 	addi	r8,sp,16
80209e38:	003fee06 	br	80209df4 <__reset+0xfa1e9df4>
80209e3c:	d9403117 	ldw	r5,196(sp)
80209e40:	d8802a17 	ldw	r2,168(sp)
80209e44:	28adc83a 	sub	r22,r5,r2
80209e48:	05be630e 	bge	zero,r22,802097d8 <__reset+0xfa1e97d8>
80209e4c:	07000404 	movi	fp,16
80209e50:	d8801f17 	ldw	r2,124(sp)
80209e54:	e5838f0e 	bge	fp,r22,8020ac94 <___vfprintf_internal_r+0x1d88>
80209e58:	016008b4 	movhi	r5,32802
80209e5c:	2975fa84 	addi	r5,r5,-10262
80209e60:	dc403015 	stw	r17,192(sp)
80209e64:	d9402b15 	stw	r5,172(sp)
80209e68:	b023883a 	mov	r17,r22
80209e6c:	04c001c4 	movi	r19,7
80209e70:	a82d883a 	mov	r22,r21
80209e74:	902b883a 	mov	r21,r18
80209e78:	8025883a 	mov	r18,r16
80209e7c:	dc002c17 	ldw	r16,176(sp)
80209e80:	00000306 	br	80209e90 <___vfprintf_internal_r+0xf84>
80209e84:	8c7ffc04 	addi	r17,r17,-16
80209e88:	42000204 	addi	r8,r8,8
80209e8c:	e440110e 	bge	fp,r17,80209ed4 <___vfprintf_internal_r+0xfc8>
80209e90:	18c00404 	addi	r3,r3,16
80209e94:	10800044 	addi	r2,r2,1
80209e98:	45000015 	stw	r20,0(r8)
80209e9c:	47000115 	stw	fp,4(r8)
80209ea0:	d8c02015 	stw	r3,128(sp)
80209ea4:	d8801f15 	stw	r2,124(sp)
80209ea8:	98bff60e 	bge	r19,r2,80209e84 <__reset+0xfa1e9e84>
80209eac:	d9801e04 	addi	r6,sp,120
80209eb0:	b80b883a 	mov	r5,r23
80209eb4:	8009883a 	mov	r4,r16
80209eb8:	02117cc0 	call	802117cc <__sprint_r>
80209ebc:	103d151e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
80209ec0:	8c7ffc04 	addi	r17,r17,-16
80209ec4:	d8c02017 	ldw	r3,128(sp)
80209ec8:	d8801f17 	ldw	r2,124(sp)
80209ecc:	da000404 	addi	r8,sp,16
80209ed0:	e47fef16 	blt	fp,r17,80209e90 <__reset+0xfa1e9e90>
80209ed4:	9021883a 	mov	r16,r18
80209ed8:	a825883a 	mov	r18,r21
80209edc:	b02b883a 	mov	r21,r22
80209ee0:	882d883a 	mov	r22,r17
80209ee4:	dc403017 	ldw	r17,192(sp)
80209ee8:	d9002b17 	ldw	r4,172(sp)
80209eec:	1d87883a 	add	r3,r3,r22
80209ef0:	10800044 	addi	r2,r2,1
80209ef4:	41000015 	stw	r4,0(r8)
80209ef8:	45800115 	stw	r22,4(r8)
80209efc:	d8c02015 	stw	r3,128(sp)
80209f00:	d8801f15 	stw	r2,124(sp)
80209f04:	010001c4 	movi	r4,7
80209f08:	20818e16 	blt	r4,r2,8020a544 <___vfprintf_internal_r+0x1638>
80209f0c:	42000204 	addi	r8,r8,8
80209f10:	003e3106 	br	802097d8 <__reset+0xfa1e97d8>
80209f14:	d9403317 	ldw	r5,204(sp)
80209f18:	00800044 	movi	r2,1
80209f1c:	18c00044 	addi	r3,r3,1
80209f20:	1141530e 	bge	r2,r5,8020a470 <___vfprintf_internal_r+0x1564>
80209f24:	dc401f17 	ldw	r17,124(sp)
80209f28:	00800044 	movi	r2,1
80209f2c:	40800115 	stw	r2,4(r8)
80209f30:	8c400044 	addi	r17,r17,1
80209f34:	44000015 	stw	r16,0(r8)
80209f38:	d8c02015 	stw	r3,128(sp)
80209f3c:	dc401f15 	stw	r17,124(sp)
80209f40:	008001c4 	movi	r2,7
80209f44:	14416b16 	blt	r2,r17,8020a4f4 <___vfprintf_internal_r+0x15e8>
80209f48:	42000204 	addi	r8,r8,8
80209f4c:	d8803717 	ldw	r2,220(sp)
80209f50:	d9003417 	ldw	r4,208(sp)
80209f54:	8c400044 	addi	r17,r17,1
80209f58:	10c7883a 	add	r3,r2,r3
80209f5c:	40800115 	stw	r2,4(r8)
80209f60:	41000015 	stw	r4,0(r8)
80209f64:	d8c02015 	stw	r3,128(sp)
80209f68:	dc401f15 	stw	r17,124(sp)
80209f6c:	008001c4 	movi	r2,7
80209f70:	14416916 	blt	r2,r17,8020a518 <___vfprintf_internal_r+0x160c>
80209f74:	45800204 	addi	r22,r8,8
80209f78:	d9003617 	ldw	r4,216(sp)
80209f7c:	d9403817 	ldw	r5,224(sp)
80209f80:	000d883a 	mov	r6,zero
80209f84:	000f883a 	mov	r7,zero
80209f88:	d8c03c15 	stw	r3,240(sp)
80209f8c:	02154440 	call	80215444 <__eqdf2>
80209f90:	d8c03c17 	ldw	r3,240(sp)
80209f94:	1000bc26 	beq	r2,zero,8020a288 <___vfprintf_internal_r+0x137c>
80209f98:	d9403317 	ldw	r5,204(sp)
80209f9c:	84000044 	addi	r16,r16,1
80209fa0:	8c400044 	addi	r17,r17,1
80209fa4:	28bfffc4 	addi	r2,r5,-1
80209fa8:	1887883a 	add	r3,r3,r2
80209fac:	b0800115 	stw	r2,4(r22)
80209fb0:	b4000015 	stw	r16,0(r22)
80209fb4:	d8c02015 	stw	r3,128(sp)
80209fb8:	dc401f15 	stw	r17,124(sp)
80209fbc:	008001c4 	movi	r2,7
80209fc0:	14414316 	blt	r2,r17,8020a4d0 <___vfprintf_internal_r+0x15c4>
80209fc4:	b5800204 	addi	r22,r22,8
80209fc8:	d9003a17 	ldw	r4,232(sp)
80209fcc:	df0022c4 	addi	fp,sp,139
80209fd0:	8c400044 	addi	r17,r17,1
80209fd4:	20c7883a 	add	r3,r4,r3
80209fd8:	b7000015 	stw	fp,0(r22)
80209fdc:	b1000115 	stw	r4,4(r22)
80209fe0:	d8c02015 	stw	r3,128(sp)
80209fe4:	dc401f15 	stw	r17,124(sp)
80209fe8:	008001c4 	movi	r2,7
80209fec:	14400e16 	blt	r2,r17,8020a028 <___vfprintf_internal_r+0x111c>
80209ff0:	b2000204 	addi	r8,r22,8
80209ff4:	003e3a06 	br	802098e0 <__reset+0xfa1e98e0>
80209ff8:	012008b4 	movhi	r4,32802
80209ffc:	2135fa84 	addi	r4,r4,-10262
8020a000:	d9002b15 	stw	r4,172(sp)
8020a004:	d9002b17 	ldw	r4,172(sp)
8020a008:	1c07883a 	add	r3,r3,r16
8020a00c:	44000115 	stw	r16,4(r8)
8020a010:	41000015 	stw	r4,0(r8)
8020a014:	10800044 	addi	r2,r2,1
8020a018:	d8c02015 	stw	r3,128(sp)
8020a01c:	d8801f15 	stw	r2,124(sp)
8020a020:	010001c4 	movi	r4,7
8020a024:	20be2d0e 	bge	r4,r2,802098dc <__reset+0xfa1e98dc>
8020a028:	d9002c17 	ldw	r4,176(sp)
8020a02c:	d9801e04 	addi	r6,sp,120
8020a030:	b80b883a 	mov	r5,r23
8020a034:	02117cc0 	call	802117cc <__sprint_r>
8020a038:	103cb61e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a03c:	d8c02017 	ldw	r3,128(sp)
8020a040:	da000404 	addi	r8,sp,16
8020a044:	003e2606 	br	802098e0 <__reset+0xfa1e98e0>
8020a048:	d9002c17 	ldw	r4,176(sp)
8020a04c:	d9801e04 	addi	r6,sp,120
8020a050:	b80b883a 	mov	r5,r23
8020a054:	02117cc0 	call	802117cc <__sprint_r>
8020a058:	103e5d26 	beq	r2,zero,802099d0 <__reset+0xfa1e99d0>
8020a05c:	003cad06 	br	80209314 <__reset+0xfa1e9314>
8020a060:	d9002c17 	ldw	r4,176(sp)
8020a064:	d9801e04 	addi	r6,sp,120
8020a068:	b80b883a 	mov	r5,r23
8020a06c:	02117cc0 	call	802117cc <__sprint_r>
8020a070:	103ca81e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a074:	d8c02017 	ldw	r3,128(sp)
8020a078:	da000404 	addi	r8,sp,16
8020a07c:	003e0b06 	br	802098ac <__reset+0xfa1e98ac>
8020a080:	d9002c17 	ldw	r4,176(sp)
8020a084:	d9801e04 	addi	r6,sp,120
8020a088:	b80b883a 	mov	r5,r23
8020a08c:	02117cc0 	call	802117cc <__sprint_r>
8020a090:	103ca01e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a094:	d8c02017 	ldw	r3,128(sp)
8020a098:	da000404 	addi	r8,sp,16
8020a09c:	003dbd06 	br	80209794 <__reset+0xfa1e9794>
8020a0a0:	d9002c17 	ldw	r4,176(sp)
8020a0a4:	d9801e04 	addi	r6,sp,120
8020a0a8:	b80b883a 	mov	r5,r23
8020a0ac:	02117cc0 	call	802117cc <__sprint_r>
8020a0b0:	103c981e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a0b4:	d8c02017 	ldw	r3,128(sp)
8020a0b8:	da000404 	addi	r8,sp,16
8020a0bc:	003dc306 	br	802097cc <__reset+0xfa1e97cc>
8020a0c0:	d8802917 	ldw	r2,164(sp)
8020a0c4:	d8002785 	stb	zero,158(sp)
8020a0c8:	103f0616 	blt	r2,zero,80209ce4 <__reset+0xfa1e9ce4>
8020a0cc:	00ffdfc4 	movi	r3,-129
8020a0d0:	9d84b03a 	or	r2,r19,r22
8020a0d4:	90e4703a 	and	r18,r18,r3
8020a0d8:	103c6b26 	beq	r2,zero,80209288 <__reset+0xfa1e9288>
8020a0dc:	0039883a 	mov	fp,zero
8020a0e0:	003e7406 	br	80209ab4 <__reset+0xfa1e9ab4>
8020a0e4:	9080040c 	andi	r2,r18,16
8020a0e8:	1001b326 	beq	r2,zero,8020a7b8 <___vfprintf_internal_r+0x18ac>
8020a0ec:	d9002d17 	ldw	r4,180(sp)
8020a0f0:	d9402917 	ldw	r5,164(sp)
8020a0f4:	d8002785 	stb	zero,158(sp)
8020a0f8:	20800104 	addi	r2,r4,4
8020a0fc:	24c00017 	ldw	r19,0(r4)
8020a100:	002d883a 	mov	r22,zero
8020a104:	2801b516 	blt	r5,zero,8020a7dc <___vfprintf_internal_r+0x18d0>
8020a108:	00ffdfc4 	movi	r3,-129
8020a10c:	d8802d15 	stw	r2,180(sp)
8020a110:	90e4703a 	and	r18,r18,r3
8020a114:	983d2726 	beq	r19,zero,802095b4 <__reset+0xfa1e95b4>
8020a118:	0039883a 	mov	fp,zero
8020a11c:	003d2a06 	br	802095c8 <__reset+0xfa1e95c8>
8020a120:	dc402617 	ldw	r17,152(sp)
8020a124:	0441d30e 	bge	zero,r17,8020a874 <___vfprintf_internal_r+0x1968>
8020a128:	dc403217 	ldw	r17,200(sp)
8020a12c:	d8803317 	ldw	r2,204(sp)
8020a130:	1440010e 	bge	r2,r17,8020a138 <___vfprintf_internal_r+0x122c>
8020a134:	1023883a 	mov	r17,r2
8020a138:	04400a0e 	bge	zero,r17,8020a164 <___vfprintf_internal_r+0x1258>
8020a13c:	d8801f17 	ldw	r2,124(sp)
8020a140:	1c47883a 	add	r3,r3,r17
8020a144:	44000015 	stw	r16,0(r8)
8020a148:	10800044 	addi	r2,r2,1
8020a14c:	44400115 	stw	r17,4(r8)
8020a150:	d8c02015 	stw	r3,128(sp)
8020a154:	d8801f15 	stw	r2,124(sp)
8020a158:	010001c4 	movi	r4,7
8020a15c:	20826516 	blt	r4,r2,8020aaf4 <___vfprintf_internal_r+0x1be8>
8020a160:	42000204 	addi	r8,r8,8
8020a164:	88026116 	blt	r17,zero,8020aaec <___vfprintf_internal_r+0x1be0>
8020a168:	d9003217 	ldw	r4,200(sp)
8020a16c:	2463c83a 	sub	r17,r4,r17
8020a170:	04407b0e 	bge	zero,r17,8020a360 <___vfprintf_internal_r+0x1454>
8020a174:	05800404 	movi	r22,16
8020a178:	d8801f17 	ldw	r2,124(sp)
8020a17c:	b4419d0e 	bge	r22,r17,8020a7f4 <___vfprintf_internal_r+0x18e8>
8020a180:	012008b4 	movhi	r4,32802
8020a184:	2135fa84 	addi	r4,r4,-10262
8020a188:	d9002b15 	stw	r4,172(sp)
8020a18c:	070001c4 	movi	fp,7
8020a190:	dcc02c17 	ldw	r19,176(sp)
8020a194:	00000306 	br	8020a1a4 <___vfprintf_internal_r+0x1298>
8020a198:	42000204 	addi	r8,r8,8
8020a19c:	8c7ffc04 	addi	r17,r17,-16
8020a1a0:	b441970e 	bge	r22,r17,8020a800 <___vfprintf_internal_r+0x18f4>
8020a1a4:	18c00404 	addi	r3,r3,16
8020a1a8:	10800044 	addi	r2,r2,1
8020a1ac:	45000015 	stw	r20,0(r8)
8020a1b0:	45800115 	stw	r22,4(r8)
8020a1b4:	d8c02015 	stw	r3,128(sp)
8020a1b8:	d8801f15 	stw	r2,124(sp)
8020a1bc:	e0bff60e 	bge	fp,r2,8020a198 <__reset+0xfa1ea198>
8020a1c0:	d9801e04 	addi	r6,sp,120
8020a1c4:	b80b883a 	mov	r5,r23
8020a1c8:	9809883a 	mov	r4,r19
8020a1cc:	02117cc0 	call	802117cc <__sprint_r>
8020a1d0:	103c501e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a1d4:	d8c02017 	ldw	r3,128(sp)
8020a1d8:	d8801f17 	ldw	r2,124(sp)
8020a1dc:	da000404 	addi	r8,sp,16
8020a1e0:	003fee06 	br	8020a19c <__reset+0xfa1ea19c>
8020a1e4:	d9002c17 	ldw	r4,176(sp)
8020a1e8:	d9801e04 	addi	r6,sp,120
8020a1ec:	b80b883a 	mov	r5,r23
8020a1f0:	02117cc0 	call	802117cc <__sprint_r>
8020a1f4:	103c471e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a1f8:	d8c02017 	ldw	r3,128(sp)
8020a1fc:	df002787 	ldb	fp,158(sp)
8020a200:	da000404 	addi	r8,sp,16
8020a204:	003d5606 	br	80209760 <__reset+0xfa1e9760>
8020a208:	9080040c 	andi	r2,r18,16
8020a20c:	10016126 	beq	r2,zero,8020a794 <___vfprintf_internal_r+0x1888>
8020a210:	d8802d17 	ldw	r2,180(sp)
8020a214:	14c00017 	ldw	r19,0(r2)
8020a218:	10800104 	addi	r2,r2,4
8020a21c:	d8802d15 	stw	r2,180(sp)
8020a220:	982dd7fa 	srai	r22,r19,31
8020a224:	b005883a 	mov	r2,r22
8020a228:	003c8206 	br	80209434 <__reset+0xfa1e9434>
8020a22c:	9080040c 	andi	r2,r18,16
8020a230:	10003526 	beq	r2,zero,8020a308 <___vfprintf_internal_r+0x13fc>
8020a234:	d9402d17 	ldw	r5,180(sp)
8020a238:	d8c02917 	ldw	r3,164(sp)
8020a23c:	d8002785 	stb	zero,158(sp)
8020a240:	28800104 	addi	r2,r5,4
8020a244:	2cc00017 	ldw	r19,0(r5)
8020a248:	002d883a 	mov	r22,zero
8020a24c:	18003716 	blt	r3,zero,8020a32c <___vfprintf_internal_r+0x1420>
8020a250:	00ffdfc4 	movi	r3,-129
8020a254:	d8802d15 	stw	r2,180(sp)
8020a258:	90e4703a 	and	r18,r18,r3
8020a25c:	0039883a 	mov	fp,zero
8020a260:	983df326 	beq	r19,zero,80209a30 <__reset+0xfa1e9a30>
8020a264:	00800244 	movi	r2,9
8020a268:	14fc7b36 	bltu	r2,r19,80209458 <__reset+0xfa1e9458>
8020a26c:	d8c02817 	ldw	r3,160(sp)
8020a270:	dc001dc4 	addi	r16,sp,119
8020a274:	9cc00c04 	addi	r19,r19,48
8020a278:	1c07c83a 	sub	r3,r3,r16
8020a27c:	dcc01dc5 	stb	r19,119(sp)
8020a280:	d8c02e15 	stw	r3,184(sp)
8020a284:	003ce806 	br	80209628 <__reset+0xfa1e9628>
8020a288:	d8803317 	ldw	r2,204(sp)
8020a28c:	143fffc4 	addi	r16,r2,-1
8020a290:	043f4d0e 	bge	zero,r16,80209fc8 <__reset+0xfa1e9fc8>
8020a294:	07000404 	movi	fp,16
8020a298:	e400810e 	bge	fp,r16,8020a4a0 <___vfprintf_internal_r+0x1594>
8020a29c:	016008b4 	movhi	r5,32802
8020a2a0:	2975fa84 	addi	r5,r5,-10262
8020a2a4:	d9402b15 	stw	r5,172(sp)
8020a2a8:	01c001c4 	movi	r7,7
8020a2ac:	dcc02c17 	ldw	r19,176(sp)
8020a2b0:	00000306 	br	8020a2c0 <___vfprintf_internal_r+0x13b4>
8020a2b4:	b5800204 	addi	r22,r22,8
8020a2b8:	843ffc04 	addi	r16,r16,-16
8020a2bc:	e4007b0e 	bge	fp,r16,8020a4ac <___vfprintf_internal_r+0x15a0>
8020a2c0:	18c00404 	addi	r3,r3,16
8020a2c4:	8c400044 	addi	r17,r17,1
8020a2c8:	b5000015 	stw	r20,0(r22)
8020a2cc:	b7000115 	stw	fp,4(r22)
8020a2d0:	d8c02015 	stw	r3,128(sp)
8020a2d4:	dc401f15 	stw	r17,124(sp)
8020a2d8:	3c7ff60e 	bge	r7,r17,8020a2b4 <__reset+0xfa1ea2b4>
8020a2dc:	d9801e04 	addi	r6,sp,120
8020a2e0:	b80b883a 	mov	r5,r23
8020a2e4:	9809883a 	mov	r4,r19
8020a2e8:	d9c03c15 	stw	r7,240(sp)
8020a2ec:	02117cc0 	call	802117cc <__sprint_r>
8020a2f0:	d9c03c17 	ldw	r7,240(sp)
8020a2f4:	103c071e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a2f8:	d8c02017 	ldw	r3,128(sp)
8020a2fc:	dc401f17 	ldw	r17,124(sp)
8020a300:	dd800404 	addi	r22,sp,16
8020a304:	003fec06 	br	8020a2b8 <__reset+0xfa1ea2b8>
8020a308:	9080100c 	andi	r2,r18,64
8020a30c:	d8002785 	stb	zero,158(sp)
8020a310:	10010e26 	beq	r2,zero,8020a74c <___vfprintf_internal_r+0x1840>
8020a314:	d9002d17 	ldw	r4,180(sp)
8020a318:	d9402917 	ldw	r5,164(sp)
8020a31c:	002d883a 	mov	r22,zero
8020a320:	20800104 	addi	r2,r4,4
8020a324:	24c0000b 	ldhu	r19,0(r4)
8020a328:	283fc90e 	bge	r5,zero,8020a250 <__reset+0xfa1ea250>
8020a32c:	d8802d15 	stw	r2,180(sp)
8020a330:	0039883a 	mov	fp,zero
8020a334:	9d84b03a 	or	r2,r19,r22
8020a338:	103c461e 	bne	r2,zero,80209454 <__reset+0xfa1e9454>
8020a33c:	00800044 	movi	r2,1
8020a340:	003e6c06 	br	80209cf4 <__reset+0xfa1e9cf4>
8020a344:	d9002c17 	ldw	r4,176(sp)
8020a348:	d9801e04 	addi	r6,sp,120
8020a34c:	b80b883a 	mov	r5,r23
8020a350:	02117cc0 	call	802117cc <__sprint_r>
8020a354:	103bef1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a358:	d8c02017 	ldw	r3,128(sp)
8020a35c:	da000404 	addi	r8,sp,16
8020a360:	d9003217 	ldw	r4,200(sp)
8020a364:	d8802617 	ldw	r2,152(sp)
8020a368:	d9403317 	ldw	r5,204(sp)
8020a36c:	8123883a 	add	r17,r16,r4
8020a370:	11400216 	blt	r2,r5,8020a37c <___vfprintf_internal_r+0x1470>
8020a374:	9100004c 	andi	r4,r18,1
8020a378:	20000d26 	beq	r4,zero,8020a3b0 <___vfprintf_internal_r+0x14a4>
8020a37c:	d9003717 	ldw	r4,220(sp)
8020a380:	d9403417 	ldw	r5,208(sp)
8020a384:	1907883a 	add	r3,r3,r4
8020a388:	d9001f17 	ldw	r4,124(sp)
8020a38c:	41400015 	stw	r5,0(r8)
8020a390:	d9403717 	ldw	r5,220(sp)
8020a394:	21000044 	addi	r4,r4,1
8020a398:	d8c02015 	stw	r3,128(sp)
8020a39c:	41400115 	stw	r5,4(r8)
8020a3a0:	d9001f15 	stw	r4,124(sp)
8020a3a4:	014001c4 	movi	r5,7
8020a3a8:	2901e816 	blt	r5,r4,8020ab4c <___vfprintf_internal_r+0x1c40>
8020a3ac:	42000204 	addi	r8,r8,8
8020a3b0:	d9003317 	ldw	r4,204(sp)
8020a3b4:	8121883a 	add	r16,r16,r4
8020a3b8:	2085c83a 	sub	r2,r4,r2
8020a3bc:	8461c83a 	sub	r16,r16,r17
8020a3c0:	1400010e 	bge	r2,r16,8020a3c8 <___vfprintf_internal_r+0x14bc>
8020a3c4:	1021883a 	mov	r16,r2
8020a3c8:	04000a0e 	bge	zero,r16,8020a3f4 <___vfprintf_internal_r+0x14e8>
8020a3cc:	d9001f17 	ldw	r4,124(sp)
8020a3d0:	1c07883a 	add	r3,r3,r16
8020a3d4:	44400015 	stw	r17,0(r8)
8020a3d8:	21000044 	addi	r4,r4,1
8020a3dc:	44000115 	stw	r16,4(r8)
8020a3e0:	d8c02015 	stw	r3,128(sp)
8020a3e4:	d9001f15 	stw	r4,124(sp)
8020a3e8:	014001c4 	movi	r5,7
8020a3ec:	2901fb16 	blt	r5,r4,8020abdc <___vfprintf_internal_r+0x1cd0>
8020a3f0:	42000204 	addi	r8,r8,8
8020a3f4:	8001f716 	blt	r16,zero,8020abd4 <___vfprintf_internal_r+0x1cc8>
8020a3f8:	1421c83a 	sub	r16,r2,r16
8020a3fc:	043d380e 	bge	zero,r16,802098e0 <__reset+0xfa1e98e0>
8020a400:	04400404 	movi	r17,16
8020a404:	d8801f17 	ldw	r2,124(sp)
8020a408:	8c3efb0e 	bge	r17,r16,80209ff8 <__reset+0xfa1e9ff8>
8020a40c:	016008b4 	movhi	r5,32802
8020a410:	2975fa84 	addi	r5,r5,-10262
8020a414:	d9402b15 	stw	r5,172(sp)
8020a418:	058001c4 	movi	r22,7
8020a41c:	dcc02c17 	ldw	r19,176(sp)
8020a420:	00000306 	br	8020a430 <___vfprintf_internal_r+0x1524>
8020a424:	42000204 	addi	r8,r8,8
8020a428:	843ffc04 	addi	r16,r16,-16
8020a42c:	8c3ef50e 	bge	r17,r16,8020a004 <__reset+0xfa1ea004>
8020a430:	18c00404 	addi	r3,r3,16
8020a434:	10800044 	addi	r2,r2,1
8020a438:	45000015 	stw	r20,0(r8)
8020a43c:	44400115 	stw	r17,4(r8)
8020a440:	d8c02015 	stw	r3,128(sp)
8020a444:	d8801f15 	stw	r2,124(sp)
8020a448:	b0bff60e 	bge	r22,r2,8020a424 <__reset+0xfa1ea424>
8020a44c:	d9801e04 	addi	r6,sp,120
8020a450:	b80b883a 	mov	r5,r23
8020a454:	9809883a 	mov	r4,r19
8020a458:	02117cc0 	call	802117cc <__sprint_r>
8020a45c:	103bad1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a460:	d8c02017 	ldw	r3,128(sp)
8020a464:	d8801f17 	ldw	r2,124(sp)
8020a468:	da000404 	addi	r8,sp,16
8020a46c:	003fee06 	br	8020a428 <__reset+0xfa1ea428>
8020a470:	9088703a 	and	r4,r18,r2
8020a474:	203eab1e 	bne	r4,zero,80209f24 <__reset+0xfa1e9f24>
8020a478:	dc401f17 	ldw	r17,124(sp)
8020a47c:	40800115 	stw	r2,4(r8)
8020a480:	44000015 	stw	r16,0(r8)
8020a484:	8c400044 	addi	r17,r17,1
8020a488:	d8c02015 	stw	r3,128(sp)
8020a48c:	dc401f15 	stw	r17,124(sp)
8020a490:	008001c4 	movi	r2,7
8020a494:	14400e16 	blt	r2,r17,8020a4d0 <___vfprintf_internal_r+0x15c4>
8020a498:	45800204 	addi	r22,r8,8
8020a49c:	003eca06 	br	80209fc8 <__reset+0xfa1e9fc8>
8020a4a0:	012008b4 	movhi	r4,32802
8020a4a4:	2135fa84 	addi	r4,r4,-10262
8020a4a8:	d9002b15 	stw	r4,172(sp)
8020a4ac:	d8802b17 	ldw	r2,172(sp)
8020a4b0:	1c07883a 	add	r3,r3,r16
8020a4b4:	8c400044 	addi	r17,r17,1
8020a4b8:	b0800015 	stw	r2,0(r22)
8020a4bc:	b4000115 	stw	r16,4(r22)
8020a4c0:	d8c02015 	stw	r3,128(sp)
8020a4c4:	dc401f15 	stw	r17,124(sp)
8020a4c8:	008001c4 	movi	r2,7
8020a4cc:	147ebd0e 	bge	r2,r17,80209fc4 <__reset+0xfa1e9fc4>
8020a4d0:	d9002c17 	ldw	r4,176(sp)
8020a4d4:	d9801e04 	addi	r6,sp,120
8020a4d8:	b80b883a 	mov	r5,r23
8020a4dc:	02117cc0 	call	802117cc <__sprint_r>
8020a4e0:	103b8c1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a4e4:	d8c02017 	ldw	r3,128(sp)
8020a4e8:	dc401f17 	ldw	r17,124(sp)
8020a4ec:	dd800404 	addi	r22,sp,16
8020a4f0:	003eb506 	br	80209fc8 <__reset+0xfa1e9fc8>
8020a4f4:	d9002c17 	ldw	r4,176(sp)
8020a4f8:	d9801e04 	addi	r6,sp,120
8020a4fc:	b80b883a 	mov	r5,r23
8020a500:	02117cc0 	call	802117cc <__sprint_r>
8020a504:	103b831e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a508:	d8c02017 	ldw	r3,128(sp)
8020a50c:	dc401f17 	ldw	r17,124(sp)
8020a510:	da000404 	addi	r8,sp,16
8020a514:	003e8d06 	br	80209f4c <__reset+0xfa1e9f4c>
8020a518:	d9002c17 	ldw	r4,176(sp)
8020a51c:	d9801e04 	addi	r6,sp,120
8020a520:	b80b883a 	mov	r5,r23
8020a524:	02117cc0 	call	802117cc <__sprint_r>
8020a528:	103b7a1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a52c:	d8c02017 	ldw	r3,128(sp)
8020a530:	dc401f17 	ldw	r17,124(sp)
8020a534:	dd800404 	addi	r22,sp,16
8020a538:	003e8f06 	br	80209f78 <__reset+0xfa1e9f78>
8020a53c:	0027883a 	mov	r19,zero
8020a540:	003f4a06 	br	8020a26c <__reset+0xfa1ea26c>
8020a544:	d9002c17 	ldw	r4,176(sp)
8020a548:	d9801e04 	addi	r6,sp,120
8020a54c:	b80b883a 	mov	r5,r23
8020a550:	02117cc0 	call	802117cc <__sprint_r>
8020a554:	103b6f1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a558:	d8c02017 	ldw	r3,128(sp)
8020a55c:	da000404 	addi	r8,sp,16
8020a560:	003c9d06 	br	802097d8 <__reset+0xfa1e97d8>
8020a564:	04e7c83a 	sub	r19,zero,r19
8020a568:	9804c03a 	cmpne	r2,r19,zero
8020a56c:	05adc83a 	sub	r22,zero,r22
8020a570:	b0adc83a 	sub	r22,r22,r2
8020a574:	d8802917 	ldw	r2,164(sp)
8020a578:	07000b44 	movi	fp,45
8020a57c:	df002785 	stb	fp,158(sp)
8020a580:	10017b16 	blt	r2,zero,8020ab70 <___vfprintf_internal_r+0x1c64>
8020a584:	00bfdfc4 	movi	r2,-129
8020a588:	90a4703a 	and	r18,r18,r2
8020a58c:	003bb106 	br	80209454 <__reset+0xfa1e9454>
8020a590:	d9003617 	ldw	r4,216(sp)
8020a594:	d9403817 	ldw	r5,224(sp)
8020a598:	da003d15 	stw	r8,244(sp)
8020a59c:	020ffe40 	call	8020ffe4 <__fpclassifyd>
8020a5a0:	da003d17 	ldw	r8,244(sp)
8020a5a4:	1000f026 	beq	r2,zero,8020a968 <___vfprintf_internal_r+0x1a5c>
8020a5a8:	d9002917 	ldw	r4,164(sp)
8020a5ac:	05bff7c4 	movi	r22,-33
8020a5b0:	00bfffc4 	movi	r2,-1
8020a5b4:	8dac703a 	and	r22,r17,r22
8020a5b8:	20820026 	beq	r4,r2,8020adbc <___vfprintf_internal_r+0x1eb0>
8020a5bc:	008011c4 	movi	r2,71
8020a5c0:	b081f726 	beq	r22,r2,8020ada0 <___vfprintf_internal_r+0x1e94>
8020a5c4:	d9003817 	ldw	r4,224(sp)
8020a5c8:	90c04014 	ori	r3,r18,256
8020a5cc:	d8c02b15 	stw	r3,172(sp)
8020a5d0:	20021516 	blt	r4,zero,8020ae28 <___vfprintf_internal_r+0x1f1c>
8020a5d4:	dcc03817 	ldw	r19,224(sp)
8020a5d8:	d8002a05 	stb	zero,168(sp)
8020a5dc:	00801984 	movi	r2,102
8020a5e0:	8881f926 	beq	r17,r2,8020adc8 <___vfprintf_internal_r+0x1ebc>
8020a5e4:	00801184 	movi	r2,70
8020a5e8:	88821c26 	beq	r17,r2,8020ae5c <___vfprintf_internal_r+0x1f50>
8020a5ec:	00801144 	movi	r2,69
8020a5f0:	b081ef26 	beq	r22,r2,8020adb0 <___vfprintf_internal_r+0x1ea4>
8020a5f4:	d8c02917 	ldw	r3,164(sp)
8020a5f8:	d8802104 	addi	r2,sp,132
8020a5fc:	d8800315 	stw	r2,12(sp)
8020a600:	d9403617 	ldw	r5,216(sp)
8020a604:	d8802504 	addi	r2,sp,148
8020a608:	d9002c17 	ldw	r4,176(sp)
8020a60c:	d8800215 	stw	r2,8(sp)
8020a610:	d8802604 	addi	r2,sp,152
8020a614:	d8c00015 	stw	r3,0(sp)
8020a618:	d8800115 	stw	r2,4(sp)
8020a61c:	01c00084 	movi	r7,2
8020a620:	980d883a 	mov	r6,r19
8020a624:	d8c03c15 	stw	r3,240(sp)
8020a628:	da003d15 	stw	r8,244(sp)
8020a62c:	020b5300 	call	8020b530 <_dtoa_r>
8020a630:	1021883a 	mov	r16,r2
8020a634:	008019c4 	movi	r2,103
8020a638:	d8c03c17 	ldw	r3,240(sp)
8020a63c:	da003d17 	ldw	r8,244(sp)
8020a640:	88817126 	beq	r17,r2,8020ac08 <___vfprintf_internal_r+0x1cfc>
8020a644:	008011c4 	movi	r2,71
8020a648:	88829226 	beq	r17,r2,8020b094 <___vfprintf_internal_r+0x2188>
8020a64c:	80f9883a 	add	fp,r16,r3
8020a650:	d9003617 	ldw	r4,216(sp)
8020a654:	000d883a 	mov	r6,zero
8020a658:	000f883a 	mov	r7,zero
8020a65c:	980b883a 	mov	r5,r19
8020a660:	da003d15 	stw	r8,244(sp)
8020a664:	02154440 	call	80215444 <__eqdf2>
8020a668:	da003d17 	ldw	r8,244(sp)
8020a66c:	10018d26 	beq	r2,zero,8020aca4 <___vfprintf_internal_r+0x1d98>
8020a670:	d8802117 	ldw	r2,132(sp)
8020a674:	1700062e 	bgeu	r2,fp,8020a690 <___vfprintf_internal_r+0x1784>
8020a678:	01000c04 	movi	r4,48
8020a67c:	10c00044 	addi	r3,r2,1
8020a680:	d8c02115 	stw	r3,132(sp)
8020a684:	11000005 	stb	r4,0(r2)
8020a688:	d8802117 	ldw	r2,132(sp)
8020a68c:	173ffb36 	bltu	r2,fp,8020a67c <__reset+0xfa1ea67c>
8020a690:	1405c83a 	sub	r2,r2,r16
8020a694:	d8803315 	stw	r2,204(sp)
8020a698:	008011c4 	movi	r2,71
8020a69c:	b0817626 	beq	r22,r2,8020ac78 <___vfprintf_internal_r+0x1d6c>
8020a6a0:	00801944 	movi	r2,101
8020a6a4:	1442810e 	bge	r2,r17,8020b0ac <___vfprintf_internal_r+0x21a0>
8020a6a8:	d8c02617 	ldw	r3,152(sp)
8020a6ac:	00801984 	movi	r2,102
8020a6b0:	d8c03215 	stw	r3,200(sp)
8020a6b4:	8881fe26 	beq	r17,r2,8020aeb0 <___vfprintf_internal_r+0x1fa4>
8020a6b8:	d8c03217 	ldw	r3,200(sp)
8020a6bc:	d9003317 	ldw	r4,204(sp)
8020a6c0:	1901dd16 	blt	r3,r4,8020ae38 <___vfprintf_internal_r+0x1f2c>
8020a6c4:	9480004c 	andi	r18,r18,1
8020a6c8:	90022b1e 	bne	r18,zero,8020af78 <___vfprintf_internal_r+0x206c>
8020a6cc:	1805883a 	mov	r2,r3
8020a6d0:	18028016 	blt	r3,zero,8020b0d4 <___vfprintf_internal_r+0x21c8>
8020a6d4:	d8c03217 	ldw	r3,200(sp)
8020a6d8:	044019c4 	movi	r17,103
8020a6dc:	d8c02e15 	stw	r3,184(sp)
8020a6e0:	df002a07 	ldb	fp,168(sp)
8020a6e4:	e001531e 	bne	fp,zero,8020ac34 <___vfprintf_internal_r+0x1d28>
8020a6e8:	df002783 	ldbu	fp,158(sp)
8020a6ec:	d8802a15 	stw	r2,168(sp)
8020a6f0:	dc802b17 	ldw	r18,172(sp)
8020a6f4:	d8002915 	stw	zero,164(sp)
8020a6f8:	003bd106 	br	80209640 <__reset+0xfa1e9640>
8020a6fc:	d8802d17 	ldw	r2,180(sp)
8020a700:	d8c02d17 	ldw	r3,180(sp)
8020a704:	d9002d17 	ldw	r4,180(sp)
8020a708:	10800017 	ldw	r2,0(r2)
8020a70c:	18c00117 	ldw	r3,4(r3)
8020a710:	21000204 	addi	r4,r4,8
8020a714:	d8803615 	stw	r2,216(sp)
8020a718:	d8c03815 	stw	r3,224(sp)
8020a71c:	d9002d15 	stw	r4,180(sp)
8020a720:	003b7506 	br	802094f8 <__reset+0xfa1e94f8>
8020a724:	ac400007 	ldb	r17,0(r21)
8020a728:	003a5906 	br	80209090 <__reset+0xfa1e9090>
8020a72c:	9080100c 	andi	r2,r18,64
8020a730:	1000a826 	beq	r2,zero,8020a9d4 <___vfprintf_internal_r+0x1ac8>
8020a734:	d9002d17 	ldw	r4,180(sp)
8020a738:	002d883a 	mov	r22,zero
8020a73c:	24c0000b 	ldhu	r19,0(r4)
8020a740:	21000104 	addi	r4,r4,4
8020a744:	d9002d15 	stw	r4,180(sp)
8020a748:	003ccb06 	br	80209a78 <__reset+0xfa1e9a78>
8020a74c:	d8c02d17 	ldw	r3,180(sp)
8020a750:	d9002917 	ldw	r4,164(sp)
8020a754:	002d883a 	mov	r22,zero
8020a758:	18800104 	addi	r2,r3,4
8020a75c:	1cc00017 	ldw	r19,0(r3)
8020a760:	203ebb0e 	bge	r4,zero,8020a250 <__reset+0xfa1ea250>
8020a764:	003ef106 	br	8020a32c <__reset+0xfa1ea32c>
8020a768:	9080040c 	andi	r2,r18,16
8020a76c:	1000921e 	bne	r2,zero,8020a9b8 <___vfprintf_internal_r+0x1aac>
8020a770:	9480100c 	andi	r18,r18,64
8020a774:	90013926 	beq	r18,zero,8020ac5c <___vfprintf_internal_r+0x1d50>
8020a778:	d9002d17 	ldw	r4,180(sp)
8020a77c:	d9402f17 	ldw	r5,188(sp)
8020a780:	20800017 	ldw	r2,0(r4)
8020a784:	21000104 	addi	r4,r4,4
8020a788:	d9002d15 	stw	r4,180(sp)
8020a78c:	1140000d 	sth	r5,0(r2)
8020a790:	003a1606 	br	80208fec <__reset+0xfa1e8fec>
8020a794:	9080100c 	andi	r2,r18,64
8020a798:	10008026 	beq	r2,zero,8020a99c <___vfprintf_internal_r+0x1a90>
8020a79c:	d8c02d17 	ldw	r3,180(sp)
8020a7a0:	1cc0000f 	ldh	r19,0(r3)
8020a7a4:	18c00104 	addi	r3,r3,4
8020a7a8:	d8c02d15 	stw	r3,180(sp)
8020a7ac:	982dd7fa 	srai	r22,r19,31
8020a7b0:	b005883a 	mov	r2,r22
8020a7b4:	003b1f06 	br	80209434 <__reset+0xfa1e9434>
8020a7b8:	9080100c 	andi	r2,r18,64
8020a7bc:	d8002785 	stb	zero,158(sp)
8020a7c0:	10008a1e 	bne	r2,zero,8020a9ec <___vfprintf_internal_r+0x1ae0>
8020a7c4:	d9402d17 	ldw	r5,180(sp)
8020a7c8:	d8c02917 	ldw	r3,164(sp)
8020a7cc:	002d883a 	mov	r22,zero
8020a7d0:	28800104 	addi	r2,r5,4
8020a7d4:	2cc00017 	ldw	r19,0(r5)
8020a7d8:	183e4b0e 	bge	r3,zero,8020a108 <__reset+0xfa1ea108>
8020a7dc:	9d86b03a 	or	r3,r19,r22
8020a7e0:	d8802d15 	stw	r2,180(sp)
8020a7e4:	183e4c1e 	bne	r3,zero,8020a118 <__reset+0xfa1ea118>
8020a7e8:	0039883a 	mov	fp,zero
8020a7ec:	0005883a 	mov	r2,zero
8020a7f0:	003d4006 	br	80209cf4 <__reset+0xfa1e9cf4>
8020a7f4:	016008b4 	movhi	r5,32802
8020a7f8:	2975fa84 	addi	r5,r5,-10262
8020a7fc:	d9402b15 	stw	r5,172(sp)
8020a800:	d9402b17 	ldw	r5,172(sp)
8020a804:	1c47883a 	add	r3,r3,r17
8020a808:	10800044 	addi	r2,r2,1
8020a80c:	41400015 	stw	r5,0(r8)
8020a810:	44400115 	stw	r17,4(r8)
8020a814:	d8c02015 	stw	r3,128(sp)
8020a818:	d8801f15 	stw	r2,124(sp)
8020a81c:	010001c4 	movi	r4,7
8020a820:	20bec816 	blt	r4,r2,8020a344 <__reset+0xfa1ea344>
8020a824:	42000204 	addi	r8,r8,8
8020a828:	003ecd06 	br	8020a360 <__reset+0xfa1ea360>
8020a82c:	d9002917 	ldw	r4,164(sp)
8020a830:	d8002785 	stb	zero,158(sp)
8020a834:	203d2d16 	blt	r4,zero,80209cec <__reset+0xfa1e9cec>
8020a838:	00bfdfc4 	movi	r2,-129
8020a83c:	90a4703a 	and	r18,r18,r2
8020a840:	003a9106 	br	80209288 <__reset+0xfa1e9288>
8020a844:	012008b4 	movhi	r4,32802
8020a848:	2135fa84 	addi	r4,r4,-10262
8020a84c:	d9002b15 	stw	r4,172(sp)
8020a850:	003c0c06 	br	80209884 <__reset+0xfa1e9884>
8020a854:	d9002c17 	ldw	r4,176(sp)
8020a858:	d9801e04 	addi	r6,sp,120
8020a85c:	b80b883a 	mov	r5,r23
8020a860:	02117cc0 	call	802117cc <__sprint_r>
8020a864:	103aab1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a868:	d8c02017 	ldw	r3,128(sp)
8020a86c:	da000404 	addi	r8,sp,16
8020a870:	003d4106 	br	80209d78 <__reset+0xfa1e9d78>
8020a874:	d8801f17 	ldw	r2,124(sp)
8020a878:	016008b4 	movhi	r5,32802
8020a87c:	01000044 	movi	r4,1
8020a880:	18c00044 	addi	r3,r3,1
8020a884:	10800044 	addi	r2,r2,1
8020a888:	2975f204 	addi	r5,r5,-10296
8020a88c:	41000115 	stw	r4,4(r8)
8020a890:	41400015 	stw	r5,0(r8)
8020a894:	d8c02015 	stw	r3,128(sp)
8020a898:	d8801f15 	stw	r2,124(sp)
8020a89c:	010001c4 	movi	r4,7
8020a8a0:	20805c16 	blt	r4,r2,8020aa14 <___vfprintf_internal_r+0x1b08>
8020a8a4:	42000204 	addi	r8,r8,8
8020a8a8:	8800041e 	bne	r17,zero,8020a8bc <___vfprintf_internal_r+0x19b0>
8020a8ac:	d8803317 	ldw	r2,204(sp)
8020a8b0:	1000021e 	bne	r2,zero,8020a8bc <___vfprintf_internal_r+0x19b0>
8020a8b4:	9080004c 	andi	r2,r18,1
8020a8b8:	103c0926 	beq	r2,zero,802098e0 <__reset+0xfa1e98e0>
8020a8bc:	d9003717 	ldw	r4,220(sp)
8020a8c0:	d8801f17 	ldw	r2,124(sp)
8020a8c4:	d9403417 	ldw	r5,208(sp)
8020a8c8:	20c7883a 	add	r3,r4,r3
8020a8cc:	10800044 	addi	r2,r2,1
8020a8d0:	41000115 	stw	r4,4(r8)
8020a8d4:	41400015 	stw	r5,0(r8)
8020a8d8:	d8c02015 	stw	r3,128(sp)
8020a8dc:	d8801f15 	stw	r2,124(sp)
8020a8e0:	010001c4 	movi	r4,7
8020a8e4:	20812116 	blt	r4,r2,8020ad6c <___vfprintf_internal_r+0x1e60>
8020a8e8:	42000204 	addi	r8,r8,8
8020a8ec:	0463c83a 	sub	r17,zero,r17
8020a8f0:	0440730e 	bge	zero,r17,8020aac0 <___vfprintf_internal_r+0x1bb4>
8020a8f4:	05800404 	movi	r22,16
8020a8f8:	b440860e 	bge	r22,r17,8020ab14 <___vfprintf_internal_r+0x1c08>
8020a8fc:	016008b4 	movhi	r5,32802
8020a900:	2975fa84 	addi	r5,r5,-10262
8020a904:	d9402b15 	stw	r5,172(sp)
8020a908:	070001c4 	movi	fp,7
8020a90c:	dcc02c17 	ldw	r19,176(sp)
8020a910:	00000306 	br	8020a920 <___vfprintf_internal_r+0x1a14>
8020a914:	42000204 	addi	r8,r8,8
8020a918:	8c7ffc04 	addi	r17,r17,-16
8020a91c:	b440800e 	bge	r22,r17,8020ab20 <___vfprintf_internal_r+0x1c14>
8020a920:	18c00404 	addi	r3,r3,16
8020a924:	10800044 	addi	r2,r2,1
8020a928:	45000015 	stw	r20,0(r8)
8020a92c:	45800115 	stw	r22,4(r8)
8020a930:	d8c02015 	stw	r3,128(sp)
8020a934:	d8801f15 	stw	r2,124(sp)
8020a938:	e0bff60e 	bge	fp,r2,8020a914 <__reset+0xfa1ea914>
8020a93c:	d9801e04 	addi	r6,sp,120
8020a940:	b80b883a 	mov	r5,r23
8020a944:	9809883a 	mov	r4,r19
8020a948:	02117cc0 	call	802117cc <__sprint_r>
8020a94c:	103a711e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020a950:	d8c02017 	ldw	r3,128(sp)
8020a954:	d8801f17 	ldw	r2,124(sp)
8020a958:	da000404 	addi	r8,sp,16
8020a95c:	003fee06 	br	8020a918 <__reset+0xfa1ea918>
8020a960:	00bfffc4 	movi	r2,-1
8020a964:	003a6f06 	br	80209324 <__reset+0xfa1e9324>
8020a968:	008011c4 	movi	r2,71
8020a96c:	1440b816 	blt	r2,r17,8020ac50 <___vfprintf_internal_r+0x1d44>
8020a970:	042008b4 	movhi	r16,32802
8020a974:	8435e404 	addi	r16,r16,-10352
8020a978:	00c000c4 	movi	r3,3
8020a97c:	00bfdfc4 	movi	r2,-129
8020a980:	d8c02a15 	stw	r3,168(sp)
8020a984:	90a4703a 	and	r18,r18,r2
8020a988:	df002783 	ldbu	fp,158(sp)
8020a98c:	d8c02e15 	stw	r3,184(sp)
8020a990:	d8002915 	stw	zero,164(sp)
8020a994:	d8003215 	stw	zero,200(sp)
8020a998:	003b2906 	br	80209640 <__reset+0xfa1e9640>
8020a99c:	d9002d17 	ldw	r4,180(sp)
8020a9a0:	24c00017 	ldw	r19,0(r4)
8020a9a4:	21000104 	addi	r4,r4,4
8020a9a8:	d9002d15 	stw	r4,180(sp)
8020a9ac:	982dd7fa 	srai	r22,r19,31
8020a9b0:	b005883a 	mov	r2,r22
8020a9b4:	003a9f06 	br	80209434 <__reset+0xfa1e9434>
8020a9b8:	d9402d17 	ldw	r5,180(sp)
8020a9bc:	d8c02f17 	ldw	r3,188(sp)
8020a9c0:	28800017 	ldw	r2,0(r5)
8020a9c4:	29400104 	addi	r5,r5,4
8020a9c8:	d9402d15 	stw	r5,180(sp)
8020a9cc:	10c00015 	stw	r3,0(r2)
8020a9d0:	00398606 	br	80208fec <__reset+0xfa1e8fec>
8020a9d4:	d9402d17 	ldw	r5,180(sp)
8020a9d8:	002d883a 	mov	r22,zero
8020a9dc:	2cc00017 	ldw	r19,0(r5)
8020a9e0:	29400104 	addi	r5,r5,4
8020a9e4:	d9402d15 	stw	r5,180(sp)
8020a9e8:	003c2306 	br	80209a78 <__reset+0xfa1e9a78>
8020a9ec:	d8c02d17 	ldw	r3,180(sp)
8020a9f0:	d9002917 	ldw	r4,164(sp)
8020a9f4:	002d883a 	mov	r22,zero
8020a9f8:	18800104 	addi	r2,r3,4
8020a9fc:	1cc0000b 	ldhu	r19,0(r3)
8020aa00:	203dc10e 	bge	r4,zero,8020a108 <__reset+0xfa1ea108>
8020aa04:	003f7506 	br	8020a7dc <__reset+0xfa1ea7dc>
8020aa08:	042008b4 	movhi	r16,32802
8020aa0c:	8435e204 	addi	r16,r16,-10360
8020aa10:	003acc06 	br	80209544 <__reset+0xfa1e9544>
8020aa14:	d9002c17 	ldw	r4,176(sp)
8020aa18:	d9801e04 	addi	r6,sp,120
8020aa1c:	b80b883a 	mov	r5,r23
8020aa20:	02117cc0 	call	802117cc <__sprint_r>
8020aa24:	103a3b1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020aa28:	dc402617 	ldw	r17,152(sp)
8020aa2c:	d8c02017 	ldw	r3,128(sp)
8020aa30:	da000404 	addi	r8,sp,16
8020aa34:	003f9c06 	br	8020a8a8 <__reset+0xfa1ea8a8>
8020aa38:	ac400043 	ldbu	r17,1(r21)
8020aa3c:	94800814 	ori	r18,r18,32
8020aa40:	ad400044 	addi	r21,r21,1
8020aa44:	8c403fcc 	andi	r17,r17,255
8020aa48:	8c40201c 	xori	r17,r17,128
8020aa4c:	8c7fe004 	addi	r17,r17,-128
8020aa50:	00398f06 	br	80209090 <__reset+0xfa1e9090>
8020aa54:	d8c02d15 	stw	r3,180(sp)
8020aa58:	0039883a 	mov	fp,zero
8020aa5c:	003e3506 	br	8020a334 <__reset+0xfa1ea334>
8020aa60:	d9002c17 	ldw	r4,176(sp)
8020aa64:	d9801e04 	addi	r6,sp,120
8020aa68:	b80b883a 	mov	r5,r23
8020aa6c:	02117cc0 	call	802117cc <__sprint_r>
8020aa70:	103a281e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020aa74:	d8c02017 	ldw	r3,128(sp)
8020aa78:	da000404 	addi	r8,sp,16
8020aa7c:	003cd006 	br	80209dc0 <__reset+0xfa1e9dc0>
8020aa80:	8009883a 	mov	r4,r16
8020aa84:	da003d15 	stw	r8,244(sp)
8020aa88:	0206c9c0 	call	80206c9c <strlen>
8020aa8c:	d8802e15 	stw	r2,184(sp)
8020aa90:	da003d17 	ldw	r8,244(sp)
8020aa94:	103c340e 	bge	r2,zero,80209b68 <__reset+0xfa1e9b68>
8020aa98:	0005883a 	mov	r2,zero
8020aa9c:	003c3206 	br	80209b68 <__reset+0xfa1e9b68>
8020aaa0:	d9002c17 	ldw	r4,176(sp)
8020aaa4:	d9801e04 	addi	r6,sp,120
8020aaa8:	b80b883a 	mov	r5,r23
8020aaac:	02117cc0 	call	802117cc <__sprint_r>
8020aab0:	103a181e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020aab4:	d8c02017 	ldw	r3,128(sp)
8020aab8:	d8801f17 	ldw	r2,124(sp)
8020aabc:	da000404 	addi	r8,sp,16
8020aac0:	d9403317 	ldw	r5,204(sp)
8020aac4:	10800044 	addi	r2,r2,1
8020aac8:	44000015 	stw	r16,0(r8)
8020aacc:	28c7883a 	add	r3,r5,r3
8020aad0:	003b7d06 	br	802098c8 <__reset+0xfa1e98c8>
8020aad4:	012008b4 	movhi	r4,32802
8020aad8:	2135fe84 	addi	r4,r4,-10246
8020aadc:	d9003515 	stw	r4,212(sp)
8020aae0:	003b1406 	br	80209734 <__reset+0xfa1e9734>
8020aae4:	013fffc4 	movi	r4,-1
8020aae8:	003a3506 	br	802093c0 <__reset+0xfa1e93c0>
8020aaec:	0023883a 	mov	r17,zero
8020aaf0:	003d9d06 	br	8020a168 <__reset+0xfa1ea168>
8020aaf4:	d9002c17 	ldw	r4,176(sp)
8020aaf8:	d9801e04 	addi	r6,sp,120
8020aafc:	b80b883a 	mov	r5,r23
8020ab00:	02117cc0 	call	802117cc <__sprint_r>
8020ab04:	103a031e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020ab08:	d8c02017 	ldw	r3,128(sp)
8020ab0c:	da000404 	addi	r8,sp,16
8020ab10:	003d9406 	br	8020a164 <__reset+0xfa1ea164>
8020ab14:	012008b4 	movhi	r4,32802
8020ab18:	2135fa84 	addi	r4,r4,-10262
8020ab1c:	d9002b15 	stw	r4,172(sp)
8020ab20:	d9002b17 	ldw	r4,172(sp)
8020ab24:	1c47883a 	add	r3,r3,r17
8020ab28:	10800044 	addi	r2,r2,1
8020ab2c:	41000015 	stw	r4,0(r8)
8020ab30:	44400115 	stw	r17,4(r8)
8020ab34:	d8c02015 	stw	r3,128(sp)
8020ab38:	d8801f15 	stw	r2,124(sp)
8020ab3c:	010001c4 	movi	r4,7
8020ab40:	20bfd716 	blt	r4,r2,8020aaa0 <__reset+0xfa1eaaa0>
8020ab44:	42000204 	addi	r8,r8,8
8020ab48:	003fdd06 	br	8020aac0 <__reset+0xfa1eaac0>
8020ab4c:	d9002c17 	ldw	r4,176(sp)
8020ab50:	d9801e04 	addi	r6,sp,120
8020ab54:	b80b883a 	mov	r5,r23
8020ab58:	02117cc0 	call	802117cc <__sprint_r>
8020ab5c:	1039ed1e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020ab60:	d8802617 	ldw	r2,152(sp)
8020ab64:	d8c02017 	ldw	r3,128(sp)
8020ab68:	da000404 	addi	r8,sp,16
8020ab6c:	003e1006 	br	8020a3b0 <__reset+0xfa1ea3b0>
8020ab70:	00800044 	movi	r2,1
8020ab74:	10803fcc 	andi	r2,r2,255
8020ab78:	00c00044 	movi	r3,1
8020ab7c:	10fa3526 	beq	r2,r3,80209454 <__reset+0xfa1e9454>
8020ab80:	00c00084 	movi	r3,2
8020ab84:	10fbcb26 	beq	r2,r3,80209ab4 <__reset+0xfa1e9ab4>
8020ab88:	003a8f06 	br	802095c8 <__reset+0xfa1e95c8>
8020ab8c:	012008b4 	movhi	r4,32802
8020ab90:	2135fe84 	addi	r4,r4,-10246
8020ab94:	d9003515 	stw	r4,212(sp)
8020ab98:	003b7606 	br	80209974 <__reset+0xfa1e9974>
8020ab9c:	d8802917 	ldw	r2,164(sp)
8020aba0:	00c00184 	movi	r3,6
8020aba4:	1880012e 	bgeu	r3,r2,8020abac <___vfprintf_internal_r+0x1ca0>
8020aba8:	1805883a 	mov	r2,r3
8020abac:	d8802e15 	stw	r2,184(sp)
8020abb0:	1000ef16 	blt	r2,zero,8020af70 <___vfprintf_internal_r+0x2064>
8020abb4:	042008b4 	movhi	r16,32802
8020abb8:	d8802a15 	stw	r2,168(sp)
8020abbc:	dcc02d15 	stw	r19,180(sp)
8020abc0:	d8002915 	stw	zero,164(sp)
8020abc4:	d8003215 	stw	zero,200(sp)
8020abc8:	8435f004 	addi	r16,r16,-10304
8020abcc:	0039883a 	mov	fp,zero
8020abd0:	003aa206 	br	8020965c <__reset+0xfa1e965c>
8020abd4:	0021883a 	mov	r16,zero
8020abd8:	003e0706 	br	8020a3f8 <__reset+0xfa1ea3f8>
8020abdc:	d9002c17 	ldw	r4,176(sp)
8020abe0:	d9801e04 	addi	r6,sp,120
8020abe4:	b80b883a 	mov	r5,r23
8020abe8:	02117cc0 	call	802117cc <__sprint_r>
8020abec:	1039c91e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020abf0:	d8802617 	ldw	r2,152(sp)
8020abf4:	d9403317 	ldw	r5,204(sp)
8020abf8:	d8c02017 	ldw	r3,128(sp)
8020abfc:	da000404 	addi	r8,sp,16
8020ac00:	2885c83a 	sub	r2,r5,r2
8020ac04:	003dfb06 	br	8020a3f4 <__reset+0xfa1ea3f4>
8020ac08:	9080004c 	andi	r2,r18,1
8020ac0c:	103e8f1e 	bne	r2,zero,8020a64c <__reset+0xfa1ea64c>
8020ac10:	d8802117 	ldw	r2,132(sp)
8020ac14:	003e9e06 	br	8020a690 <__reset+0xfa1ea690>
8020ac18:	1025883a 	mov	r18,r2
8020ac1c:	0039883a 	mov	fp,zero
8020ac20:	00800084 	movi	r2,2
8020ac24:	003fd306 	br	8020ab74 <__reset+0xfa1eab74>
8020ac28:	07000b44 	movi	fp,45
8020ac2c:	df002785 	stb	fp,158(sp)
8020ac30:	003a4006 	br	80209534 <__reset+0xfa1e9534>
8020ac34:	00c00b44 	movi	r3,45
8020ac38:	d8c02785 	stb	r3,158(sp)
8020ac3c:	d8802a15 	stw	r2,168(sp)
8020ac40:	dc802b17 	ldw	r18,172(sp)
8020ac44:	d8002915 	stw	zero,164(sp)
8020ac48:	07000b44 	movi	fp,45
8020ac4c:	003a8006 	br	80209650 <__reset+0xfa1e9650>
8020ac50:	042008b4 	movhi	r16,32802
8020ac54:	8435e504 	addi	r16,r16,-10348
8020ac58:	003f4706 	br	8020a978 <__reset+0xfa1ea978>
8020ac5c:	d8c02d17 	ldw	r3,180(sp)
8020ac60:	d9002f17 	ldw	r4,188(sp)
8020ac64:	18800017 	ldw	r2,0(r3)
8020ac68:	18c00104 	addi	r3,r3,4
8020ac6c:	d8c02d15 	stw	r3,180(sp)
8020ac70:	11000015 	stw	r4,0(r2)
8020ac74:	0038dd06 	br	80208fec <__reset+0xfa1e8fec>
8020ac78:	dd802617 	ldw	r22,152(sp)
8020ac7c:	00bfff44 	movi	r2,-3
8020ac80:	b0801c16 	blt	r22,r2,8020acf4 <___vfprintf_internal_r+0x1de8>
8020ac84:	d9402917 	ldw	r5,164(sp)
8020ac88:	2d801a16 	blt	r5,r22,8020acf4 <___vfprintf_internal_r+0x1de8>
8020ac8c:	dd803215 	stw	r22,200(sp)
8020ac90:	003e8906 	br	8020a6b8 <__reset+0xfa1ea6b8>
8020ac94:	012008b4 	movhi	r4,32802
8020ac98:	2135fa84 	addi	r4,r4,-10262
8020ac9c:	d9002b15 	stw	r4,172(sp)
8020aca0:	003c9106 	br	80209ee8 <__reset+0xfa1e9ee8>
8020aca4:	e005883a 	mov	r2,fp
8020aca8:	003e7906 	br	8020a690 <__reset+0xfa1ea690>
8020acac:	d9402917 	ldw	r5,164(sp)
8020acb0:	df002783 	ldbu	fp,158(sp)
8020acb4:	dcc02d15 	stw	r19,180(sp)
8020acb8:	d9402a15 	stw	r5,168(sp)
8020acbc:	d9402e15 	stw	r5,184(sp)
8020acc0:	d8002915 	stw	zero,164(sp)
8020acc4:	d8003215 	stw	zero,200(sp)
8020acc8:	003a5d06 	br	80209640 <__reset+0xfa1e9640>
8020accc:	9080004c 	andi	r2,r18,1
8020acd0:	0039883a 	mov	fp,zero
8020acd4:	10000426 	beq	r2,zero,8020ace8 <___vfprintf_internal_r+0x1ddc>
8020acd8:	00800c04 	movi	r2,48
8020acdc:	dc001dc4 	addi	r16,sp,119
8020ace0:	d8801dc5 	stb	r2,119(sp)
8020ace4:	003b8006 	br	80209ae8 <__reset+0xfa1e9ae8>
8020ace8:	d8002e15 	stw	zero,184(sp)
8020acec:	dc001e04 	addi	r16,sp,120
8020acf0:	003a4d06 	br	80209628 <__reset+0xfa1e9628>
8020acf4:	8c7fff84 	addi	r17,r17,-2
8020acf8:	b5bfffc4 	addi	r22,r22,-1
8020acfc:	dd802615 	stw	r22,152(sp)
8020ad00:	dc4022c5 	stb	r17,139(sp)
8020ad04:	b000bf16 	blt	r22,zero,8020b004 <___vfprintf_internal_r+0x20f8>
8020ad08:	00800ac4 	movi	r2,43
8020ad0c:	d8802305 	stb	r2,140(sp)
8020ad10:	00800244 	movi	r2,9
8020ad14:	15807016 	blt	r2,r22,8020aed8 <___vfprintf_internal_r+0x1fcc>
8020ad18:	00800c04 	movi	r2,48
8020ad1c:	b5800c04 	addi	r22,r22,48
8020ad20:	d8802345 	stb	r2,141(sp)
8020ad24:	dd802385 	stb	r22,142(sp)
8020ad28:	d88023c4 	addi	r2,sp,143
8020ad2c:	df0022c4 	addi	fp,sp,139
8020ad30:	d8c03317 	ldw	r3,204(sp)
8020ad34:	1739c83a 	sub	fp,r2,fp
8020ad38:	d9003317 	ldw	r4,204(sp)
8020ad3c:	e0c7883a 	add	r3,fp,r3
8020ad40:	df003a15 	stw	fp,232(sp)
8020ad44:	d8c02e15 	stw	r3,184(sp)
8020ad48:	00800044 	movi	r2,1
8020ad4c:	1100b30e 	bge	r2,r4,8020b01c <___vfprintf_internal_r+0x2110>
8020ad50:	d8c02e17 	ldw	r3,184(sp)
8020ad54:	18c00044 	addi	r3,r3,1
8020ad58:	d8c02e15 	stw	r3,184(sp)
8020ad5c:	1805883a 	mov	r2,r3
8020ad60:	1800ac16 	blt	r3,zero,8020b014 <___vfprintf_internal_r+0x2108>
8020ad64:	d8003215 	stw	zero,200(sp)
8020ad68:	003e5d06 	br	8020a6e0 <__reset+0xfa1ea6e0>
8020ad6c:	d9002c17 	ldw	r4,176(sp)
8020ad70:	d9801e04 	addi	r6,sp,120
8020ad74:	b80b883a 	mov	r5,r23
8020ad78:	02117cc0 	call	802117cc <__sprint_r>
8020ad7c:	1039651e 	bne	r2,zero,80209314 <__reset+0xfa1e9314>
8020ad80:	dc402617 	ldw	r17,152(sp)
8020ad84:	d8c02017 	ldw	r3,128(sp)
8020ad88:	d8801f17 	ldw	r2,124(sp)
8020ad8c:	da000404 	addi	r8,sp,16
8020ad90:	003ed606 	br	8020a8ec <__reset+0xfa1ea8ec>
8020ad94:	582b883a 	mov	r21,r11
8020ad98:	d8002915 	stw	zero,164(sp)
8020ad9c:	0038bd06 	br	80209094 <__reset+0xfa1e9094>
8020ada0:	d8802917 	ldw	r2,164(sp)
8020ada4:	103e071e 	bne	r2,zero,8020a5c4 <__reset+0xfa1ea5c4>
8020ada8:	dc002915 	stw	r16,164(sp)
8020adac:	003e0506 	br	8020a5c4 <__reset+0xfa1ea5c4>
8020adb0:	d9002917 	ldw	r4,164(sp)
8020adb4:	20c00044 	addi	r3,r4,1
8020adb8:	003e0f06 	br	8020a5f8 <__reset+0xfa1ea5f8>
8020adbc:	01400184 	movi	r5,6
8020adc0:	d9402915 	stw	r5,164(sp)
8020adc4:	003dff06 	br	8020a5c4 <__reset+0xfa1ea5c4>
8020adc8:	d8802104 	addi	r2,sp,132
8020adcc:	d8800315 	stw	r2,12(sp)
8020add0:	d8802504 	addi	r2,sp,148
8020add4:	d8800215 	stw	r2,8(sp)
8020add8:	d8802604 	addi	r2,sp,152
8020addc:	d8800115 	stw	r2,4(sp)
8020ade0:	d8802917 	ldw	r2,164(sp)
8020ade4:	d9403617 	ldw	r5,216(sp)
8020ade8:	d9002c17 	ldw	r4,176(sp)
8020adec:	d8800015 	stw	r2,0(sp)
8020adf0:	01c000c4 	movi	r7,3
8020adf4:	980d883a 	mov	r6,r19
8020adf8:	da003d15 	stw	r8,244(sp)
8020adfc:	020b5300 	call	8020b530 <_dtoa_r>
8020ae00:	d8c02917 	ldw	r3,164(sp)
8020ae04:	da003d17 	ldw	r8,244(sp)
8020ae08:	1021883a 	mov	r16,r2
8020ae0c:	10f9883a 	add	fp,r2,r3
8020ae10:	81000007 	ldb	r4,0(r16)
8020ae14:	00800c04 	movi	r2,48
8020ae18:	20805e26 	beq	r4,r2,8020af94 <___vfprintf_internal_r+0x2088>
8020ae1c:	d8c02617 	ldw	r3,152(sp)
8020ae20:	e0f9883a 	add	fp,fp,r3
8020ae24:	003e0a06 	br	8020a650 <__reset+0xfa1ea650>
8020ae28:	00c00b44 	movi	r3,45
8020ae2c:	24e0003c 	xorhi	r19,r4,32768
8020ae30:	d8c02a05 	stb	r3,168(sp)
8020ae34:	003de906 	br	8020a5dc <__reset+0xfa1ea5dc>
8020ae38:	d8c03217 	ldw	r3,200(sp)
8020ae3c:	00c07a0e 	bge	zero,r3,8020b028 <___vfprintf_internal_r+0x211c>
8020ae40:	00800044 	movi	r2,1
8020ae44:	d9003317 	ldw	r4,204(sp)
8020ae48:	1105883a 	add	r2,r2,r4
8020ae4c:	d8802e15 	stw	r2,184(sp)
8020ae50:	10004e16 	blt	r2,zero,8020af8c <___vfprintf_internal_r+0x2080>
8020ae54:	044019c4 	movi	r17,103
8020ae58:	003e2106 	br	8020a6e0 <__reset+0xfa1ea6e0>
8020ae5c:	d9002917 	ldw	r4,164(sp)
8020ae60:	d8802104 	addi	r2,sp,132
8020ae64:	d8800315 	stw	r2,12(sp)
8020ae68:	d9000015 	stw	r4,0(sp)
8020ae6c:	d8802504 	addi	r2,sp,148
8020ae70:	d9403617 	ldw	r5,216(sp)
8020ae74:	d9002c17 	ldw	r4,176(sp)
8020ae78:	d8800215 	stw	r2,8(sp)
8020ae7c:	d8802604 	addi	r2,sp,152
8020ae80:	d8800115 	stw	r2,4(sp)
8020ae84:	01c000c4 	movi	r7,3
8020ae88:	980d883a 	mov	r6,r19
8020ae8c:	da003d15 	stw	r8,244(sp)
8020ae90:	020b5300 	call	8020b530 <_dtoa_r>
8020ae94:	d8c02917 	ldw	r3,164(sp)
8020ae98:	da003d17 	ldw	r8,244(sp)
8020ae9c:	1021883a 	mov	r16,r2
8020aea0:	00801184 	movi	r2,70
8020aea4:	80f9883a 	add	fp,r16,r3
8020aea8:	88bfd926 	beq	r17,r2,8020ae10 <__reset+0xfa1eae10>
8020aeac:	003de806 	br	8020a650 <__reset+0xfa1ea650>
8020aeb0:	d9002917 	ldw	r4,164(sp)
8020aeb4:	00c04d0e 	bge	zero,r3,8020afec <___vfprintf_internal_r+0x20e0>
8020aeb8:	2000441e 	bne	r4,zero,8020afcc <___vfprintf_internal_r+0x20c0>
8020aebc:	9480004c 	andi	r18,r18,1
8020aec0:	9000421e 	bne	r18,zero,8020afcc <___vfprintf_internal_r+0x20c0>
8020aec4:	1805883a 	mov	r2,r3
8020aec8:	18007016 	blt	r3,zero,8020b08c <___vfprintf_internal_r+0x2180>
8020aecc:	d8c03217 	ldw	r3,200(sp)
8020aed0:	d8c02e15 	stw	r3,184(sp)
8020aed4:	003e0206 	br	8020a6e0 <__reset+0xfa1ea6e0>
8020aed8:	df0022c4 	addi	fp,sp,139
8020aedc:	dc002915 	stw	r16,164(sp)
8020aee0:	4027883a 	mov	r19,r8
8020aee4:	e021883a 	mov	r16,fp
8020aee8:	b009883a 	mov	r4,r22
8020aeec:	01400284 	movi	r5,10
8020aef0:	02141800 	call	80214180 <__modsi3>
8020aef4:	10800c04 	addi	r2,r2,48
8020aef8:	843fffc4 	addi	r16,r16,-1
8020aefc:	b009883a 	mov	r4,r22
8020af00:	01400284 	movi	r5,10
8020af04:	80800005 	stb	r2,0(r16)
8020af08:	02140fc0 	call	802140fc <__divsi3>
8020af0c:	102d883a 	mov	r22,r2
8020af10:	00800244 	movi	r2,9
8020af14:	15bff416 	blt	r2,r22,8020aee8 <__reset+0xfa1eaee8>
8020af18:	9811883a 	mov	r8,r19
8020af1c:	b0800c04 	addi	r2,r22,48
8020af20:	8027883a 	mov	r19,r16
8020af24:	997fffc4 	addi	r5,r19,-1
8020af28:	98bfffc5 	stb	r2,-1(r19)
8020af2c:	dc002917 	ldw	r16,164(sp)
8020af30:	2f006a2e 	bgeu	r5,fp,8020b0dc <___vfprintf_internal_r+0x21d0>
8020af34:	d9c02384 	addi	r7,sp,142
8020af38:	3ccfc83a 	sub	r7,r7,r19
8020af3c:	d9002344 	addi	r4,sp,141
8020af40:	e1cf883a 	add	r7,fp,r7
8020af44:	00000106 	br	8020af4c <___vfprintf_internal_r+0x2040>
8020af48:	28800003 	ldbu	r2,0(r5)
8020af4c:	20800005 	stb	r2,0(r4)
8020af50:	21000044 	addi	r4,r4,1
8020af54:	29400044 	addi	r5,r5,1
8020af58:	393ffb1e 	bne	r7,r4,8020af48 <__reset+0xfa1eaf48>
8020af5c:	d8802304 	addi	r2,sp,140
8020af60:	14c5c83a 	sub	r2,r2,r19
8020af64:	d8c02344 	addi	r3,sp,141
8020af68:	1885883a 	add	r2,r3,r2
8020af6c:	003f7006 	br	8020ad30 <__reset+0xfa1ead30>
8020af70:	0005883a 	mov	r2,zero
8020af74:	003f0f06 	br	8020abb4 <__reset+0xfa1eabb4>
8020af78:	d8c03217 	ldw	r3,200(sp)
8020af7c:	18c00044 	addi	r3,r3,1
8020af80:	d8c02e15 	stw	r3,184(sp)
8020af84:	1805883a 	mov	r2,r3
8020af88:	183fb20e 	bge	r3,zero,8020ae54 <__reset+0xfa1eae54>
8020af8c:	0005883a 	mov	r2,zero
8020af90:	003fb006 	br	8020ae54 <__reset+0xfa1eae54>
8020af94:	d9003617 	ldw	r4,216(sp)
8020af98:	000d883a 	mov	r6,zero
8020af9c:	000f883a 	mov	r7,zero
8020afa0:	980b883a 	mov	r5,r19
8020afa4:	d8c03c15 	stw	r3,240(sp)
8020afa8:	da003d15 	stw	r8,244(sp)
8020afac:	02154440 	call	80215444 <__eqdf2>
8020afb0:	d8c03c17 	ldw	r3,240(sp)
8020afb4:	da003d17 	ldw	r8,244(sp)
8020afb8:	103f9826 	beq	r2,zero,8020ae1c <__reset+0xfa1eae1c>
8020afbc:	00800044 	movi	r2,1
8020afc0:	10c7c83a 	sub	r3,r2,r3
8020afc4:	d8c02615 	stw	r3,152(sp)
8020afc8:	003f9506 	br	8020ae20 <__reset+0xfa1eae20>
8020afcc:	d9002917 	ldw	r4,164(sp)
8020afd0:	d8c03217 	ldw	r3,200(sp)
8020afd4:	20800044 	addi	r2,r4,1
8020afd8:	1885883a 	add	r2,r3,r2
8020afdc:	d8802e15 	stw	r2,184(sp)
8020afe0:	103dbf0e 	bge	r2,zero,8020a6e0 <__reset+0xfa1ea6e0>
8020afe4:	0005883a 	mov	r2,zero
8020afe8:	003dbd06 	br	8020a6e0 <__reset+0xfa1ea6e0>
8020afec:	2000211e 	bne	r4,zero,8020b074 <___vfprintf_internal_r+0x2168>
8020aff0:	9480004c 	andi	r18,r18,1
8020aff4:	90001f1e 	bne	r18,zero,8020b074 <___vfprintf_internal_r+0x2168>
8020aff8:	00800044 	movi	r2,1
8020affc:	d8802e15 	stw	r2,184(sp)
8020b000:	003db706 	br	8020a6e0 <__reset+0xfa1ea6e0>
8020b004:	00800b44 	movi	r2,45
8020b008:	05adc83a 	sub	r22,zero,r22
8020b00c:	d8802305 	stb	r2,140(sp)
8020b010:	003f3f06 	br	8020ad10 <__reset+0xfa1ead10>
8020b014:	0005883a 	mov	r2,zero
8020b018:	003f5206 	br	8020ad64 <__reset+0xfa1ead64>
8020b01c:	90a4703a 	and	r18,r18,r2
8020b020:	903f4e26 	beq	r18,zero,8020ad5c <__reset+0xfa1ead5c>
8020b024:	003f4a06 	br	8020ad50 <__reset+0xfa1ead50>
8020b028:	00800084 	movi	r2,2
8020b02c:	10c5c83a 	sub	r2,r2,r3
8020b030:	003f8406 	br	8020ae44 <__reset+0xfa1eae44>
8020b034:	d8802d17 	ldw	r2,180(sp)
8020b038:	d9002d17 	ldw	r4,180(sp)
8020b03c:	ac400043 	ldbu	r17,1(r21)
8020b040:	10800017 	ldw	r2,0(r2)
8020b044:	582b883a 	mov	r21,r11
8020b048:	d8802915 	stw	r2,164(sp)
8020b04c:	20800104 	addi	r2,r4,4
8020b050:	d9002917 	ldw	r4,164(sp)
8020b054:	d8802d15 	stw	r2,180(sp)
8020b058:	203e7a0e 	bge	r4,zero,8020aa44 <__reset+0xfa1eaa44>
8020b05c:	8c403fcc 	andi	r17,r17,255
8020b060:	00bfffc4 	movi	r2,-1
8020b064:	8c40201c 	xori	r17,r17,128
8020b068:	d8802915 	stw	r2,164(sp)
8020b06c:	8c7fe004 	addi	r17,r17,-128
8020b070:	00380706 	br	80209090 <__reset+0xfa1e9090>
8020b074:	d8c02917 	ldw	r3,164(sp)
8020b078:	18c00084 	addi	r3,r3,2
8020b07c:	d8c02e15 	stw	r3,184(sp)
8020b080:	1805883a 	mov	r2,r3
8020b084:	183d960e 	bge	r3,zero,8020a6e0 <__reset+0xfa1ea6e0>
8020b088:	003fd606 	br	8020afe4 <__reset+0xfa1eafe4>
8020b08c:	0005883a 	mov	r2,zero
8020b090:	003f8e06 	br	8020aecc <__reset+0xfa1eaecc>
8020b094:	9080004c 	andi	r2,r18,1
8020b098:	103f811e 	bne	r2,zero,8020aea0 <__reset+0xfa1eaea0>
8020b09c:	d8802117 	ldw	r2,132(sp)
8020b0a0:	1405c83a 	sub	r2,r2,r16
8020b0a4:	d8803315 	stw	r2,204(sp)
8020b0a8:	b47ef326 	beq	r22,r17,8020ac78 <__reset+0xfa1eac78>
8020b0ac:	dd802617 	ldw	r22,152(sp)
8020b0b0:	003f1106 	br	8020acf8 <__reset+0xfa1eacf8>
8020b0b4:	d9c02785 	stb	r7,158(sp)
8020b0b8:	00390406 	br	802094cc <__reset+0xfa1e94cc>
8020b0bc:	d9c02785 	stb	r7,158(sp)
8020b0c0:	0038d306 	br	80209410 <__reset+0xfa1e9410>
8020b0c4:	d9c02785 	stb	r7,158(sp)
8020b0c8:	003a6106 	br	80209a50 <__reset+0xfa1e9a50>
8020b0cc:	d9c02785 	stb	r7,158(sp)
8020b0d0:	003af806 	br	80209cb4 <__reset+0xfa1e9cb4>
8020b0d4:	0005883a 	mov	r2,zero
8020b0d8:	003d7e06 	br	8020a6d4 <__reset+0xfa1ea6d4>
8020b0dc:	d8802344 	addi	r2,sp,141
8020b0e0:	003f1306 	br	8020ad30 <__reset+0xfa1ead30>
8020b0e4:	d9c02785 	stb	r7,158(sp)
8020b0e8:	00392306 	br	80209578 <__reset+0xfa1e9578>
8020b0ec:	d9c02785 	stb	r7,158(sp)
8020b0f0:	003aa906 	br	80209b98 <__reset+0xfa1e9b98>
8020b0f4:	d9c02785 	stb	r7,158(sp)
8020b0f8:	003a3d06 	br	802099f0 <__reset+0xfa1e99f0>
8020b0fc:	d9c02785 	stb	r7,158(sp)
8020b100:	003aca06 	br	80209c2c <__reset+0xfa1e9c2c>

8020b104 <__vfprintf_internal>:
8020b104:	00a008b4 	movhi	r2,32802
8020b108:	10be2904 	addi	r2,r2,-1884
8020b10c:	300f883a 	mov	r7,r6
8020b110:	280d883a 	mov	r6,r5
8020b114:	200b883a 	mov	r5,r4
8020b118:	11000017 	ldw	r4,0(r2)
8020b11c:	0208f0c1 	jmpi	80208f0c <___vfprintf_internal_r>

8020b120 <__sbprintf>:
8020b120:	2880030b 	ldhu	r2,12(r5)
8020b124:	2ac01917 	ldw	r11,100(r5)
8020b128:	2a80038b 	ldhu	r10,14(r5)
8020b12c:	2a400717 	ldw	r9,28(r5)
8020b130:	2a000917 	ldw	r8,36(r5)
8020b134:	defee204 	addi	sp,sp,-1144
8020b138:	00c10004 	movi	r3,1024
8020b13c:	dc011a15 	stw	r16,1128(sp)
8020b140:	10bfff4c 	andi	r2,r2,65533
8020b144:	2821883a 	mov	r16,r5
8020b148:	d8cb883a 	add	r5,sp,r3
8020b14c:	dc811c15 	stw	r18,1136(sp)
8020b150:	dc411b15 	stw	r17,1132(sp)
8020b154:	dfc11d15 	stw	ra,1140(sp)
8020b158:	2025883a 	mov	r18,r4
8020b15c:	d881030d 	sth	r2,1036(sp)
8020b160:	dac11915 	stw	r11,1124(sp)
8020b164:	da81038d 	sth	r10,1038(sp)
8020b168:	da410715 	stw	r9,1052(sp)
8020b16c:	da010915 	stw	r8,1060(sp)
8020b170:	dec10015 	stw	sp,1024(sp)
8020b174:	dec10415 	stw	sp,1040(sp)
8020b178:	d8c10215 	stw	r3,1032(sp)
8020b17c:	d8c10515 	stw	r3,1044(sp)
8020b180:	d8010615 	stw	zero,1048(sp)
8020b184:	0208f0c0 	call	80208f0c <___vfprintf_internal_r>
8020b188:	1023883a 	mov	r17,r2
8020b18c:	10000416 	blt	r2,zero,8020b1a0 <__sbprintf+0x80>
8020b190:	d9410004 	addi	r5,sp,1024
8020b194:	9009883a 	mov	r4,r18
8020b198:	020cdd40 	call	8020cdd4 <_fflush_r>
8020b19c:	10000d1e 	bne	r2,zero,8020b1d4 <__sbprintf+0xb4>
8020b1a0:	d881030b 	ldhu	r2,1036(sp)
8020b1a4:	1080100c 	andi	r2,r2,64
8020b1a8:	10000326 	beq	r2,zero,8020b1b8 <__sbprintf+0x98>
8020b1ac:	8080030b 	ldhu	r2,12(r16)
8020b1b0:	10801014 	ori	r2,r2,64
8020b1b4:	8080030d 	sth	r2,12(r16)
8020b1b8:	8805883a 	mov	r2,r17
8020b1bc:	dfc11d17 	ldw	ra,1140(sp)
8020b1c0:	dc811c17 	ldw	r18,1136(sp)
8020b1c4:	dc411b17 	ldw	r17,1132(sp)
8020b1c8:	dc011a17 	ldw	r16,1128(sp)
8020b1cc:	dec11e04 	addi	sp,sp,1144
8020b1d0:	f800283a 	ret
8020b1d4:	047fffc4 	movi	r17,-1
8020b1d8:	003ff106 	br	8020b1a0 <__reset+0xfa1eb1a0>

8020b1dc <__swsetup_r>:
8020b1dc:	00a008b4 	movhi	r2,32802
8020b1e0:	defffd04 	addi	sp,sp,-12
8020b1e4:	10be2904 	addi	r2,r2,-1884
8020b1e8:	dc400115 	stw	r17,4(sp)
8020b1ec:	2023883a 	mov	r17,r4
8020b1f0:	11000017 	ldw	r4,0(r2)
8020b1f4:	dc000015 	stw	r16,0(sp)
8020b1f8:	dfc00215 	stw	ra,8(sp)
8020b1fc:	2821883a 	mov	r16,r5
8020b200:	20000226 	beq	r4,zero,8020b20c <__swsetup_r+0x30>
8020b204:	20800e17 	ldw	r2,56(r4)
8020b208:	10003126 	beq	r2,zero,8020b2d0 <__swsetup_r+0xf4>
8020b20c:	8080030b 	ldhu	r2,12(r16)
8020b210:	10c0020c 	andi	r3,r2,8
8020b214:	1009883a 	mov	r4,r2
8020b218:	18000f26 	beq	r3,zero,8020b258 <__swsetup_r+0x7c>
8020b21c:	80c00417 	ldw	r3,16(r16)
8020b220:	18001526 	beq	r3,zero,8020b278 <__swsetup_r+0x9c>
8020b224:	1100004c 	andi	r4,r2,1
8020b228:	20001c1e 	bne	r4,zero,8020b29c <__swsetup_r+0xc0>
8020b22c:	1080008c 	andi	r2,r2,2
8020b230:	1000291e 	bne	r2,zero,8020b2d8 <__swsetup_r+0xfc>
8020b234:	80800517 	ldw	r2,20(r16)
8020b238:	80800215 	stw	r2,8(r16)
8020b23c:	18001c26 	beq	r3,zero,8020b2b0 <__swsetup_r+0xd4>
8020b240:	0005883a 	mov	r2,zero
8020b244:	dfc00217 	ldw	ra,8(sp)
8020b248:	dc400117 	ldw	r17,4(sp)
8020b24c:	dc000017 	ldw	r16,0(sp)
8020b250:	dec00304 	addi	sp,sp,12
8020b254:	f800283a 	ret
8020b258:	2080040c 	andi	r2,r4,16
8020b25c:	10002e26 	beq	r2,zero,8020b318 <__swsetup_r+0x13c>
8020b260:	2080010c 	andi	r2,r4,4
8020b264:	10001e1e 	bne	r2,zero,8020b2e0 <__swsetup_r+0x104>
8020b268:	80c00417 	ldw	r3,16(r16)
8020b26c:	20800214 	ori	r2,r4,8
8020b270:	8080030d 	sth	r2,12(r16)
8020b274:	183feb1e 	bne	r3,zero,8020b224 <__reset+0xfa1eb224>
8020b278:	1100a00c 	andi	r4,r2,640
8020b27c:	01408004 	movi	r5,512
8020b280:	217fe826 	beq	r4,r5,8020b224 <__reset+0xfa1eb224>
8020b284:	800b883a 	mov	r5,r16
8020b288:	8809883a 	mov	r4,r17
8020b28c:	020dd540 	call	8020dd54 <__smakebuf_r>
8020b290:	8080030b 	ldhu	r2,12(r16)
8020b294:	80c00417 	ldw	r3,16(r16)
8020b298:	003fe206 	br	8020b224 <__reset+0xfa1eb224>
8020b29c:	80800517 	ldw	r2,20(r16)
8020b2a0:	80000215 	stw	zero,8(r16)
8020b2a4:	0085c83a 	sub	r2,zero,r2
8020b2a8:	80800615 	stw	r2,24(r16)
8020b2ac:	183fe41e 	bne	r3,zero,8020b240 <__reset+0xfa1eb240>
8020b2b0:	80c0030b 	ldhu	r3,12(r16)
8020b2b4:	0005883a 	mov	r2,zero
8020b2b8:	1900200c 	andi	r4,r3,128
8020b2bc:	203fe126 	beq	r4,zero,8020b244 <__reset+0xfa1eb244>
8020b2c0:	18c01014 	ori	r3,r3,64
8020b2c4:	80c0030d 	sth	r3,12(r16)
8020b2c8:	00bfffc4 	movi	r2,-1
8020b2cc:	003fdd06 	br	8020b244 <__reset+0xfa1eb244>
8020b2d0:	020d1b00 	call	8020d1b0 <__sinit>
8020b2d4:	003fcd06 	br	8020b20c <__reset+0xfa1eb20c>
8020b2d8:	0005883a 	mov	r2,zero
8020b2dc:	003fd606 	br	8020b238 <__reset+0xfa1eb238>
8020b2e0:	81400c17 	ldw	r5,48(r16)
8020b2e4:	28000626 	beq	r5,zero,8020b300 <__swsetup_r+0x124>
8020b2e8:	80801004 	addi	r2,r16,64
8020b2ec:	28800326 	beq	r5,r2,8020b2fc <__swsetup_r+0x120>
8020b2f0:	8809883a 	mov	r4,r17
8020b2f4:	020d3240 	call	8020d324 <_free_r>
8020b2f8:	8100030b 	ldhu	r4,12(r16)
8020b2fc:	80000c15 	stw	zero,48(r16)
8020b300:	80c00417 	ldw	r3,16(r16)
8020b304:	00bff6c4 	movi	r2,-37
8020b308:	1108703a 	and	r4,r2,r4
8020b30c:	80000115 	stw	zero,4(r16)
8020b310:	80c00015 	stw	r3,0(r16)
8020b314:	003fd506 	br	8020b26c <__reset+0xfa1eb26c>
8020b318:	00800244 	movi	r2,9
8020b31c:	88800015 	stw	r2,0(r17)
8020b320:	20801014 	ori	r2,r4,64
8020b324:	8080030d 	sth	r2,12(r16)
8020b328:	00bfffc4 	movi	r2,-1
8020b32c:	003fc506 	br	8020b244 <__reset+0xfa1eb244>

8020b330 <quorem>:
8020b330:	defff704 	addi	sp,sp,-36
8020b334:	dc800215 	stw	r18,8(sp)
8020b338:	20800417 	ldw	r2,16(r4)
8020b33c:	2c800417 	ldw	r18,16(r5)
8020b340:	dfc00815 	stw	ra,32(sp)
8020b344:	ddc00715 	stw	r23,28(sp)
8020b348:	dd800615 	stw	r22,24(sp)
8020b34c:	dd400515 	stw	r21,20(sp)
8020b350:	dd000415 	stw	r20,16(sp)
8020b354:	dcc00315 	stw	r19,12(sp)
8020b358:	dc400115 	stw	r17,4(sp)
8020b35c:	dc000015 	stw	r16,0(sp)
8020b360:	14807116 	blt	r2,r18,8020b528 <quorem+0x1f8>
8020b364:	94bfffc4 	addi	r18,r18,-1
8020b368:	94ad883a 	add	r22,r18,r18
8020b36c:	b5ad883a 	add	r22,r22,r22
8020b370:	2c400504 	addi	r17,r5,20
8020b374:	8da9883a 	add	r20,r17,r22
8020b378:	25400504 	addi	r21,r4,20
8020b37c:	282f883a 	mov	r23,r5
8020b380:	adad883a 	add	r22,r21,r22
8020b384:	a1400017 	ldw	r5,0(r20)
8020b388:	2021883a 	mov	r16,r4
8020b38c:	b1000017 	ldw	r4,0(r22)
8020b390:	29400044 	addi	r5,r5,1
8020b394:	02141f40 	call	802141f4 <__udivsi3>
8020b398:	1027883a 	mov	r19,r2
8020b39c:	10002c26 	beq	r2,zero,8020b450 <quorem+0x120>
8020b3a0:	a813883a 	mov	r9,r21
8020b3a4:	880b883a 	mov	r5,r17
8020b3a8:	0009883a 	mov	r4,zero
8020b3ac:	000d883a 	mov	r6,zero
8020b3b0:	2a000017 	ldw	r8,0(r5)
8020b3b4:	49c00017 	ldw	r7,0(r9)
8020b3b8:	29400104 	addi	r5,r5,4
8020b3bc:	40bfffcc 	andi	r2,r8,65535
8020b3c0:	14c5383a 	mul	r2,r2,r19
8020b3c4:	4010d43a 	srli	r8,r8,16
8020b3c8:	38ffffcc 	andi	r3,r7,65535
8020b3cc:	1105883a 	add	r2,r2,r4
8020b3d0:	1008d43a 	srli	r4,r2,16
8020b3d4:	44d1383a 	mul	r8,r8,r19
8020b3d8:	198d883a 	add	r6,r3,r6
8020b3dc:	10ffffcc 	andi	r3,r2,65535
8020b3e0:	30c7c83a 	sub	r3,r6,r3
8020b3e4:	380ed43a 	srli	r7,r7,16
8020b3e8:	4105883a 	add	r2,r8,r4
8020b3ec:	180dd43a 	srai	r6,r3,16
8020b3f0:	113fffcc 	andi	r4,r2,65535
8020b3f4:	390fc83a 	sub	r7,r7,r4
8020b3f8:	398d883a 	add	r6,r7,r6
8020b3fc:	300e943a 	slli	r7,r6,16
8020b400:	18ffffcc 	andi	r3,r3,65535
8020b404:	1008d43a 	srli	r4,r2,16
8020b408:	38ceb03a 	or	r7,r7,r3
8020b40c:	49c00015 	stw	r7,0(r9)
8020b410:	300dd43a 	srai	r6,r6,16
8020b414:	4a400104 	addi	r9,r9,4
8020b418:	a17fe52e 	bgeu	r20,r5,8020b3b0 <__reset+0xfa1eb3b0>
8020b41c:	b0800017 	ldw	r2,0(r22)
8020b420:	10000b1e 	bne	r2,zero,8020b450 <quorem+0x120>
8020b424:	b0bfff04 	addi	r2,r22,-4
8020b428:	a880082e 	bgeu	r21,r2,8020b44c <quorem+0x11c>
8020b42c:	b0ffff17 	ldw	r3,-4(r22)
8020b430:	18000326 	beq	r3,zero,8020b440 <quorem+0x110>
8020b434:	00000506 	br	8020b44c <quorem+0x11c>
8020b438:	10c00017 	ldw	r3,0(r2)
8020b43c:	1800031e 	bne	r3,zero,8020b44c <quorem+0x11c>
8020b440:	10bfff04 	addi	r2,r2,-4
8020b444:	94bfffc4 	addi	r18,r18,-1
8020b448:	a8bffb36 	bltu	r21,r2,8020b438 <__reset+0xfa1eb438>
8020b44c:	84800415 	stw	r18,16(r16)
8020b450:	b80b883a 	mov	r5,r23
8020b454:	8009883a 	mov	r4,r16
8020b458:	020f34c0 	call	8020f34c <__mcmp>
8020b45c:	10002616 	blt	r2,zero,8020b4f8 <quorem+0x1c8>
8020b460:	9cc00044 	addi	r19,r19,1
8020b464:	a805883a 	mov	r2,r21
8020b468:	000b883a 	mov	r5,zero
8020b46c:	11000017 	ldw	r4,0(r2)
8020b470:	89800017 	ldw	r6,0(r17)
8020b474:	10800104 	addi	r2,r2,4
8020b478:	20ffffcc 	andi	r3,r4,65535
8020b47c:	194b883a 	add	r5,r3,r5
8020b480:	30ffffcc 	andi	r3,r6,65535
8020b484:	28c7c83a 	sub	r3,r5,r3
8020b488:	300cd43a 	srli	r6,r6,16
8020b48c:	2008d43a 	srli	r4,r4,16
8020b490:	180bd43a 	srai	r5,r3,16
8020b494:	18ffffcc 	andi	r3,r3,65535
8020b498:	2189c83a 	sub	r4,r4,r6
8020b49c:	2149883a 	add	r4,r4,r5
8020b4a0:	200c943a 	slli	r6,r4,16
8020b4a4:	8c400104 	addi	r17,r17,4
8020b4a8:	200bd43a 	srai	r5,r4,16
8020b4ac:	30c6b03a 	or	r3,r6,r3
8020b4b0:	10ffff15 	stw	r3,-4(r2)
8020b4b4:	a47fed2e 	bgeu	r20,r17,8020b46c <__reset+0xfa1eb46c>
8020b4b8:	9485883a 	add	r2,r18,r18
8020b4bc:	1085883a 	add	r2,r2,r2
8020b4c0:	a887883a 	add	r3,r21,r2
8020b4c4:	18800017 	ldw	r2,0(r3)
8020b4c8:	10000b1e 	bne	r2,zero,8020b4f8 <quorem+0x1c8>
8020b4cc:	18bfff04 	addi	r2,r3,-4
8020b4d0:	a880082e 	bgeu	r21,r2,8020b4f4 <quorem+0x1c4>
8020b4d4:	18ffff17 	ldw	r3,-4(r3)
8020b4d8:	18000326 	beq	r3,zero,8020b4e8 <quorem+0x1b8>
8020b4dc:	00000506 	br	8020b4f4 <quorem+0x1c4>
8020b4e0:	10c00017 	ldw	r3,0(r2)
8020b4e4:	1800031e 	bne	r3,zero,8020b4f4 <quorem+0x1c4>
8020b4e8:	10bfff04 	addi	r2,r2,-4
8020b4ec:	94bfffc4 	addi	r18,r18,-1
8020b4f0:	a8bffb36 	bltu	r21,r2,8020b4e0 <__reset+0xfa1eb4e0>
8020b4f4:	84800415 	stw	r18,16(r16)
8020b4f8:	9805883a 	mov	r2,r19
8020b4fc:	dfc00817 	ldw	ra,32(sp)
8020b500:	ddc00717 	ldw	r23,28(sp)
8020b504:	dd800617 	ldw	r22,24(sp)
8020b508:	dd400517 	ldw	r21,20(sp)
8020b50c:	dd000417 	ldw	r20,16(sp)
8020b510:	dcc00317 	ldw	r19,12(sp)
8020b514:	dc800217 	ldw	r18,8(sp)
8020b518:	dc400117 	ldw	r17,4(sp)
8020b51c:	dc000017 	ldw	r16,0(sp)
8020b520:	dec00904 	addi	sp,sp,36
8020b524:	f800283a 	ret
8020b528:	0005883a 	mov	r2,zero
8020b52c:	003ff306 	br	8020b4fc <__reset+0xfa1eb4fc>

8020b530 <_dtoa_r>:
8020b530:	20801017 	ldw	r2,64(r4)
8020b534:	deffde04 	addi	sp,sp,-136
8020b538:	df002015 	stw	fp,128(sp)
8020b53c:	dcc01b15 	stw	r19,108(sp)
8020b540:	dc801a15 	stw	r18,104(sp)
8020b544:	dc401915 	stw	r17,100(sp)
8020b548:	dc001815 	stw	r16,96(sp)
8020b54c:	dfc02115 	stw	ra,132(sp)
8020b550:	ddc01f15 	stw	r23,124(sp)
8020b554:	dd801e15 	stw	r22,120(sp)
8020b558:	dd401d15 	stw	r21,116(sp)
8020b55c:	dd001c15 	stw	r20,112(sp)
8020b560:	d9c00315 	stw	r7,12(sp)
8020b564:	2039883a 	mov	fp,r4
8020b568:	3023883a 	mov	r17,r6
8020b56c:	2825883a 	mov	r18,r5
8020b570:	dc002417 	ldw	r16,144(sp)
8020b574:	3027883a 	mov	r19,r6
8020b578:	10000826 	beq	r2,zero,8020b59c <_dtoa_r+0x6c>
8020b57c:	21801117 	ldw	r6,68(r4)
8020b580:	00c00044 	movi	r3,1
8020b584:	100b883a 	mov	r5,r2
8020b588:	1986983a 	sll	r3,r3,r6
8020b58c:	11800115 	stw	r6,4(r2)
8020b590:	10c00215 	stw	r3,8(r2)
8020b594:	020eb2c0 	call	8020eb2c <_Bfree>
8020b598:	e0001015 	stw	zero,64(fp)
8020b59c:	88002e16 	blt	r17,zero,8020b658 <_dtoa_r+0x128>
8020b5a0:	80000015 	stw	zero,0(r16)
8020b5a4:	889ffc2c 	andhi	r2,r17,32752
8020b5a8:	00dffc34 	movhi	r3,32752
8020b5ac:	10c01c26 	beq	r2,r3,8020b620 <_dtoa_r+0xf0>
8020b5b0:	000d883a 	mov	r6,zero
8020b5b4:	000f883a 	mov	r7,zero
8020b5b8:	9009883a 	mov	r4,r18
8020b5bc:	980b883a 	mov	r5,r19
8020b5c0:	02154440 	call	80215444 <__eqdf2>
8020b5c4:	10002b1e 	bne	r2,zero,8020b674 <_dtoa_r+0x144>
8020b5c8:	d9c02317 	ldw	r7,140(sp)
8020b5cc:	00800044 	movi	r2,1
8020b5d0:	38800015 	stw	r2,0(r7)
8020b5d4:	d8802517 	ldw	r2,148(sp)
8020b5d8:	10019e26 	beq	r2,zero,8020bc54 <_dtoa_r+0x724>
8020b5dc:	d8c02517 	ldw	r3,148(sp)
8020b5e0:	00a008b4 	movhi	r2,32802
8020b5e4:	10b5f244 	addi	r2,r2,-10295
8020b5e8:	18800015 	stw	r2,0(r3)
8020b5ec:	10bfffc4 	addi	r2,r2,-1
8020b5f0:	dfc02117 	ldw	ra,132(sp)
8020b5f4:	df002017 	ldw	fp,128(sp)
8020b5f8:	ddc01f17 	ldw	r23,124(sp)
8020b5fc:	dd801e17 	ldw	r22,120(sp)
8020b600:	dd401d17 	ldw	r21,116(sp)
8020b604:	dd001c17 	ldw	r20,112(sp)
8020b608:	dcc01b17 	ldw	r19,108(sp)
8020b60c:	dc801a17 	ldw	r18,104(sp)
8020b610:	dc401917 	ldw	r17,100(sp)
8020b614:	dc001817 	ldw	r16,96(sp)
8020b618:	dec02204 	addi	sp,sp,136
8020b61c:	f800283a 	ret
8020b620:	d8c02317 	ldw	r3,140(sp)
8020b624:	0089c3c4 	movi	r2,9999
8020b628:	18800015 	stw	r2,0(r3)
8020b62c:	90017726 	beq	r18,zero,8020bc0c <_dtoa_r+0x6dc>
8020b630:	00a008b4 	movhi	r2,32802
8020b634:	10b60604 	addi	r2,r2,-10216
8020b638:	d9002517 	ldw	r4,148(sp)
8020b63c:	203fec26 	beq	r4,zero,8020b5f0 <__reset+0xfa1eb5f0>
8020b640:	10c000c7 	ldb	r3,3(r2)
8020b644:	1801781e 	bne	r3,zero,8020bc28 <_dtoa_r+0x6f8>
8020b648:	10c000c4 	addi	r3,r2,3
8020b64c:	d9802517 	ldw	r6,148(sp)
8020b650:	30c00015 	stw	r3,0(r6)
8020b654:	003fe606 	br	8020b5f0 <__reset+0xfa1eb5f0>
8020b658:	04e00034 	movhi	r19,32768
8020b65c:	9cffffc4 	addi	r19,r19,-1
8020b660:	00800044 	movi	r2,1
8020b664:	8ce6703a 	and	r19,r17,r19
8020b668:	80800015 	stw	r2,0(r16)
8020b66c:	9823883a 	mov	r17,r19
8020b670:	003fcc06 	br	8020b5a4 <__reset+0xfa1eb5a4>
8020b674:	d8800204 	addi	r2,sp,8
8020b678:	d8800015 	stw	r2,0(sp)
8020b67c:	d9c00104 	addi	r7,sp,4
8020b680:	900b883a 	mov	r5,r18
8020b684:	980d883a 	mov	r6,r19
8020b688:	e009883a 	mov	r4,fp
8020b68c:	8820d53a 	srli	r16,r17,20
8020b690:	020f7180 	call	8020f718 <__d2b>
8020b694:	d8800915 	stw	r2,36(sp)
8020b698:	8001651e 	bne	r16,zero,8020bc30 <_dtoa_r+0x700>
8020b69c:	dd800217 	ldw	r22,8(sp)
8020b6a0:	dc000117 	ldw	r16,4(sp)
8020b6a4:	00800804 	movi	r2,32
8020b6a8:	b421883a 	add	r16,r22,r16
8020b6ac:	80c10c84 	addi	r3,r16,1074
8020b6b0:	10c2d10e 	bge	r2,r3,8020c1f8 <_dtoa_r+0xcc8>
8020b6b4:	00801004 	movi	r2,64
8020b6b8:	81010484 	addi	r4,r16,1042
8020b6bc:	10c7c83a 	sub	r3,r2,r3
8020b6c0:	9108d83a 	srl	r4,r18,r4
8020b6c4:	88e2983a 	sll	r17,r17,r3
8020b6c8:	2448b03a 	or	r4,r4,r17
8020b6cc:	021680c0 	call	8021680c <__floatunsidf>
8020b6d0:	017f8434 	movhi	r5,65040
8020b6d4:	01800044 	movi	r6,1
8020b6d8:	1009883a 	mov	r4,r2
8020b6dc:	194b883a 	add	r5,r3,r5
8020b6e0:	843fffc4 	addi	r16,r16,-1
8020b6e4:	d9801115 	stw	r6,68(sp)
8020b6e8:	000d883a 	mov	r6,zero
8020b6ec:	01cffe34 	movhi	r7,16376
8020b6f0:	0215db40 	call	80215db4 <__subdf3>
8020b6f4:	0198dbf4 	movhi	r6,25455
8020b6f8:	01cff4f4 	movhi	r7,16339
8020b6fc:	3190d844 	addi	r6,r6,17249
8020b700:	39e1e9c4 	addi	r7,r7,-30809
8020b704:	1009883a 	mov	r4,r2
8020b708:	180b883a 	mov	r5,r3
8020b70c:	021569c0 	call	8021569c <__muldf3>
8020b710:	01a2d874 	movhi	r6,35681
8020b714:	01cff1f4 	movhi	r7,16327
8020b718:	31b22cc4 	addi	r6,r6,-14157
8020b71c:	39e28a04 	addi	r7,r7,-30168
8020b720:	180b883a 	mov	r5,r3
8020b724:	1009883a 	mov	r4,r2
8020b728:	02142b00 	call	802142b0 <__adddf3>
8020b72c:	8009883a 	mov	r4,r16
8020b730:	1029883a 	mov	r20,r2
8020b734:	1823883a 	mov	r17,r3
8020b738:	02167300 	call	80216730 <__floatsidf>
8020b73c:	019427f4 	movhi	r6,20639
8020b740:	01cff4f4 	movhi	r7,16339
8020b744:	319e7ec4 	addi	r6,r6,31227
8020b748:	39d104c4 	addi	r7,r7,17427
8020b74c:	1009883a 	mov	r4,r2
8020b750:	180b883a 	mov	r5,r3
8020b754:	021569c0 	call	8021569c <__muldf3>
8020b758:	100d883a 	mov	r6,r2
8020b75c:	180f883a 	mov	r7,r3
8020b760:	a009883a 	mov	r4,r20
8020b764:	880b883a 	mov	r5,r17
8020b768:	02142b00 	call	802142b0 <__adddf3>
8020b76c:	1009883a 	mov	r4,r2
8020b770:	180b883a 	mov	r5,r3
8020b774:	1029883a 	mov	r20,r2
8020b778:	1823883a 	mov	r17,r3
8020b77c:	02166b00 	call	802166b0 <__fixdfsi>
8020b780:	000d883a 	mov	r6,zero
8020b784:	000f883a 	mov	r7,zero
8020b788:	a009883a 	mov	r4,r20
8020b78c:	880b883a 	mov	r5,r17
8020b790:	d8800515 	stw	r2,20(sp)
8020b794:	02155a80 	call	802155a8 <__ledf2>
8020b798:	10028716 	blt	r2,zero,8020c1b8 <_dtoa_r+0xc88>
8020b79c:	d8c00517 	ldw	r3,20(sp)
8020b7a0:	00800584 	movi	r2,22
8020b7a4:	10c27536 	bltu	r2,r3,8020c17c <_dtoa_r+0xc4c>
8020b7a8:	180490fa 	slli	r2,r3,3
8020b7ac:	00e008b4 	movhi	r3,32802
8020b7b0:	18f62104 	addi	r3,r3,-10108
8020b7b4:	1885883a 	add	r2,r3,r2
8020b7b8:	11000017 	ldw	r4,0(r2)
8020b7bc:	11400117 	ldw	r5,4(r2)
8020b7c0:	900d883a 	mov	r6,r18
8020b7c4:	980f883a 	mov	r7,r19
8020b7c8:	02154cc0 	call	802154cc <__gedf2>
8020b7cc:	00828d0e 	bge	zero,r2,8020c204 <_dtoa_r+0xcd4>
8020b7d0:	d9000517 	ldw	r4,20(sp)
8020b7d4:	d8000e15 	stw	zero,56(sp)
8020b7d8:	213fffc4 	addi	r4,r4,-1
8020b7dc:	d9000515 	stw	r4,20(sp)
8020b7e0:	b42dc83a 	sub	r22,r22,r16
8020b7e4:	b5bfffc4 	addi	r22,r22,-1
8020b7e8:	b0026f16 	blt	r22,zero,8020c1a8 <_dtoa_r+0xc78>
8020b7ec:	d8000815 	stw	zero,32(sp)
8020b7f0:	d9c00517 	ldw	r7,20(sp)
8020b7f4:	38026416 	blt	r7,zero,8020c188 <_dtoa_r+0xc58>
8020b7f8:	b1ed883a 	add	r22,r22,r7
8020b7fc:	d9c00d15 	stw	r7,52(sp)
8020b800:	d8000a15 	stw	zero,40(sp)
8020b804:	d9800317 	ldw	r6,12(sp)
8020b808:	00800244 	movi	r2,9
8020b80c:	11811436 	bltu	r2,r6,8020bc60 <_dtoa_r+0x730>
8020b810:	00800144 	movi	r2,5
8020b814:	1184e10e 	bge	r2,r6,8020cb9c <_dtoa_r+0x166c>
8020b818:	31bfff04 	addi	r6,r6,-4
8020b81c:	d9800315 	stw	r6,12(sp)
8020b820:	0023883a 	mov	r17,zero
8020b824:	d9800317 	ldw	r6,12(sp)
8020b828:	008000c4 	movi	r2,3
8020b82c:	30836726 	beq	r6,r2,8020c5cc <_dtoa_r+0x109c>
8020b830:	1183410e 	bge	r2,r6,8020c538 <_dtoa_r+0x1008>
8020b834:	d9c00317 	ldw	r7,12(sp)
8020b838:	00800104 	movi	r2,4
8020b83c:	38827c26 	beq	r7,r2,8020c230 <_dtoa_r+0xd00>
8020b840:	00800144 	movi	r2,5
8020b844:	3884c41e 	bne	r7,r2,8020cb58 <_dtoa_r+0x1628>
8020b848:	00800044 	movi	r2,1
8020b84c:	d8800b15 	stw	r2,44(sp)
8020b850:	d8c00517 	ldw	r3,20(sp)
8020b854:	d9002217 	ldw	r4,136(sp)
8020b858:	1907883a 	add	r3,r3,r4
8020b85c:	19800044 	addi	r6,r3,1
8020b860:	d8c00c15 	stw	r3,48(sp)
8020b864:	d9800615 	stw	r6,24(sp)
8020b868:	0183a40e 	bge	zero,r6,8020c6fc <_dtoa_r+0x11cc>
8020b86c:	d9800617 	ldw	r6,24(sp)
8020b870:	3021883a 	mov	r16,r6
8020b874:	e0001115 	stw	zero,68(fp)
8020b878:	008005c4 	movi	r2,23
8020b87c:	1184c92e 	bgeu	r2,r6,8020cba4 <_dtoa_r+0x1674>
8020b880:	00c00044 	movi	r3,1
8020b884:	00800104 	movi	r2,4
8020b888:	1085883a 	add	r2,r2,r2
8020b88c:	11000504 	addi	r4,r2,20
8020b890:	180b883a 	mov	r5,r3
8020b894:	18c00044 	addi	r3,r3,1
8020b898:	313ffb2e 	bgeu	r6,r4,8020b888 <__reset+0xfa1eb888>
8020b89c:	e1401115 	stw	r5,68(fp)
8020b8a0:	e009883a 	mov	r4,fp
8020b8a4:	020ea840 	call	8020ea84 <_Balloc>
8020b8a8:	d8800715 	stw	r2,28(sp)
8020b8ac:	e0801015 	stw	r2,64(fp)
8020b8b0:	00800384 	movi	r2,14
8020b8b4:	1400f736 	bltu	r2,r16,8020bc94 <_dtoa_r+0x764>
8020b8b8:	8800f626 	beq	r17,zero,8020bc94 <_dtoa_r+0x764>
8020b8bc:	d9c00517 	ldw	r7,20(sp)
8020b8c0:	01c39a0e 	bge	zero,r7,8020c72c <_dtoa_r+0x11fc>
8020b8c4:	388003cc 	andi	r2,r7,15
8020b8c8:	100490fa 	slli	r2,r2,3
8020b8cc:	382bd13a 	srai	r21,r7,4
8020b8d0:	00e008b4 	movhi	r3,32802
8020b8d4:	18f62104 	addi	r3,r3,-10108
8020b8d8:	1885883a 	add	r2,r3,r2
8020b8dc:	a8c0040c 	andi	r3,r21,16
8020b8e0:	12400017 	ldw	r9,0(r2)
8020b8e4:	12000117 	ldw	r8,4(r2)
8020b8e8:	18037926 	beq	r3,zero,8020c6d0 <_dtoa_r+0x11a0>
8020b8ec:	00a008b4 	movhi	r2,32802
8020b8f0:	10b61704 	addi	r2,r2,-10148
8020b8f4:	11800817 	ldw	r6,32(r2)
8020b8f8:	11c00917 	ldw	r7,36(r2)
8020b8fc:	9009883a 	mov	r4,r18
8020b900:	980b883a 	mov	r5,r19
8020b904:	da001715 	stw	r8,92(sp)
8020b908:	da401615 	stw	r9,88(sp)
8020b90c:	0214b5c0 	call	80214b5c <__divdf3>
8020b910:	da001717 	ldw	r8,92(sp)
8020b914:	da401617 	ldw	r9,88(sp)
8020b918:	ad4003cc 	andi	r21,r21,15
8020b91c:	040000c4 	movi	r16,3
8020b920:	1023883a 	mov	r17,r2
8020b924:	1829883a 	mov	r20,r3
8020b928:	a8001126 	beq	r21,zero,8020b970 <_dtoa_r+0x440>
8020b92c:	05e008b4 	movhi	r23,32802
8020b930:	bdf61704 	addi	r23,r23,-10148
8020b934:	4805883a 	mov	r2,r9
8020b938:	4007883a 	mov	r3,r8
8020b93c:	a980004c 	andi	r6,r21,1
8020b940:	1009883a 	mov	r4,r2
8020b944:	a82bd07a 	srai	r21,r21,1
8020b948:	180b883a 	mov	r5,r3
8020b94c:	30000426 	beq	r6,zero,8020b960 <_dtoa_r+0x430>
8020b950:	b9800017 	ldw	r6,0(r23)
8020b954:	b9c00117 	ldw	r7,4(r23)
8020b958:	84000044 	addi	r16,r16,1
8020b95c:	021569c0 	call	8021569c <__muldf3>
8020b960:	bdc00204 	addi	r23,r23,8
8020b964:	a83ff51e 	bne	r21,zero,8020b93c <__reset+0xfa1eb93c>
8020b968:	1013883a 	mov	r9,r2
8020b96c:	1811883a 	mov	r8,r3
8020b970:	480d883a 	mov	r6,r9
8020b974:	400f883a 	mov	r7,r8
8020b978:	8809883a 	mov	r4,r17
8020b97c:	a00b883a 	mov	r5,r20
8020b980:	0214b5c0 	call	80214b5c <__divdf3>
8020b984:	d8800f15 	stw	r2,60(sp)
8020b988:	d8c01015 	stw	r3,64(sp)
8020b98c:	d8c00e17 	ldw	r3,56(sp)
8020b990:	18000626 	beq	r3,zero,8020b9ac <_dtoa_r+0x47c>
8020b994:	d9000f17 	ldw	r4,60(sp)
8020b998:	d9401017 	ldw	r5,64(sp)
8020b99c:	000d883a 	mov	r6,zero
8020b9a0:	01cffc34 	movhi	r7,16368
8020b9a4:	02155a80 	call	802155a8 <__ledf2>
8020b9a8:	10040b16 	blt	r2,zero,8020c9d8 <_dtoa_r+0x14a8>
8020b9ac:	8009883a 	mov	r4,r16
8020b9b0:	02167300 	call	80216730 <__floatsidf>
8020b9b4:	d9800f17 	ldw	r6,60(sp)
8020b9b8:	d9c01017 	ldw	r7,64(sp)
8020b9bc:	1009883a 	mov	r4,r2
8020b9c0:	180b883a 	mov	r5,r3
8020b9c4:	021569c0 	call	8021569c <__muldf3>
8020b9c8:	000d883a 	mov	r6,zero
8020b9cc:	01d00734 	movhi	r7,16412
8020b9d0:	1009883a 	mov	r4,r2
8020b9d4:	180b883a 	mov	r5,r3
8020b9d8:	02142b00 	call	802142b0 <__adddf3>
8020b9dc:	1021883a 	mov	r16,r2
8020b9e0:	d8800617 	ldw	r2,24(sp)
8020b9e4:	047f3034 	movhi	r17,64704
8020b9e8:	1c63883a 	add	r17,r3,r17
8020b9ec:	10031826 	beq	r2,zero,8020c650 <_dtoa_r+0x1120>
8020b9f0:	d8c00517 	ldw	r3,20(sp)
8020b9f4:	db000617 	ldw	r12,24(sp)
8020b9f8:	d8c01315 	stw	r3,76(sp)
8020b9fc:	d9000b17 	ldw	r4,44(sp)
8020ba00:	20038f26 	beq	r4,zero,8020c840 <_dtoa_r+0x1310>
8020ba04:	60bfffc4 	addi	r2,r12,-1
8020ba08:	100490fa 	slli	r2,r2,3
8020ba0c:	00e008b4 	movhi	r3,32802
8020ba10:	18f62104 	addi	r3,r3,-10108
8020ba14:	1885883a 	add	r2,r3,r2
8020ba18:	11800017 	ldw	r6,0(r2)
8020ba1c:	11c00117 	ldw	r7,4(r2)
8020ba20:	d8800717 	ldw	r2,28(sp)
8020ba24:	0009883a 	mov	r4,zero
8020ba28:	014ff834 	movhi	r5,16352
8020ba2c:	db001615 	stw	r12,88(sp)
8020ba30:	15c00044 	addi	r23,r2,1
8020ba34:	0214b5c0 	call	80214b5c <__divdf3>
8020ba38:	800d883a 	mov	r6,r16
8020ba3c:	880f883a 	mov	r7,r17
8020ba40:	1009883a 	mov	r4,r2
8020ba44:	180b883a 	mov	r5,r3
8020ba48:	0215db40 	call	80215db4 <__subdf3>
8020ba4c:	d9401017 	ldw	r5,64(sp)
8020ba50:	d9000f17 	ldw	r4,60(sp)
8020ba54:	102b883a 	mov	r21,r2
8020ba58:	d8c01215 	stw	r3,72(sp)
8020ba5c:	02166b00 	call	802166b0 <__fixdfsi>
8020ba60:	1009883a 	mov	r4,r2
8020ba64:	1029883a 	mov	r20,r2
8020ba68:	02167300 	call	80216730 <__floatsidf>
8020ba6c:	d9000f17 	ldw	r4,60(sp)
8020ba70:	d9401017 	ldw	r5,64(sp)
8020ba74:	100d883a 	mov	r6,r2
8020ba78:	180f883a 	mov	r7,r3
8020ba7c:	0215db40 	call	80215db4 <__subdf3>
8020ba80:	1823883a 	mov	r17,r3
8020ba84:	d8c00717 	ldw	r3,28(sp)
8020ba88:	d9401217 	ldw	r5,72(sp)
8020ba8c:	a2000c04 	addi	r8,r20,48
8020ba90:	1021883a 	mov	r16,r2
8020ba94:	1a000005 	stb	r8,0(r3)
8020ba98:	800d883a 	mov	r6,r16
8020ba9c:	880f883a 	mov	r7,r17
8020baa0:	a809883a 	mov	r4,r21
8020baa4:	4029883a 	mov	r20,r8
8020baa8:	02154cc0 	call	802154cc <__gedf2>
8020baac:	00841d16 	blt	zero,r2,8020cb24 <_dtoa_r+0x15f4>
8020bab0:	800d883a 	mov	r6,r16
8020bab4:	880f883a 	mov	r7,r17
8020bab8:	0009883a 	mov	r4,zero
8020babc:	014ffc34 	movhi	r5,16368
8020bac0:	0215db40 	call	80215db4 <__subdf3>
8020bac4:	d9401217 	ldw	r5,72(sp)
8020bac8:	100d883a 	mov	r6,r2
8020bacc:	180f883a 	mov	r7,r3
8020bad0:	a809883a 	mov	r4,r21
8020bad4:	02154cc0 	call	802154cc <__gedf2>
8020bad8:	db001617 	ldw	r12,88(sp)
8020badc:	00840e16 	blt	zero,r2,8020cb18 <_dtoa_r+0x15e8>
8020bae0:	00800044 	movi	r2,1
8020bae4:	13006b0e 	bge	r2,r12,8020bc94 <_dtoa_r+0x764>
8020bae8:	d9000717 	ldw	r4,28(sp)
8020baec:	dd800f15 	stw	r22,60(sp)
8020baf0:	dcc01015 	stw	r19,64(sp)
8020baf4:	2319883a 	add	r12,r4,r12
8020baf8:	dcc01217 	ldw	r19,72(sp)
8020bafc:	602d883a 	mov	r22,r12
8020bb00:	dc801215 	stw	r18,72(sp)
8020bb04:	b825883a 	mov	r18,r23
8020bb08:	00000906 	br	8020bb30 <_dtoa_r+0x600>
8020bb0c:	0215db40 	call	80215db4 <__subdf3>
8020bb10:	a80d883a 	mov	r6,r21
8020bb14:	980f883a 	mov	r7,r19
8020bb18:	1009883a 	mov	r4,r2
8020bb1c:	180b883a 	mov	r5,r3
8020bb20:	02155a80 	call	802155a8 <__ledf2>
8020bb24:	1003e816 	blt	r2,zero,8020cac8 <_dtoa_r+0x1598>
8020bb28:	b825883a 	mov	r18,r23
8020bb2c:	bd83e926 	beq	r23,r22,8020cad4 <_dtoa_r+0x15a4>
8020bb30:	a809883a 	mov	r4,r21
8020bb34:	980b883a 	mov	r5,r19
8020bb38:	000d883a 	mov	r6,zero
8020bb3c:	01d00934 	movhi	r7,16420
8020bb40:	021569c0 	call	8021569c <__muldf3>
8020bb44:	000d883a 	mov	r6,zero
8020bb48:	01d00934 	movhi	r7,16420
8020bb4c:	8009883a 	mov	r4,r16
8020bb50:	880b883a 	mov	r5,r17
8020bb54:	102b883a 	mov	r21,r2
8020bb58:	1827883a 	mov	r19,r3
8020bb5c:	021569c0 	call	8021569c <__muldf3>
8020bb60:	180b883a 	mov	r5,r3
8020bb64:	1009883a 	mov	r4,r2
8020bb68:	1821883a 	mov	r16,r3
8020bb6c:	1023883a 	mov	r17,r2
8020bb70:	02166b00 	call	802166b0 <__fixdfsi>
8020bb74:	1009883a 	mov	r4,r2
8020bb78:	1029883a 	mov	r20,r2
8020bb7c:	02167300 	call	80216730 <__floatsidf>
8020bb80:	8809883a 	mov	r4,r17
8020bb84:	800b883a 	mov	r5,r16
8020bb88:	100d883a 	mov	r6,r2
8020bb8c:	180f883a 	mov	r7,r3
8020bb90:	0215db40 	call	80215db4 <__subdf3>
8020bb94:	a5000c04 	addi	r20,r20,48
8020bb98:	a80d883a 	mov	r6,r21
8020bb9c:	980f883a 	mov	r7,r19
8020bba0:	1009883a 	mov	r4,r2
8020bba4:	180b883a 	mov	r5,r3
8020bba8:	95000005 	stb	r20,0(r18)
8020bbac:	1021883a 	mov	r16,r2
8020bbb0:	1823883a 	mov	r17,r3
8020bbb4:	02155a80 	call	802155a8 <__ledf2>
8020bbb8:	bdc00044 	addi	r23,r23,1
8020bbbc:	800d883a 	mov	r6,r16
8020bbc0:	880f883a 	mov	r7,r17
8020bbc4:	0009883a 	mov	r4,zero
8020bbc8:	014ffc34 	movhi	r5,16368
8020bbcc:	103fcf0e 	bge	r2,zero,8020bb0c <__reset+0xfa1ebb0c>
8020bbd0:	d8c01317 	ldw	r3,76(sp)
8020bbd4:	d8c00515 	stw	r3,20(sp)
8020bbd8:	d9400917 	ldw	r5,36(sp)
8020bbdc:	e009883a 	mov	r4,fp
8020bbe0:	020eb2c0 	call	8020eb2c <_Bfree>
8020bbe4:	d9000517 	ldw	r4,20(sp)
8020bbe8:	d9802317 	ldw	r6,140(sp)
8020bbec:	d9c02517 	ldw	r7,148(sp)
8020bbf0:	b8000005 	stb	zero,0(r23)
8020bbf4:	20800044 	addi	r2,r4,1
8020bbf8:	30800015 	stw	r2,0(r6)
8020bbfc:	3802aa26 	beq	r7,zero,8020c6a8 <_dtoa_r+0x1178>
8020bc00:	3dc00015 	stw	r23,0(r7)
8020bc04:	d8800717 	ldw	r2,28(sp)
8020bc08:	003e7906 	br	8020b5f0 <__reset+0xfa1eb5f0>
8020bc0c:	00800434 	movhi	r2,16
8020bc10:	10bfffc4 	addi	r2,r2,-1
8020bc14:	88a2703a 	and	r17,r17,r2
8020bc18:	883e851e 	bne	r17,zero,8020b630 <__reset+0xfa1eb630>
8020bc1c:	00a008b4 	movhi	r2,32802
8020bc20:	10b60304 	addi	r2,r2,-10228
8020bc24:	003e8406 	br	8020b638 <__reset+0xfa1eb638>
8020bc28:	10c00204 	addi	r3,r2,8
8020bc2c:	003e8706 	br	8020b64c <__reset+0xfa1eb64c>
8020bc30:	01400434 	movhi	r5,16
8020bc34:	297fffc4 	addi	r5,r5,-1
8020bc38:	994a703a 	and	r5,r19,r5
8020bc3c:	9009883a 	mov	r4,r18
8020bc40:	843f0044 	addi	r16,r16,-1023
8020bc44:	294ffc34 	orhi	r5,r5,16368
8020bc48:	dd800217 	ldw	r22,8(sp)
8020bc4c:	d8001115 	stw	zero,68(sp)
8020bc50:	003ea506 	br	8020b6e8 <__reset+0xfa1eb6e8>
8020bc54:	00a008b4 	movhi	r2,32802
8020bc58:	10b5f204 	addi	r2,r2,-10296
8020bc5c:	003e6406 	br	8020b5f0 <__reset+0xfa1eb5f0>
8020bc60:	e0001115 	stw	zero,68(fp)
8020bc64:	000b883a 	mov	r5,zero
8020bc68:	e009883a 	mov	r4,fp
8020bc6c:	020ea840 	call	8020ea84 <_Balloc>
8020bc70:	01bfffc4 	movi	r6,-1
8020bc74:	01c00044 	movi	r7,1
8020bc78:	d8800715 	stw	r2,28(sp)
8020bc7c:	d9800c15 	stw	r6,48(sp)
8020bc80:	e0801015 	stw	r2,64(fp)
8020bc84:	d8000315 	stw	zero,12(sp)
8020bc88:	d9c00b15 	stw	r7,44(sp)
8020bc8c:	d9800615 	stw	r6,24(sp)
8020bc90:	d8002215 	stw	zero,136(sp)
8020bc94:	d8800117 	ldw	r2,4(sp)
8020bc98:	10008916 	blt	r2,zero,8020bec0 <_dtoa_r+0x990>
8020bc9c:	d9000517 	ldw	r4,20(sp)
8020bca0:	00c00384 	movi	r3,14
8020bca4:	19008616 	blt	r3,r4,8020bec0 <_dtoa_r+0x990>
8020bca8:	200490fa 	slli	r2,r4,3
8020bcac:	00e008b4 	movhi	r3,32802
8020bcb0:	d9802217 	ldw	r6,136(sp)
8020bcb4:	18f62104 	addi	r3,r3,-10108
8020bcb8:	1885883a 	add	r2,r3,r2
8020bcbc:	14000017 	ldw	r16,0(r2)
8020bcc0:	14400117 	ldw	r17,4(r2)
8020bcc4:	30016316 	blt	r6,zero,8020c254 <_dtoa_r+0xd24>
8020bcc8:	800d883a 	mov	r6,r16
8020bccc:	880f883a 	mov	r7,r17
8020bcd0:	9009883a 	mov	r4,r18
8020bcd4:	980b883a 	mov	r5,r19
8020bcd8:	0214b5c0 	call	80214b5c <__divdf3>
8020bcdc:	180b883a 	mov	r5,r3
8020bce0:	1009883a 	mov	r4,r2
8020bce4:	02166b00 	call	802166b0 <__fixdfsi>
8020bce8:	1009883a 	mov	r4,r2
8020bcec:	102b883a 	mov	r21,r2
8020bcf0:	02167300 	call	80216730 <__floatsidf>
8020bcf4:	800d883a 	mov	r6,r16
8020bcf8:	880f883a 	mov	r7,r17
8020bcfc:	1009883a 	mov	r4,r2
8020bd00:	180b883a 	mov	r5,r3
8020bd04:	021569c0 	call	8021569c <__muldf3>
8020bd08:	100d883a 	mov	r6,r2
8020bd0c:	180f883a 	mov	r7,r3
8020bd10:	9009883a 	mov	r4,r18
8020bd14:	980b883a 	mov	r5,r19
8020bd18:	0215db40 	call	80215db4 <__subdf3>
8020bd1c:	d9c00717 	ldw	r7,28(sp)
8020bd20:	1009883a 	mov	r4,r2
8020bd24:	a8800c04 	addi	r2,r21,48
8020bd28:	38800005 	stb	r2,0(r7)
8020bd2c:	3dc00044 	addi	r23,r7,1
8020bd30:	d9c00617 	ldw	r7,24(sp)
8020bd34:	01800044 	movi	r6,1
8020bd38:	180b883a 	mov	r5,r3
8020bd3c:	2005883a 	mov	r2,r4
8020bd40:	39803826 	beq	r7,r6,8020be24 <_dtoa_r+0x8f4>
8020bd44:	000d883a 	mov	r6,zero
8020bd48:	01d00934 	movhi	r7,16420
8020bd4c:	021569c0 	call	8021569c <__muldf3>
8020bd50:	000d883a 	mov	r6,zero
8020bd54:	000f883a 	mov	r7,zero
8020bd58:	1009883a 	mov	r4,r2
8020bd5c:	180b883a 	mov	r5,r3
8020bd60:	1025883a 	mov	r18,r2
8020bd64:	1827883a 	mov	r19,r3
8020bd68:	02154440 	call	80215444 <__eqdf2>
8020bd6c:	103f9a26 	beq	r2,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020bd70:	d9c00617 	ldw	r7,24(sp)
8020bd74:	d8c00717 	ldw	r3,28(sp)
8020bd78:	b829883a 	mov	r20,r23
8020bd7c:	38bfffc4 	addi	r2,r7,-1
8020bd80:	18ad883a 	add	r22,r3,r2
8020bd84:	00000a06 	br	8020bdb0 <_dtoa_r+0x880>
8020bd88:	021569c0 	call	8021569c <__muldf3>
8020bd8c:	000d883a 	mov	r6,zero
8020bd90:	000f883a 	mov	r7,zero
8020bd94:	1009883a 	mov	r4,r2
8020bd98:	180b883a 	mov	r5,r3
8020bd9c:	1025883a 	mov	r18,r2
8020bda0:	1827883a 	mov	r19,r3
8020bda4:	b829883a 	mov	r20,r23
8020bda8:	02154440 	call	80215444 <__eqdf2>
8020bdac:	103f8a26 	beq	r2,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020bdb0:	800d883a 	mov	r6,r16
8020bdb4:	880f883a 	mov	r7,r17
8020bdb8:	9009883a 	mov	r4,r18
8020bdbc:	980b883a 	mov	r5,r19
8020bdc0:	0214b5c0 	call	80214b5c <__divdf3>
8020bdc4:	180b883a 	mov	r5,r3
8020bdc8:	1009883a 	mov	r4,r2
8020bdcc:	02166b00 	call	802166b0 <__fixdfsi>
8020bdd0:	1009883a 	mov	r4,r2
8020bdd4:	102b883a 	mov	r21,r2
8020bdd8:	02167300 	call	80216730 <__floatsidf>
8020bddc:	800d883a 	mov	r6,r16
8020bde0:	880f883a 	mov	r7,r17
8020bde4:	1009883a 	mov	r4,r2
8020bde8:	180b883a 	mov	r5,r3
8020bdec:	021569c0 	call	8021569c <__muldf3>
8020bdf0:	100d883a 	mov	r6,r2
8020bdf4:	180f883a 	mov	r7,r3
8020bdf8:	9009883a 	mov	r4,r18
8020bdfc:	980b883a 	mov	r5,r19
8020be00:	0215db40 	call	80215db4 <__subdf3>
8020be04:	aa000c04 	addi	r8,r21,48
8020be08:	a2000005 	stb	r8,0(r20)
8020be0c:	000d883a 	mov	r6,zero
8020be10:	01d00934 	movhi	r7,16420
8020be14:	1009883a 	mov	r4,r2
8020be18:	180b883a 	mov	r5,r3
8020be1c:	a5c00044 	addi	r23,r20,1
8020be20:	b53fd91e 	bne	r22,r20,8020bd88 <__reset+0xfa1ebd88>
8020be24:	100d883a 	mov	r6,r2
8020be28:	180f883a 	mov	r7,r3
8020be2c:	1009883a 	mov	r4,r2
8020be30:	180b883a 	mov	r5,r3
8020be34:	02142b00 	call	802142b0 <__adddf3>
8020be38:	100d883a 	mov	r6,r2
8020be3c:	180f883a 	mov	r7,r3
8020be40:	8009883a 	mov	r4,r16
8020be44:	880b883a 	mov	r5,r17
8020be48:	1027883a 	mov	r19,r2
8020be4c:	1825883a 	mov	r18,r3
8020be50:	02155a80 	call	802155a8 <__ledf2>
8020be54:	10000816 	blt	r2,zero,8020be78 <_dtoa_r+0x948>
8020be58:	980d883a 	mov	r6,r19
8020be5c:	900f883a 	mov	r7,r18
8020be60:	8009883a 	mov	r4,r16
8020be64:	880b883a 	mov	r5,r17
8020be68:	02154440 	call	80215444 <__eqdf2>
8020be6c:	103f5a1e 	bne	r2,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020be70:	ad40004c 	andi	r21,r21,1
8020be74:	a83f5826 	beq	r21,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020be78:	bd3fffc3 	ldbu	r20,-1(r23)
8020be7c:	b8bfffc4 	addi	r2,r23,-1
8020be80:	1007883a 	mov	r3,r2
8020be84:	01400e44 	movi	r5,57
8020be88:	d9800717 	ldw	r6,28(sp)
8020be8c:	00000506 	br	8020bea4 <_dtoa_r+0x974>
8020be90:	18ffffc4 	addi	r3,r3,-1
8020be94:	11824726 	beq	r2,r6,8020c7b4 <_dtoa_r+0x1284>
8020be98:	1d000003 	ldbu	r20,0(r3)
8020be9c:	102f883a 	mov	r23,r2
8020bea0:	10bfffc4 	addi	r2,r2,-1
8020bea4:	a1003fcc 	andi	r4,r20,255
8020bea8:	2100201c 	xori	r4,r4,128
8020beac:	213fe004 	addi	r4,r4,-128
8020beb0:	217ff726 	beq	r4,r5,8020be90 <__reset+0xfa1ebe90>
8020beb4:	a2000044 	addi	r8,r20,1
8020beb8:	12000005 	stb	r8,0(r2)
8020bebc:	003f4606 	br	8020bbd8 <__reset+0xfa1ebbd8>
8020bec0:	d9000b17 	ldw	r4,44(sp)
8020bec4:	2000c826 	beq	r4,zero,8020c1e8 <_dtoa_r+0xcb8>
8020bec8:	d9800317 	ldw	r6,12(sp)
8020becc:	00c00044 	movi	r3,1
8020bed0:	1980f90e 	bge	r3,r6,8020c2b8 <_dtoa_r+0xd88>
8020bed4:	d8800617 	ldw	r2,24(sp)
8020bed8:	d8c00a17 	ldw	r3,40(sp)
8020bedc:	157fffc4 	addi	r21,r2,-1
8020bee0:	1d41f316 	blt	r3,r21,8020c6b0 <_dtoa_r+0x1180>
8020bee4:	1d6bc83a 	sub	r21,r3,r21
8020bee8:	d9c00617 	ldw	r7,24(sp)
8020beec:	3802aa16 	blt	r7,zero,8020c998 <_dtoa_r+0x1468>
8020bef0:	dd000817 	ldw	r20,32(sp)
8020bef4:	d8800617 	ldw	r2,24(sp)
8020bef8:	d8c00817 	ldw	r3,32(sp)
8020befc:	01400044 	movi	r5,1
8020bf00:	e009883a 	mov	r4,fp
8020bf04:	1887883a 	add	r3,r3,r2
8020bf08:	d8c00815 	stw	r3,32(sp)
8020bf0c:	b0ad883a 	add	r22,r22,r2
8020bf10:	020ee900 	call	8020ee90 <__i2b>
8020bf14:	1023883a 	mov	r17,r2
8020bf18:	a0000826 	beq	r20,zero,8020bf3c <_dtoa_r+0xa0c>
8020bf1c:	0580070e 	bge	zero,r22,8020bf3c <_dtoa_r+0xa0c>
8020bf20:	a005883a 	mov	r2,r20
8020bf24:	b500b916 	blt	r22,r20,8020c20c <_dtoa_r+0xcdc>
8020bf28:	d9000817 	ldw	r4,32(sp)
8020bf2c:	a0a9c83a 	sub	r20,r20,r2
8020bf30:	b0adc83a 	sub	r22,r22,r2
8020bf34:	2089c83a 	sub	r4,r4,r2
8020bf38:	d9000815 	stw	r4,32(sp)
8020bf3c:	d9800a17 	ldw	r6,40(sp)
8020bf40:	0181810e 	bge	zero,r6,8020c548 <_dtoa_r+0x1018>
8020bf44:	d9c00b17 	ldw	r7,44(sp)
8020bf48:	3800b326 	beq	r7,zero,8020c218 <_dtoa_r+0xce8>
8020bf4c:	a800b226 	beq	r21,zero,8020c218 <_dtoa_r+0xce8>
8020bf50:	880b883a 	mov	r5,r17
8020bf54:	a80d883a 	mov	r6,r21
8020bf58:	e009883a 	mov	r4,fp
8020bf5c:	020f0c40 	call	8020f0c4 <__pow5mult>
8020bf60:	d9800917 	ldw	r6,36(sp)
8020bf64:	100b883a 	mov	r5,r2
8020bf68:	e009883a 	mov	r4,fp
8020bf6c:	1023883a 	mov	r17,r2
8020bf70:	020eecc0 	call	8020eecc <__multiply>
8020bf74:	1021883a 	mov	r16,r2
8020bf78:	d8800a17 	ldw	r2,40(sp)
8020bf7c:	d9400917 	ldw	r5,36(sp)
8020bf80:	e009883a 	mov	r4,fp
8020bf84:	1545c83a 	sub	r2,r2,r21
8020bf88:	d8800a15 	stw	r2,40(sp)
8020bf8c:	020eb2c0 	call	8020eb2c <_Bfree>
8020bf90:	d8c00a17 	ldw	r3,40(sp)
8020bf94:	18009f1e 	bne	r3,zero,8020c214 <_dtoa_r+0xce4>
8020bf98:	05c00044 	movi	r23,1
8020bf9c:	e009883a 	mov	r4,fp
8020bfa0:	b80b883a 	mov	r5,r23
8020bfa4:	020ee900 	call	8020ee90 <__i2b>
8020bfa8:	d9000d17 	ldw	r4,52(sp)
8020bfac:	102b883a 	mov	r21,r2
8020bfb0:	2000ce26 	beq	r4,zero,8020c2ec <_dtoa_r+0xdbc>
8020bfb4:	200d883a 	mov	r6,r4
8020bfb8:	100b883a 	mov	r5,r2
8020bfbc:	e009883a 	mov	r4,fp
8020bfc0:	020f0c40 	call	8020f0c4 <__pow5mult>
8020bfc4:	d9800317 	ldw	r6,12(sp)
8020bfc8:	102b883a 	mov	r21,r2
8020bfcc:	b981810e 	bge	r23,r6,8020c5d4 <_dtoa_r+0x10a4>
8020bfd0:	0027883a 	mov	r19,zero
8020bfd4:	a8800417 	ldw	r2,16(r21)
8020bfd8:	05c00804 	movi	r23,32
8020bfdc:	10800104 	addi	r2,r2,4
8020bfe0:	1085883a 	add	r2,r2,r2
8020bfe4:	1085883a 	add	r2,r2,r2
8020bfe8:	a885883a 	add	r2,r21,r2
8020bfec:	11000017 	ldw	r4,0(r2)
8020bff0:	020ed780 	call	8020ed78 <__hi0bits>
8020bff4:	b885c83a 	sub	r2,r23,r2
8020bff8:	1585883a 	add	r2,r2,r22
8020bffc:	108007cc 	andi	r2,r2,31
8020c000:	1000b326 	beq	r2,zero,8020c2d0 <_dtoa_r+0xda0>
8020c004:	00c00804 	movi	r3,32
8020c008:	1887c83a 	sub	r3,r3,r2
8020c00c:	01000104 	movi	r4,4
8020c010:	20c2cd0e 	bge	r4,r3,8020cb48 <_dtoa_r+0x1618>
8020c014:	00c00704 	movi	r3,28
8020c018:	1885c83a 	sub	r2,r3,r2
8020c01c:	d8c00817 	ldw	r3,32(sp)
8020c020:	a0a9883a 	add	r20,r20,r2
8020c024:	b0ad883a 	add	r22,r22,r2
8020c028:	1887883a 	add	r3,r3,r2
8020c02c:	d8c00815 	stw	r3,32(sp)
8020c030:	d9800817 	ldw	r6,32(sp)
8020c034:	0180040e 	bge	zero,r6,8020c048 <_dtoa_r+0xb18>
8020c038:	800b883a 	mov	r5,r16
8020c03c:	e009883a 	mov	r4,fp
8020c040:	020f2040 	call	8020f204 <__lshift>
8020c044:	1021883a 	mov	r16,r2
8020c048:	0580050e 	bge	zero,r22,8020c060 <_dtoa_r+0xb30>
8020c04c:	a80b883a 	mov	r5,r21
8020c050:	b00d883a 	mov	r6,r22
8020c054:	e009883a 	mov	r4,fp
8020c058:	020f2040 	call	8020f204 <__lshift>
8020c05c:	102b883a 	mov	r21,r2
8020c060:	d9c00e17 	ldw	r7,56(sp)
8020c064:	3801211e 	bne	r7,zero,8020c4ec <_dtoa_r+0xfbc>
8020c068:	d9800617 	ldw	r6,24(sp)
8020c06c:	0181380e 	bge	zero,r6,8020c550 <_dtoa_r+0x1020>
8020c070:	d8c00b17 	ldw	r3,44(sp)
8020c074:	1800ab1e 	bne	r3,zero,8020c324 <_dtoa_r+0xdf4>
8020c078:	dc800717 	ldw	r18,28(sp)
8020c07c:	dcc00617 	ldw	r19,24(sp)
8020c080:	9029883a 	mov	r20,r18
8020c084:	00000206 	br	8020c090 <_dtoa_r+0xb60>
8020c088:	020eb540 	call	8020eb54 <__multadd>
8020c08c:	1021883a 	mov	r16,r2
8020c090:	a80b883a 	mov	r5,r21
8020c094:	8009883a 	mov	r4,r16
8020c098:	020b3300 	call	8020b330 <quorem>
8020c09c:	10800c04 	addi	r2,r2,48
8020c0a0:	90800005 	stb	r2,0(r18)
8020c0a4:	94800044 	addi	r18,r18,1
8020c0a8:	9507c83a 	sub	r3,r18,r20
8020c0ac:	000f883a 	mov	r7,zero
8020c0b0:	01800284 	movi	r6,10
8020c0b4:	800b883a 	mov	r5,r16
8020c0b8:	e009883a 	mov	r4,fp
8020c0bc:	1cfff216 	blt	r3,r19,8020c088 <__reset+0xfa1ec088>
8020c0c0:	1011883a 	mov	r8,r2
8020c0c4:	d8800617 	ldw	r2,24(sp)
8020c0c8:	0082370e 	bge	zero,r2,8020c9a8 <_dtoa_r+0x1478>
8020c0cc:	d9000717 	ldw	r4,28(sp)
8020c0d0:	0025883a 	mov	r18,zero
8020c0d4:	20af883a 	add	r23,r4,r2
8020c0d8:	01800044 	movi	r6,1
8020c0dc:	800b883a 	mov	r5,r16
8020c0e0:	e009883a 	mov	r4,fp
8020c0e4:	da001715 	stw	r8,92(sp)
8020c0e8:	020f2040 	call	8020f204 <__lshift>
8020c0ec:	a80b883a 	mov	r5,r21
8020c0f0:	1009883a 	mov	r4,r2
8020c0f4:	d8800915 	stw	r2,36(sp)
8020c0f8:	020f34c0 	call	8020f34c <__mcmp>
8020c0fc:	da001717 	ldw	r8,92(sp)
8020c100:	0081800e 	bge	zero,r2,8020c704 <_dtoa_r+0x11d4>
8020c104:	b93fffc3 	ldbu	r4,-1(r23)
8020c108:	b8bfffc4 	addi	r2,r23,-1
8020c10c:	1007883a 	mov	r3,r2
8020c110:	01800e44 	movi	r6,57
8020c114:	d9c00717 	ldw	r7,28(sp)
8020c118:	00000506 	br	8020c130 <_dtoa_r+0xc00>
8020c11c:	18ffffc4 	addi	r3,r3,-1
8020c120:	11c12326 	beq	r2,r7,8020c5b0 <_dtoa_r+0x1080>
8020c124:	19000003 	ldbu	r4,0(r3)
8020c128:	102f883a 	mov	r23,r2
8020c12c:	10bfffc4 	addi	r2,r2,-1
8020c130:	21403fcc 	andi	r5,r4,255
8020c134:	2940201c 	xori	r5,r5,128
8020c138:	297fe004 	addi	r5,r5,-128
8020c13c:	29bff726 	beq	r5,r6,8020c11c <__reset+0xfa1ec11c>
8020c140:	21000044 	addi	r4,r4,1
8020c144:	11000005 	stb	r4,0(r2)
8020c148:	a80b883a 	mov	r5,r21
8020c14c:	e009883a 	mov	r4,fp
8020c150:	020eb2c0 	call	8020eb2c <_Bfree>
8020c154:	883ea026 	beq	r17,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020c158:	90000426 	beq	r18,zero,8020c16c <_dtoa_r+0xc3c>
8020c15c:	94400326 	beq	r18,r17,8020c16c <_dtoa_r+0xc3c>
8020c160:	900b883a 	mov	r5,r18
8020c164:	e009883a 	mov	r4,fp
8020c168:	020eb2c0 	call	8020eb2c <_Bfree>
8020c16c:	880b883a 	mov	r5,r17
8020c170:	e009883a 	mov	r4,fp
8020c174:	020eb2c0 	call	8020eb2c <_Bfree>
8020c178:	003e9706 	br	8020bbd8 <__reset+0xfa1ebbd8>
8020c17c:	01800044 	movi	r6,1
8020c180:	d9800e15 	stw	r6,56(sp)
8020c184:	003d9606 	br	8020b7e0 <__reset+0xfa1eb7e0>
8020c188:	d8800817 	ldw	r2,32(sp)
8020c18c:	d8c00517 	ldw	r3,20(sp)
8020c190:	d8000d15 	stw	zero,52(sp)
8020c194:	10c5c83a 	sub	r2,r2,r3
8020c198:	00c9c83a 	sub	r4,zero,r3
8020c19c:	d8800815 	stw	r2,32(sp)
8020c1a0:	d9000a15 	stw	r4,40(sp)
8020c1a4:	003d9706 	br	8020b804 <__reset+0xfa1eb804>
8020c1a8:	05adc83a 	sub	r22,zero,r22
8020c1ac:	dd800815 	stw	r22,32(sp)
8020c1b0:	002d883a 	mov	r22,zero
8020c1b4:	003d8e06 	br	8020b7f0 <__reset+0xfa1eb7f0>
8020c1b8:	d9000517 	ldw	r4,20(sp)
8020c1bc:	02167300 	call	80216730 <__floatsidf>
8020c1c0:	100d883a 	mov	r6,r2
8020c1c4:	180f883a 	mov	r7,r3
8020c1c8:	a009883a 	mov	r4,r20
8020c1cc:	880b883a 	mov	r5,r17
8020c1d0:	02154440 	call	80215444 <__eqdf2>
8020c1d4:	103d7126 	beq	r2,zero,8020b79c <__reset+0xfa1eb79c>
8020c1d8:	d9c00517 	ldw	r7,20(sp)
8020c1dc:	39ffffc4 	addi	r7,r7,-1
8020c1e0:	d9c00515 	stw	r7,20(sp)
8020c1e4:	003d6d06 	br	8020b79c <__reset+0xfa1eb79c>
8020c1e8:	dd400a17 	ldw	r21,40(sp)
8020c1ec:	dd000817 	ldw	r20,32(sp)
8020c1f0:	0023883a 	mov	r17,zero
8020c1f4:	003f4806 	br	8020bf18 <__reset+0xfa1ebf18>
8020c1f8:	10e3c83a 	sub	r17,r2,r3
8020c1fc:	9448983a 	sll	r4,r18,r17
8020c200:	003d3206 	br	8020b6cc <__reset+0xfa1eb6cc>
8020c204:	d8000e15 	stw	zero,56(sp)
8020c208:	003d7506 	br	8020b7e0 <__reset+0xfa1eb7e0>
8020c20c:	b005883a 	mov	r2,r22
8020c210:	003f4506 	br	8020bf28 <__reset+0xfa1ebf28>
8020c214:	dc000915 	stw	r16,36(sp)
8020c218:	d9800a17 	ldw	r6,40(sp)
8020c21c:	d9400917 	ldw	r5,36(sp)
8020c220:	e009883a 	mov	r4,fp
8020c224:	020f0c40 	call	8020f0c4 <__pow5mult>
8020c228:	1021883a 	mov	r16,r2
8020c22c:	003f5a06 	br	8020bf98 <__reset+0xfa1ebf98>
8020c230:	01c00044 	movi	r7,1
8020c234:	d9c00b15 	stw	r7,44(sp)
8020c238:	d8802217 	ldw	r2,136(sp)
8020c23c:	0081280e 	bge	zero,r2,8020c6e0 <_dtoa_r+0x11b0>
8020c240:	100d883a 	mov	r6,r2
8020c244:	1021883a 	mov	r16,r2
8020c248:	d8800c15 	stw	r2,48(sp)
8020c24c:	d8800615 	stw	r2,24(sp)
8020c250:	003d8806 	br	8020b874 <__reset+0xfa1eb874>
8020c254:	d8800617 	ldw	r2,24(sp)
8020c258:	00be9b16 	blt	zero,r2,8020bcc8 <__reset+0xfa1ebcc8>
8020c25c:	10010f1e 	bne	r2,zero,8020c69c <_dtoa_r+0x116c>
8020c260:	880b883a 	mov	r5,r17
8020c264:	000d883a 	mov	r6,zero
8020c268:	01d00534 	movhi	r7,16404
8020c26c:	8009883a 	mov	r4,r16
8020c270:	021569c0 	call	8021569c <__muldf3>
8020c274:	900d883a 	mov	r6,r18
8020c278:	980f883a 	mov	r7,r19
8020c27c:	1009883a 	mov	r4,r2
8020c280:	180b883a 	mov	r5,r3
8020c284:	02154cc0 	call	802154cc <__gedf2>
8020c288:	002b883a 	mov	r21,zero
8020c28c:	0023883a 	mov	r17,zero
8020c290:	1000bf16 	blt	r2,zero,8020c590 <_dtoa_r+0x1060>
8020c294:	d9802217 	ldw	r6,136(sp)
8020c298:	ddc00717 	ldw	r23,28(sp)
8020c29c:	018c303a 	nor	r6,zero,r6
8020c2a0:	d9800515 	stw	r6,20(sp)
8020c2a4:	a80b883a 	mov	r5,r21
8020c2a8:	e009883a 	mov	r4,fp
8020c2ac:	020eb2c0 	call	8020eb2c <_Bfree>
8020c2b0:	883e4926 	beq	r17,zero,8020bbd8 <__reset+0xfa1ebbd8>
8020c2b4:	003fad06 	br	8020c16c <__reset+0xfa1ec16c>
8020c2b8:	d9c01117 	ldw	r7,68(sp)
8020c2bc:	3801bc26 	beq	r7,zero,8020c9b0 <_dtoa_r+0x1480>
8020c2c0:	10810cc4 	addi	r2,r2,1075
8020c2c4:	dd400a17 	ldw	r21,40(sp)
8020c2c8:	dd000817 	ldw	r20,32(sp)
8020c2cc:	003f0a06 	br	8020bef8 <__reset+0xfa1ebef8>
8020c2d0:	00800704 	movi	r2,28
8020c2d4:	d9000817 	ldw	r4,32(sp)
8020c2d8:	a0a9883a 	add	r20,r20,r2
8020c2dc:	b0ad883a 	add	r22,r22,r2
8020c2e0:	2089883a 	add	r4,r4,r2
8020c2e4:	d9000815 	stw	r4,32(sp)
8020c2e8:	003f5106 	br	8020c030 <__reset+0xfa1ec030>
8020c2ec:	d8c00317 	ldw	r3,12(sp)
8020c2f0:	b8c1fc0e 	bge	r23,r3,8020cae4 <_dtoa_r+0x15b4>
8020c2f4:	0027883a 	mov	r19,zero
8020c2f8:	b805883a 	mov	r2,r23
8020c2fc:	003f3e06 	br	8020bff8 <__reset+0xfa1ebff8>
8020c300:	880b883a 	mov	r5,r17
8020c304:	e009883a 	mov	r4,fp
8020c308:	000f883a 	mov	r7,zero
8020c30c:	01800284 	movi	r6,10
8020c310:	020eb540 	call	8020eb54 <__multadd>
8020c314:	d9000c17 	ldw	r4,48(sp)
8020c318:	1023883a 	mov	r17,r2
8020c31c:	0102040e 	bge	zero,r4,8020cb30 <_dtoa_r+0x1600>
8020c320:	d9000615 	stw	r4,24(sp)
8020c324:	0500050e 	bge	zero,r20,8020c33c <_dtoa_r+0xe0c>
8020c328:	880b883a 	mov	r5,r17
8020c32c:	a00d883a 	mov	r6,r20
8020c330:	e009883a 	mov	r4,fp
8020c334:	020f2040 	call	8020f204 <__lshift>
8020c338:	1023883a 	mov	r17,r2
8020c33c:	9801241e 	bne	r19,zero,8020c7d0 <_dtoa_r+0x12a0>
8020c340:	8829883a 	mov	r20,r17
8020c344:	d9000617 	ldw	r4,24(sp)
8020c348:	dcc00717 	ldw	r19,28(sp)
8020c34c:	9480004c 	andi	r18,r18,1
8020c350:	20bfffc4 	addi	r2,r4,-1
8020c354:	9885883a 	add	r2,r19,r2
8020c358:	d8800415 	stw	r2,16(sp)
8020c35c:	dc800615 	stw	r18,24(sp)
8020c360:	a80b883a 	mov	r5,r21
8020c364:	8009883a 	mov	r4,r16
8020c368:	020b3300 	call	8020b330 <quorem>
8020c36c:	880b883a 	mov	r5,r17
8020c370:	8009883a 	mov	r4,r16
8020c374:	102f883a 	mov	r23,r2
8020c378:	020f34c0 	call	8020f34c <__mcmp>
8020c37c:	a80b883a 	mov	r5,r21
8020c380:	a00d883a 	mov	r6,r20
8020c384:	e009883a 	mov	r4,fp
8020c388:	102d883a 	mov	r22,r2
8020c38c:	020f3ac0 	call	8020f3ac <__mdiff>
8020c390:	1007883a 	mov	r3,r2
8020c394:	10800317 	ldw	r2,12(r2)
8020c398:	bc800c04 	addi	r18,r23,48
8020c39c:	180b883a 	mov	r5,r3
8020c3a0:	10004e1e 	bne	r2,zero,8020c4dc <_dtoa_r+0xfac>
8020c3a4:	8009883a 	mov	r4,r16
8020c3a8:	d8c01615 	stw	r3,88(sp)
8020c3ac:	020f34c0 	call	8020f34c <__mcmp>
8020c3b0:	d8c01617 	ldw	r3,88(sp)
8020c3b4:	e009883a 	mov	r4,fp
8020c3b8:	d8801615 	stw	r2,88(sp)
8020c3bc:	180b883a 	mov	r5,r3
8020c3c0:	020eb2c0 	call	8020eb2c <_Bfree>
8020c3c4:	d8801617 	ldw	r2,88(sp)
8020c3c8:	1000041e 	bne	r2,zero,8020c3dc <_dtoa_r+0xeac>
8020c3cc:	d9800317 	ldw	r6,12(sp)
8020c3d0:	3000021e 	bne	r6,zero,8020c3dc <_dtoa_r+0xeac>
8020c3d4:	d8c00617 	ldw	r3,24(sp)
8020c3d8:	18003726 	beq	r3,zero,8020c4b8 <_dtoa_r+0xf88>
8020c3dc:	b0002016 	blt	r22,zero,8020c460 <_dtoa_r+0xf30>
8020c3e0:	b000041e 	bne	r22,zero,8020c3f4 <_dtoa_r+0xec4>
8020c3e4:	d9000317 	ldw	r4,12(sp)
8020c3e8:	2000021e 	bne	r4,zero,8020c3f4 <_dtoa_r+0xec4>
8020c3ec:	d8c00617 	ldw	r3,24(sp)
8020c3f0:	18001b26 	beq	r3,zero,8020c460 <_dtoa_r+0xf30>
8020c3f4:	00810716 	blt	zero,r2,8020c814 <_dtoa_r+0x12e4>
8020c3f8:	d8c00417 	ldw	r3,16(sp)
8020c3fc:	9d800044 	addi	r22,r19,1
8020c400:	9c800005 	stb	r18,0(r19)
8020c404:	b02f883a 	mov	r23,r22
8020c408:	98c10626 	beq	r19,r3,8020c824 <_dtoa_r+0x12f4>
8020c40c:	800b883a 	mov	r5,r16
8020c410:	000f883a 	mov	r7,zero
8020c414:	01800284 	movi	r6,10
8020c418:	e009883a 	mov	r4,fp
8020c41c:	020eb540 	call	8020eb54 <__multadd>
8020c420:	1021883a 	mov	r16,r2
8020c424:	000f883a 	mov	r7,zero
8020c428:	01800284 	movi	r6,10
8020c42c:	880b883a 	mov	r5,r17
8020c430:	e009883a 	mov	r4,fp
8020c434:	8d002526 	beq	r17,r20,8020c4cc <_dtoa_r+0xf9c>
8020c438:	020eb540 	call	8020eb54 <__multadd>
8020c43c:	a00b883a 	mov	r5,r20
8020c440:	000f883a 	mov	r7,zero
8020c444:	01800284 	movi	r6,10
8020c448:	e009883a 	mov	r4,fp
8020c44c:	1023883a 	mov	r17,r2
8020c450:	020eb540 	call	8020eb54 <__multadd>
8020c454:	1029883a 	mov	r20,r2
8020c458:	b027883a 	mov	r19,r22
8020c45c:	003fc006 	br	8020c360 <__reset+0xfa1ec360>
8020c460:	9011883a 	mov	r8,r18
8020c464:	00800e0e 	bge	zero,r2,8020c4a0 <_dtoa_r+0xf70>
8020c468:	800b883a 	mov	r5,r16
8020c46c:	01800044 	movi	r6,1
8020c470:	e009883a 	mov	r4,fp
8020c474:	da001715 	stw	r8,92(sp)
8020c478:	020f2040 	call	8020f204 <__lshift>
8020c47c:	a80b883a 	mov	r5,r21
8020c480:	1009883a 	mov	r4,r2
8020c484:	1021883a 	mov	r16,r2
8020c488:	020f34c0 	call	8020f34c <__mcmp>
8020c48c:	da001717 	ldw	r8,92(sp)
8020c490:	0081960e 	bge	zero,r2,8020caec <_dtoa_r+0x15bc>
8020c494:	00800e44 	movi	r2,57
8020c498:	40817026 	beq	r8,r2,8020ca5c <_dtoa_r+0x152c>
8020c49c:	ba000c44 	addi	r8,r23,49
8020c4a0:	8825883a 	mov	r18,r17
8020c4a4:	9dc00044 	addi	r23,r19,1
8020c4a8:	9a000005 	stb	r8,0(r19)
8020c4ac:	a023883a 	mov	r17,r20
8020c4b0:	dc000915 	stw	r16,36(sp)
8020c4b4:	003f2406 	br	8020c148 <__reset+0xfa1ec148>
8020c4b8:	00800e44 	movi	r2,57
8020c4bc:	9011883a 	mov	r8,r18
8020c4c0:	90816626 	beq	r18,r2,8020ca5c <_dtoa_r+0x152c>
8020c4c4:	05bff516 	blt	zero,r22,8020c49c <__reset+0xfa1ec49c>
8020c4c8:	003ff506 	br	8020c4a0 <__reset+0xfa1ec4a0>
8020c4cc:	020eb540 	call	8020eb54 <__multadd>
8020c4d0:	1023883a 	mov	r17,r2
8020c4d4:	1029883a 	mov	r20,r2
8020c4d8:	003fdf06 	br	8020c458 <__reset+0xfa1ec458>
8020c4dc:	e009883a 	mov	r4,fp
8020c4e0:	020eb2c0 	call	8020eb2c <_Bfree>
8020c4e4:	00800044 	movi	r2,1
8020c4e8:	003fbc06 	br	8020c3dc <__reset+0xfa1ec3dc>
8020c4ec:	a80b883a 	mov	r5,r21
8020c4f0:	8009883a 	mov	r4,r16
8020c4f4:	020f34c0 	call	8020f34c <__mcmp>
8020c4f8:	103edb0e 	bge	r2,zero,8020c068 <__reset+0xfa1ec068>
8020c4fc:	800b883a 	mov	r5,r16
8020c500:	000f883a 	mov	r7,zero
8020c504:	01800284 	movi	r6,10
8020c508:	e009883a 	mov	r4,fp
8020c50c:	020eb540 	call	8020eb54 <__multadd>
8020c510:	1021883a 	mov	r16,r2
8020c514:	d8800517 	ldw	r2,20(sp)
8020c518:	d8c00b17 	ldw	r3,44(sp)
8020c51c:	10bfffc4 	addi	r2,r2,-1
8020c520:	d8800515 	stw	r2,20(sp)
8020c524:	183f761e 	bne	r3,zero,8020c300 <__reset+0xfa1ec300>
8020c528:	d9000c17 	ldw	r4,48(sp)
8020c52c:	0101730e 	bge	zero,r4,8020cafc <_dtoa_r+0x15cc>
8020c530:	d9000615 	stw	r4,24(sp)
8020c534:	003ed006 	br	8020c078 <__reset+0xfa1ec078>
8020c538:	00800084 	movi	r2,2
8020c53c:	3081861e 	bne	r6,r2,8020cb58 <_dtoa_r+0x1628>
8020c540:	d8000b15 	stw	zero,44(sp)
8020c544:	003f3c06 	br	8020c238 <__reset+0xfa1ec238>
8020c548:	dc000917 	ldw	r16,36(sp)
8020c54c:	003e9206 	br	8020bf98 <__reset+0xfa1ebf98>
8020c550:	d9c00317 	ldw	r7,12(sp)
8020c554:	00800084 	movi	r2,2
8020c558:	11fec50e 	bge	r2,r7,8020c070 <__reset+0xfa1ec070>
8020c55c:	d9000617 	ldw	r4,24(sp)
8020c560:	20013c1e 	bne	r4,zero,8020ca54 <_dtoa_r+0x1524>
8020c564:	a80b883a 	mov	r5,r21
8020c568:	000f883a 	mov	r7,zero
8020c56c:	01800144 	movi	r6,5
8020c570:	e009883a 	mov	r4,fp
8020c574:	020eb540 	call	8020eb54 <__multadd>
8020c578:	100b883a 	mov	r5,r2
8020c57c:	8009883a 	mov	r4,r16
8020c580:	102b883a 	mov	r21,r2
8020c584:	020f34c0 	call	8020f34c <__mcmp>
8020c588:	dc000915 	stw	r16,36(sp)
8020c58c:	00bf410e 	bge	zero,r2,8020c294 <__reset+0xfa1ec294>
8020c590:	d9c00717 	ldw	r7,28(sp)
8020c594:	00800c44 	movi	r2,49
8020c598:	38800005 	stb	r2,0(r7)
8020c59c:	d8800517 	ldw	r2,20(sp)
8020c5a0:	3dc00044 	addi	r23,r7,1
8020c5a4:	10800044 	addi	r2,r2,1
8020c5a8:	d8800515 	stw	r2,20(sp)
8020c5ac:	003f3d06 	br	8020c2a4 <__reset+0xfa1ec2a4>
8020c5b0:	d9800517 	ldw	r6,20(sp)
8020c5b4:	d9c00717 	ldw	r7,28(sp)
8020c5b8:	00800c44 	movi	r2,49
8020c5bc:	31800044 	addi	r6,r6,1
8020c5c0:	d9800515 	stw	r6,20(sp)
8020c5c4:	38800005 	stb	r2,0(r7)
8020c5c8:	003edf06 	br	8020c148 <__reset+0xfa1ec148>
8020c5cc:	d8000b15 	stw	zero,44(sp)
8020c5d0:	003c9f06 	br	8020b850 <__reset+0xfa1eb850>
8020c5d4:	903e7e1e 	bne	r18,zero,8020bfd0 <__reset+0xfa1ebfd0>
8020c5d8:	00800434 	movhi	r2,16
8020c5dc:	10bfffc4 	addi	r2,r2,-1
8020c5e0:	9884703a 	and	r2,r19,r2
8020c5e4:	1000ea1e 	bne	r2,zero,8020c990 <_dtoa_r+0x1460>
8020c5e8:	9cdffc2c 	andhi	r19,r19,32752
8020c5ec:	9800e826 	beq	r19,zero,8020c990 <_dtoa_r+0x1460>
8020c5f0:	d9c00817 	ldw	r7,32(sp)
8020c5f4:	b5800044 	addi	r22,r22,1
8020c5f8:	04c00044 	movi	r19,1
8020c5fc:	39c00044 	addi	r7,r7,1
8020c600:	d9c00815 	stw	r7,32(sp)
8020c604:	d8800d17 	ldw	r2,52(sp)
8020c608:	103e721e 	bne	r2,zero,8020bfd4 <__reset+0xfa1ebfd4>
8020c60c:	00800044 	movi	r2,1
8020c610:	003e7906 	br	8020bff8 <__reset+0xfa1ebff8>
8020c614:	8009883a 	mov	r4,r16
8020c618:	02167300 	call	80216730 <__floatsidf>
8020c61c:	d9800f17 	ldw	r6,60(sp)
8020c620:	d9c01017 	ldw	r7,64(sp)
8020c624:	1009883a 	mov	r4,r2
8020c628:	180b883a 	mov	r5,r3
8020c62c:	021569c0 	call	8021569c <__muldf3>
8020c630:	000d883a 	mov	r6,zero
8020c634:	01d00734 	movhi	r7,16412
8020c638:	1009883a 	mov	r4,r2
8020c63c:	180b883a 	mov	r5,r3
8020c640:	02142b00 	call	802142b0 <__adddf3>
8020c644:	047f3034 	movhi	r17,64704
8020c648:	1021883a 	mov	r16,r2
8020c64c:	1c63883a 	add	r17,r3,r17
8020c650:	d9000f17 	ldw	r4,60(sp)
8020c654:	d9401017 	ldw	r5,64(sp)
8020c658:	000d883a 	mov	r6,zero
8020c65c:	01d00534 	movhi	r7,16404
8020c660:	0215db40 	call	80215db4 <__subdf3>
8020c664:	800d883a 	mov	r6,r16
8020c668:	880f883a 	mov	r7,r17
8020c66c:	1009883a 	mov	r4,r2
8020c670:	180b883a 	mov	r5,r3
8020c674:	102b883a 	mov	r21,r2
8020c678:	1829883a 	mov	r20,r3
8020c67c:	02154cc0 	call	802154cc <__gedf2>
8020c680:	00806c16 	blt	zero,r2,8020c834 <_dtoa_r+0x1304>
8020c684:	89e0003c 	xorhi	r7,r17,32768
8020c688:	800d883a 	mov	r6,r16
8020c68c:	a809883a 	mov	r4,r21
8020c690:	a00b883a 	mov	r5,r20
8020c694:	02155a80 	call	802155a8 <__ledf2>
8020c698:	103d7e0e 	bge	r2,zero,8020bc94 <__reset+0xfa1ebc94>
8020c69c:	002b883a 	mov	r21,zero
8020c6a0:	0023883a 	mov	r17,zero
8020c6a4:	003efb06 	br	8020c294 <__reset+0xfa1ec294>
8020c6a8:	d8800717 	ldw	r2,28(sp)
8020c6ac:	003bd006 	br	8020b5f0 <__reset+0xfa1eb5f0>
8020c6b0:	d9000a17 	ldw	r4,40(sp)
8020c6b4:	d9800d17 	ldw	r6,52(sp)
8020c6b8:	dd400a15 	stw	r21,40(sp)
8020c6bc:	a905c83a 	sub	r2,r21,r4
8020c6c0:	308d883a 	add	r6,r6,r2
8020c6c4:	d9800d15 	stw	r6,52(sp)
8020c6c8:	002b883a 	mov	r21,zero
8020c6cc:	003e0606 	br	8020bee8 <__reset+0xfa1ebee8>
8020c6d0:	9023883a 	mov	r17,r18
8020c6d4:	9829883a 	mov	r20,r19
8020c6d8:	04000084 	movi	r16,2
8020c6dc:	003c9206 	br	8020b928 <__reset+0xfa1eb928>
8020c6e0:	04000044 	movi	r16,1
8020c6e4:	dc000c15 	stw	r16,48(sp)
8020c6e8:	dc000615 	stw	r16,24(sp)
8020c6ec:	dc002215 	stw	r16,136(sp)
8020c6f0:	e0001115 	stw	zero,68(fp)
8020c6f4:	000b883a 	mov	r5,zero
8020c6f8:	003c6906 	br	8020b8a0 <__reset+0xfa1eb8a0>
8020c6fc:	3021883a 	mov	r16,r6
8020c700:	003ffb06 	br	8020c6f0 <__reset+0xfa1ec6f0>
8020c704:	1000021e 	bne	r2,zero,8020c710 <_dtoa_r+0x11e0>
8020c708:	4200004c 	andi	r8,r8,1
8020c70c:	403e7d1e 	bne	r8,zero,8020c104 <__reset+0xfa1ec104>
8020c710:	01000c04 	movi	r4,48
8020c714:	00000106 	br	8020c71c <_dtoa_r+0x11ec>
8020c718:	102f883a 	mov	r23,r2
8020c71c:	b8bfffc4 	addi	r2,r23,-1
8020c720:	10c00007 	ldb	r3,0(r2)
8020c724:	193ffc26 	beq	r3,r4,8020c718 <__reset+0xfa1ec718>
8020c728:	003e8706 	br	8020c148 <__reset+0xfa1ec148>
8020c72c:	d8800517 	ldw	r2,20(sp)
8020c730:	00a3c83a 	sub	r17,zero,r2
8020c734:	8800a426 	beq	r17,zero,8020c9c8 <_dtoa_r+0x1498>
8020c738:	888003cc 	andi	r2,r17,15
8020c73c:	100490fa 	slli	r2,r2,3
8020c740:	00e008b4 	movhi	r3,32802
8020c744:	18f62104 	addi	r3,r3,-10108
8020c748:	1885883a 	add	r2,r3,r2
8020c74c:	11800017 	ldw	r6,0(r2)
8020c750:	11c00117 	ldw	r7,4(r2)
8020c754:	9009883a 	mov	r4,r18
8020c758:	980b883a 	mov	r5,r19
8020c75c:	8823d13a 	srai	r17,r17,4
8020c760:	021569c0 	call	8021569c <__muldf3>
8020c764:	d8800f15 	stw	r2,60(sp)
8020c768:	d8c01015 	stw	r3,64(sp)
8020c76c:	8800e826 	beq	r17,zero,8020cb10 <_dtoa_r+0x15e0>
8020c770:	052008b4 	movhi	r20,32802
8020c774:	a5361704 	addi	r20,r20,-10148
8020c778:	04000084 	movi	r16,2
8020c77c:	8980004c 	andi	r6,r17,1
8020c780:	1009883a 	mov	r4,r2
8020c784:	8823d07a 	srai	r17,r17,1
8020c788:	180b883a 	mov	r5,r3
8020c78c:	30000426 	beq	r6,zero,8020c7a0 <_dtoa_r+0x1270>
8020c790:	a1800017 	ldw	r6,0(r20)
8020c794:	a1c00117 	ldw	r7,4(r20)
8020c798:	84000044 	addi	r16,r16,1
8020c79c:	021569c0 	call	8021569c <__muldf3>
8020c7a0:	a5000204 	addi	r20,r20,8
8020c7a4:	883ff51e 	bne	r17,zero,8020c77c <__reset+0xfa1ec77c>
8020c7a8:	d8800f15 	stw	r2,60(sp)
8020c7ac:	d8c01015 	stw	r3,64(sp)
8020c7b0:	003c7606 	br	8020b98c <__reset+0xfa1eb98c>
8020c7b4:	00c00c04 	movi	r3,48
8020c7b8:	10c00005 	stb	r3,0(r2)
8020c7bc:	d8c00517 	ldw	r3,20(sp)
8020c7c0:	bd3fffc3 	ldbu	r20,-1(r23)
8020c7c4:	18c00044 	addi	r3,r3,1
8020c7c8:	d8c00515 	stw	r3,20(sp)
8020c7cc:	003db906 	br	8020beb4 <__reset+0xfa1ebeb4>
8020c7d0:	89400117 	ldw	r5,4(r17)
8020c7d4:	e009883a 	mov	r4,fp
8020c7d8:	020ea840 	call	8020ea84 <_Balloc>
8020c7dc:	89800417 	ldw	r6,16(r17)
8020c7e0:	89400304 	addi	r5,r17,12
8020c7e4:	11000304 	addi	r4,r2,12
8020c7e8:	31800084 	addi	r6,r6,2
8020c7ec:	318d883a 	add	r6,r6,r6
8020c7f0:	318d883a 	add	r6,r6,r6
8020c7f4:	1027883a 	mov	r19,r2
8020c7f8:	02069500 	call	80206950 <memcpy>
8020c7fc:	01800044 	movi	r6,1
8020c800:	980b883a 	mov	r5,r19
8020c804:	e009883a 	mov	r4,fp
8020c808:	020f2040 	call	8020f204 <__lshift>
8020c80c:	1029883a 	mov	r20,r2
8020c810:	003ecc06 	br	8020c344 <__reset+0xfa1ec344>
8020c814:	00800e44 	movi	r2,57
8020c818:	90809026 	beq	r18,r2,8020ca5c <_dtoa_r+0x152c>
8020c81c:	92000044 	addi	r8,r18,1
8020c820:	003f1f06 	br	8020c4a0 <__reset+0xfa1ec4a0>
8020c824:	9011883a 	mov	r8,r18
8020c828:	8825883a 	mov	r18,r17
8020c82c:	a023883a 	mov	r17,r20
8020c830:	003e2906 	br	8020c0d8 <__reset+0xfa1ec0d8>
8020c834:	002b883a 	mov	r21,zero
8020c838:	0023883a 	mov	r17,zero
8020c83c:	003f5406 	br	8020c590 <__reset+0xfa1ec590>
8020c840:	61bfffc4 	addi	r6,r12,-1
8020c844:	300490fa 	slli	r2,r6,3
8020c848:	00e008b4 	movhi	r3,32802
8020c84c:	18f62104 	addi	r3,r3,-10108
8020c850:	1885883a 	add	r2,r3,r2
8020c854:	11000017 	ldw	r4,0(r2)
8020c858:	11400117 	ldw	r5,4(r2)
8020c85c:	d8800717 	ldw	r2,28(sp)
8020c860:	880f883a 	mov	r7,r17
8020c864:	d9801215 	stw	r6,72(sp)
8020c868:	800d883a 	mov	r6,r16
8020c86c:	db001615 	stw	r12,88(sp)
8020c870:	15c00044 	addi	r23,r2,1
8020c874:	021569c0 	call	8021569c <__muldf3>
8020c878:	d9401017 	ldw	r5,64(sp)
8020c87c:	d9000f17 	ldw	r4,60(sp)
8020c880:	d8c01515 	stw	r3,84(sp)
8020c884:	d8801415 	stw	r2,80(sp)
8020c888:	02166b00 	call	802166b0 <__fixdfsi>
8020c88c:	1009883a 	mov	r4,r2
8020c890:	1021883a 	mov	r16,r2
8020c894:	02167300 	call	80216730 <__floatsidf>
8020c898:	d9000f17 	ldw	r4,60(sp)
8020c89c:	d9401017 	ldw	r5,64(sp)
8020c8a0:	100d883a 	mov	r6,r2
8020c8a4:	180f883a 	mov	r7,r3
8020c8a8:	0215db40 	call	80215db4 <__subdf3>
8020c8ac:	1829883a 	mov	r20,r3
8020c8b0:	d8c00717 	ldw	r3,28(sp)
8020c8b4:	84000c04 	addi	r16,r16,48
8020c8b8:	1023883a 	mov	r17,r2
8020c8bc:	1c000005 	stb	r16,0(r3)
8020c8c0:	db001617 	ldw	r12,88(sp)
8020c8c4:	00800044 	movi	r2,1
8020c8c8:	60802226 	beq	r12,r2,8020c954 <_dtoa_r+0x1424>
8020c8cc:	d9c00717 	ldw	r7,28(sp)
8020c8d0:	8805883a 	mov	r2,r17
8020c8d4:	b82b883a 	mov	r21,r23
8020c8d8:	3b19883a 	add	r12,r7,r12
8020c8dc:	6023883a 	mov	r17,r12
8020c8e0:	a007883a 	mov	r3,r20
8020c8e4:	dc800f15 	stw	r18,60(sp)
8020c8e8:	000d883a 	mov	r6,zero
8020c8ec:	01d00934 	movhi	r7,16420
8020c8f0:	1009883a 	mov	r4,r2
8020c8f4:	180b883a 	mov	r5,r3
8020c8f8:	021569c0 	call	8021569c <__muldf3>
8020c8fc:	180b883a 	mov	r5,r3
8020c900:	1009883a 	mov	r4,r2
8020c904:	1829883a 	mov	r20,r3
8020c908:	1025883a 	mov	r18,r2
8020c90c:	02166b00 	call	802166b0 <__fixdfsi>
8020c910:	1009883a 	mov	r4,r2
8020c914:	1021883a 	mov	r16,r2
8020c918:	02167300 	call	80216730 <__floatsidf>
8020c91c:	100d883a 	mov	r6,r2
8020c920:	180f883a 	mov	r7,r3
8020c924:	9009883a 	mov	r4,r18
8020c928:	a00b883a 	mov	r5,r20
8020c92c:	84000c04 	addi	r16,r16,48
8020c930:	0215db40 	call	80215db4 <__subdf3>
8020c934:	ad400044 	addi	r21,r21,1
8020c938:	ac3fffc5 	stb	r16,-1(r21)
8020c93c:	ac7fea1e 	bne	r21,r17,8020c8e8 <__reset+0xfa1ec8e8>
8020c940:	1023883a 	mov	r17,r2
8020c944:	d8801217 	ldw	r2,72(sp)
8020c948:	dc800f17 	ldw	r18,60(sp)
8020c94c:	1829883a 	mov	r20,r3
8020c950:	b8af883a 	add	r23,r23,r2
8020c954:	d9001417 	ldw	r4,80(sp)
8020c958:	d9401517 	ldw	r5,84(sp)
8020c95c:	000d883a 	mov	r6,zero
8020c960:	01cff834 	movhi	r7,16352
8020c964:	02142b00 	call	802142b0 <__adddf3>
8020c968:	880d883a 	mov	r6,r17
8020c96c:	a00f883a 	mov	r7,r20
8020c970:	1009883a 	mov	r4,r2
8020c974:	180b883a 	mov	r5,r3
8020c978:	02155a80 	call	802155a8 <__ledf2>
8020c97c:	10003e0e 	bge	r2,zero,8020ca78 <_dtoa_r+0x1548>
8020c980:	d9001317 	ldw	r4,76(sp)
8020c984:	bd3fffc3 	ldbu	r20,-1(r23)
8020c988:	d9000515 	stw	r4,20(sp)
8020c98c:	003d3b06 	br	8020be7c <__reset+0xfa1ebe7c>
8020c990:	0027883a 	mov	r19,zero
8020c994:	003f1b06 	br	8020c604 <__reset+0xfa1ec604>
8020c998:	d8800817 	ldw	r2,32(sp)
8020c99c:	11e9c83a 	sub	r20,r2,r7
8020c9a0:	0005883a 	mov	r2,zero
8020c9a4:	003d5406 	br	8020bef8 <__reset+0xfa1ebef8>
8020c9a8:	00800044 	movi	r2,1
8020c9ac:	003dc706 	br	8020c0cc <__reset+0xfa1ec0cc>
8020c9b0:	d8c00217 	ldw	r3,8(sp)
8020c9b4:	00800d84 	movi	r2,54
8020c9b8:	dd400a17 	ldw	r21,40(sp)
8020c9bc:	10c5c83a 	sub	r2,r2,r3
8020c9c0:	dd000817 	ldw	r20,32(sp)
8020c9c4:	003d4c06 	br	8020bef8 <__reset+0xfa1ebef8>
8020c9c8:	dc800f15 	stw	r18,60(sp)
8020c9cc:	dcc01015 	stw	r19,64(sp)
8020c9d0:	04000084 	movi	r16,2
8020c9d4:	003bed06 	br	8020b98c <__reset+0xfa1eb98c>
8020c9d8:	d9000617 	ldw	r4,24(sp)
8020c9dc:	203f0d26 	beq	r4,zero,8020c614 <__reset+0xfa1ec614>
8020c9e0:	d9800c17 	ldw	r6,48(sp)
8020c9e4:	01bcab0e 	bge	zero,r6,8020bc94 <__reset+0xfa1ebc94>
8020c9e8:	d9401017 	ldw	r5,64(sp)
8020c9ec:	d9000f17 	ldw	r4,60(sp)
8020c9f0:	000d883a 	mov	r6,zero
8020c9f4:	01d00934 	movhi	r7,16420
8020c9f8:	021569c0 	call	8021569c <__muldf3>
8020c9fc:	81000044 	addi	r4,r16,1
8020ca00:	d8800f15 	stw	r2,60(sp)
8020ca04:	d8c01015 	stw	r3,64(sp)
8020ca08:	02167300 	call	80216730 <__floatsidf>
8020ca0c:	d9800f17 	ldw	r6,60(sp)
8020ca10:	d9c01017 	ldw	r7,64(sp)
8020ca14:	1009883a 	mov	r4,r2
8020ca18:	180b883a 	mov	r5,r3
8020ca1c:	021569c0 	call	8021569c <__muldf3>
8020ca20:	01d00734 	movhi	r7,16412
8020ca24:	000d883a 	mov	r6,zero
8020ca28:	1009883a 	mov	r4,r2
8020ca2c:	180b883a 	mov	r5,r3
8020ca30:	02142b00 	call	802142b0 <__adddf3>
8020ca34:	d9c00517 	ldw	r7,20(sp)
8020ca38:	047f3034 	movhi	r17,64704
8020ca3c:	1021883a 	mov	r16,r2
8020ca40:	39ffffc4 	addi	r7,r7,-1
8020ca44:	d9c01315 	stw	r7,76(sp)
8020ca48:	1c63883a 	add	r17,r3,r17
8020ca4c:	db000c17 	ldw	r12,48(sp)
8020ca50:	003bea06 	br	8020b9fc <__reset+0xfa1eb9fc>
8020ca54:	dc000915 	stw	r16,36(sp)
8020ca58:	003e0e06 	br	8020c294 <__reset+0xfa1ec294>
8020ca5c:	01000e44 	movi	r4,57
8020ca60:	8825883a 	mov	r18,r17
8020ca64:	9dc00044 	addi	r23,r19,1
8020ca68:	99000005 	stb	r4,0(r19)
8020ca6c:	a023883a 	mov	r17,r20
8020ca70:	dc000915 	stw	r16,36(sp)
8020ca74:	003da406 	br	8020c108 <__reset+0xfa1ec108>
8020ca78:	d9801417 	ldw	r6,80(sp)
8020ca7c:	d9c01517 	ldw	r7,84(sp)
8020ca80:	0009883a 	mov	r4,zero
8020ca84:	014ff834 	movhi	r5,16352
8020ca88:	0215db40 	call	80215db4 <__subdf3>
8020ca8c:	880d883a 	mov	r6,r17
8020ca90:	a00f883a 	mov	r7,r20
8020ca94:	1009883a 	mov	r4,r2
8020ca98:	180b883a 	mov	r5,r3
8020ca9c:	02154cc0 	call	802154cc <__gedf2>
8020caa0:	00bc7c0e 	bge	zero,r2,8020bc94 <__reset+0xfa1ebc94>
8020caa4:	01000c04 	movi	r4,48
8020caa8:	00000106 	br	8020cab0 <_dtoa_r+0x1580>
8020caac:	102f883a 	mov	r23,r2
8020cab0:	b8bfffc4 	addi	r2,r23,-1
8020cab4:	10c00007 	ldb	r3,0(r2)
8020cab8:	193ffc26 	beq	r3,r4,8020caac <__reset+0xfa1ecaac>
8020cabc:	d9801317 	ldw	r6,76(sp)
8020cac0:	d9800515 	stw	r6,20(sp)
8020cac4:	003c4406 	br	8020bbd8 <__reset+0xfa1ebbd8>
8020cac8:	d9801317 	ldw	r6,76(sp)
8020cacc:	d9800515 	stw	r6,20(sp)
8020cad0:	003cea06 	br	8020be7c <__reset+0xfa1ebe7c>
8020cad4:	dd800f17 	ldw	r22,60(sp)
8020cad8:	dcc01017 	ldw	r19,64(sp)
8020cadc:	dc801217 	ldw	r18,72(sp)
8020cae0:	003c6c06 	br	8020bc94 <__reset+0xfa1ebc94>
8020cae4:	903e031e 	bne	r18,zero,8020c2f4 <__reset+0xfa1ec2f4>
8020cae8:	003ebb06 	br	8020c5d8 <__reset+0xfa1ec5d8>
8020caec:	103e6c1e 	bne	r2,zero,8020c4a0 <__reset+0xfa1ec4a0>
8020caf0:	4080004c 	andi	r2,r8,1
8020caf4:	103e6a26 	beq	r2,zero,8020c4a0 <__reset+0xfa1ec4a0>
8020caf8:	003e6606 	br	8020c494 <__reset+0xfa1ec494>
8020cafc:	d8c00317 	ldw	r3,12(sp)
8020cb00:	00800084 	movi	r2,2
8020cb04:	10c02916 	blt	r2,r3,8020cbac <_dtoa_r+0x167c>
8020cb08:	d9000c17 	ldw	r4,48(sp)
8020cb0c:	003e8806 	br	8020c530 <__reset+0xfa1ec530>
8020cb10:	04000084 	movi	r16,2
8020cb14:	003b9d06 	br	8020b98c <__reset+0xfa1eb98c>
8020cb18:	d9001317 	ldw	r4,76(sp)
8020cb1c:	d9000515 	stw	r4,20(sp)
8020cb20:	003cd606 	br	8020be7c <__reset+0xfa1ebe7c>
8020cb24:	d8801317 	ldw	r2,76(sp)
8020cb28:	d8800515 	stw	r2,20(sp)
8020cb2c:	003c2a06 	br	8020bbd8 <__reset+0xfa1ebbd8>
8020cb30:	d9800317 	ldw	r6,12(sp)
8020cb34:	00800084 	movi	r2,2
8020cb38:	11801516 	blt	r2,r6,8020cb90 <_dtoa_r+0x1660>
8020cb3c:	d9c00c17 	ldw	r7,48(sp)
8020cb40:	d9c00615 	stw	r7,24(sp)
8020cb44:	003df706 	br	8020c324 <__reset+0xfa1ec324>
8020cb48:	193d3926 	beq	r3,r4,8020c030 <__reset+0xfa1ec030>
8020cb4c:	00c00f04 	movi	r3,60
8020cb50:	1885c83a 	sub	r2,r3,r2
8020cb54:	003ddf06 	br	8020c2d4 <__reset+0xfa1ec2d4>
8020cb58:	e009883a 	mov	r4,fp
8020cb5c:	e0001115 	stw	zero,68(fp)
8020cb60:	000b883a 	mov	r5,zero
8020cb64:	020ea840 	call	8020ea84 <_Balloc>
8020cb68:	d8800715 	stw	r2,28(sp)
8020cb6c:	d8c00717 	ldw	r3,28(sp)
8020cb70:	00bfffc4 	movi	r2,-1
8020cb74:	01000044 	movi	r4,1
8020cb78:	d8800c15 	stw	r2,48(sp)
8020cb7c:	e0c01015 	stw	r3,64(fp)
8020cb80:	d9000b15 	stw	r4,44(sp)
8020cb84:	d8800615 	stw	r2,24(sp)
8020cb88:	d8002215 	stw	zero,136(sp)
8020cb8c:	003c4106 	br	8020bc94 <__reset+0xfa1ebc94>
8020cb90:	d8c00c17 	ldw	r3,48(sp)
8020cb94:	d8c00615 	stw	r3,24(sp)
8020cb98:	003e7006 	br	8020c55c <__reset+0xfa1ec55c>
8020cb9c:	04400044 	movi	r17,1
8020cba0:	003b2006 	br	8020b824 <__reset+0xfa1eb824>
8020cba4:	000b883a 	mov	r5,zero
8020cba8:	003b3d06 	br	8020b8a0 <__reset+0xfa1eb8a0>
8020cbac:	d8800c17 	ldw	r2,48(sp)
8020cbb0:	d8800615 	stw	r2,24(sp)
8020cbb4:	003e6906 	br	8020c55c <__reset+0xfa1ec55c>

8020cbb8 <__sflush_r>:
8020cbb8:	2880030b 	ldhu	r2,12(r5)
8020cbbc:	defffb04 	addi	sp,sp,-20
8020cbc0:	dcc00315 	stw	r19,12(sp)
8020cbc4:	dc400115 	stw	r17,4(sp)
8020cbc8:	dfc00415 	stw	ra,16(sp)
8020cbcc:	dc800215 	stw	r18,8(sp)
8020cbd0:	dc000015 	stw	r16,0(sp)
8020cbd4:	10c0020c 	andi	r3,r2,8
8020cbd8:	2823883a 	mov	r17,r5
8020cbdc:	2027883a 	mov	r19,r4
8020cbe0:	1800311e 	bne	r3,zero,8020cca8 <__sflush_r+0xf0>
8020cbe4:	28c00117 	ldw	r3,4(r5)
8020cbe8:	10820014 	ori	r2,r2,2048
8020cbec:	2880030d 	sth	r2,12(r5)
8020cbf0:	00c04b0e 	bge	zero,r3,8020cd20 <__sflush_r+0x168>
8020cbf4:	8a000a17 	ldw	r8,40(r17)
8020cbf8:	40002326 	beq	r8,zero,8020cc88 <__sflush_r+0xd0>
8020cbfc:	9c000017 	ldw	r16,0(r19)
8020cc00:	10c4000c 	andi	r3,r2,4096
8020cc04:	98000015 	stw	zero,0(r19)
8020cc08:	18004826 	beq	r3,zero,8020cd2c <__sflush_r+0x174>
8020cc0c:	89801417 	ldw	r6,80(r17)
8020cc10:	10c0010c 	andi	r3,r2,4
8020cc14:	18000626 	beq	r3,zero,8020cc30 <__sflush_r+0x78>
8020cc18:	88c00117 	ldw	r3,4(r17)
8020cc1c:	88800c17 	ldw	r2,48(r17)
8020cc20:	30cdc83a 	sub	r6,r6,r3
8020cc24:	10000226 	beq	r2,zero,8020cc30 <__sflush_r+0x78>
8020cc28:	88800f17 	ldw	r2,60(r17)
8020cc2c:	308dc83a 	sub	r6,r6,r2
8020cc30:	89400717 	ldw	r5,28(r17)
8020cc34:	000f883a 	mov	r7,zero
8020cc38:	9809883a 	mov	r4,r19
8020cc3c:	403ee83a 	callr	r8
8020cc40:	00ffffc4 	movi	r3,-1
8020cc44:	10c04426 	beq	r2,r3,8020cd58 <__sflush_r+0x1a0>
8020cc48:	88c0030b 	ldhu	r3,12(r17)
8020cc4c:	89000417 	ldw	r4,16(r17)
8020cc50:	88000115 	stw	zero,4(r17)
8020cc54:	197dffcc 	andi	r5,r3,63487
8020cc58:	8940030d 	sth	r5,12(r17)
8020cc5c:	89000015 	stw	r4,0(r17)
8020cc60:	18c4000c 	andi	r3,r3,4096
8020cc64:	18002c1e 	bne	r3,zero,8020cd18 <__sflush_r+0x160>
8020cc68:	89400c17 	ldw	r5,48(r17)
8020cc6c:	9c000015 	stw	r16,0(r19)
8020cc70:	28000526 	beq	r5,zero,8020cc88 <__sflush_r+0xd0>
8020cc74:	88801004 	addi	r2,r17,64
8020cc78:	28800226 	beq	r5,r2,8020cc84 <__sflush_r+0xcc>
8020cc7c:	9809883a 	mov	r4,r19
8020cc80:	020d3240 	call	8020d324 <_free_r>
8020cc84:	88000c15 	stw	zero,48(r17)
8020cc88:	0005883a 	mov	r2,zero
8020cc8c:	dfc00417 	ldw	ra,16(sp)
8020cc90:	dcc00317 	ldw	r19,12(sp)
8020cc94:	dc800217 	ldw	r18,8(sp)
8020cc98:	dc400117 	ldw	r17,4(sp)
8020cc9c:	dc000017 	ldw	r16,0(sp)
8020cca0:	dec00504 	addi	sp,sp,20
8020cca4:	f800283a 	ret
8020cca8:	2c800417 	ldw	r18,16(r5)
8020ccac:	903ff626 	beq	r18,zero,8020cc88 <__reset+0xfa1ecc88>
8020ccb0:	2c000017 	ldw	r16,0(r5)
8020ccb4:	108000cc 	andi	r2,r2,3
8020ccb8:	2c800015 	stw	r18,0(r5)
8020ccbc:	84a1c83a 	sub	r16,r16,r18
8020ccc0:	1000131e 	bne	r2,zero,8020cd10 <__sflush_r+0x158>
8020ccc4:	28800517 	ldw	r2,20(r5)
8020ccc8:	88800215 	stw	r2,8(r17)
8020cccc:	04000316 	blt	zero,r16,8020ccdc <__sflush_r+0x124>
8020ccd0:	003fed06 	br	8020cc88 <__reset+0xfa1ecc88>
8020ccd4:	90a5883a 	add	r18,r18,r2
8020ccd8:	043feb0e 	bge	zero,r16,8020cc88 <__reset+0xfa1ecc88>
8020ccdc:	88800917 	ldw	r2,36(r17)
8020cce0:	89400717 	ldw	r5,28(r17)
8020cce4:	800f883a 	mov	r7,r16
8020cce8:	900d883a 	mov	r6,r18
8020ccec:	9809883a 	mov	r4,r19
8020ccf0:	103ee83a 	callr	r2
8020ccf4:	80a1c83a 	sub	r16,r16,r2
8020ccf8:	00bff616 	blt	zero,r2,8020ccd4 <__reset+0xfa1eccd4>
8020ccfc:	88c0030b 	ldhu	r3,12(r17)
8020cd00:	00bfffc4 	movi	r2,-1
8020cd04:	18c01014 	ori	r3,r3,64
8020cd08:	88c0030d 	sth	r3,12(r17)
8020cd0c:	003fdf06 	br	8020cc8c <__reset+0xfa1ecc8c>
8020cd10:	0005883a 	mov	r2,zero
8020cd14:	003fec06 	br	8020ccc8 <__reset+0xfa1eccc8>
8020cd18:	88801415 	stw	r2,80(r17)
8020cd1c:	003fd206 	br	8020cc68 <__reset+0xfa1ecc68>
8020cd20:	28c00f17 	ldw	r3,60(r5)
8020cd24:	00ffb316 	blt	zero,r3,8020cbf4 <__reset+0xfa1ecbf4>
8020cd28:	003fd706 	br	8020cc88 <__reset+0xfa1ecc88>
8020cd2c:	89400717 	ldw	r5,28(r17)
8020cd30:	000d883a 	mov	r6,zero
8020cd34:	01c00044 	movi	r7,1
8020cd38:	9809883a 	mov	r4,r19
8020cd3c:	403ee83a 	callr	r8
8020cd40:	100d883a 	mov	r6,r2
8020cd44:	00bfffc4 	movi	r2,-1
8020cd48:	30801426 	beq	r6,r2,8020cd9c <__sflush_r+0x1e4>
8020cd4c:	8880030b 	ldhu	r2,12(r17)
8020cd50:	8a000a17 	ldw	r8,40(r17)
8020cd54:	003fae06 	br	8020cc10 <__reset+0xfa1ecc10>
8020cd58:	98c00017 	ldw	r3,0(r19)
8020cd5c:	183fba26 	beq	r3,zero,8020cc48 <__reset+0xfa1ecc48>
8020cd60:	01000744 	movi	r4,29
8020cd64:	19000626 	beq	r3,r4,8020cd80 <__sflush_r+0x1c8>
8020cd68:	01000584 	movi	r4,22
8020cd6c:	19000426 	beq	r3,r4,8020cd80 <__sflush_r+0x1c8>
8020cd70:	88c0030b 	ldhu	r3,12(r17)
8020cd74:	18c01014 	ori	r3,r3,64
8020cd78:	88c0030d 	sth	r3,12(r17)
8020cd7c:	003fc306 	br	8020cc8c <__reset+0xfa1ecc8c>
8020cd80:	8880030b 	ldhu	r2,12(r17)
8020cd84:	88c00417 	ldw	r3,16(r17)
8020cd88:	88000115 	stw	zero,4(r17)
8020cd8c:	10bdffcc 	andi	r2,r2,63487
8020cd90:	8880030d 	sth	r2,12(r17)
8020cd94:	88c00015 	stw	r3,0(r17)
8020cd98:	003fb306 	br	8020cc68 <__reset+0xfa1ecc68>
8020cd9c:	98800017 	ldw	r2,0(r19)
8020cda0:	103fea26 	beq	r2,zero,8020cd4c <__reset+0xfa1ecd4c>
8020cda4:	00c00744 	movi	r3,29
8020cda8:	10c00226 	beq	r2,r3,8020cdb4 <__sflush_r+0x1fc>
8020cdac:	00c00584 	movi	r3,22
8020cdb0:	10c0031e 	bne	r2,r3,8020cdc0 <__sflush_r+0x208>
8020cdb4:	9c000015 	stw	r16,0(r19)
8020cdb8:	0005883a 	mov	r2,zero
8020cdbc:	003fb306 	br	8020cc8c <__reset+0xfa1ecc8c>
8020cdc0:	88c0030b 	ldhu	r3,12(r17)
8020cdc4:	3005883a 	mov	r2,r6
8020cdc8:	18c01014 	ori	r3,r3,64
8020cdcc:	88c0030d 	sth	r3,12(r17)
8020cdd0:	003fae06 	br	8020cc8c <__reset+0xfa1ecc8c>

8020cdd4 <_fflush_r>:
8020cdd4:	defffd04 	addi	sp,sp,-12
8020cdd8:	dc000115 	stw	r16,4(sp)
8020cddc:	dfc00215 	stw	ra,8(sp)
8020cde0:	2021883a 	mov	r16,r4
8020cde4:	20000226 	beq	r4,zero,8020cdf0 <_fflush_r+0x1c>
8020cde8:	20800e17 	ldw	r2,56(r4)
8020cdec:	10000c26 	beq	r2,zero,8020ce20 <_fflush_r+0x4c>
8020cdf0:	2880030f 	ldh	r2,12(r5)
8020cdf4:	1000051e 	bne	r2,zero,8020ce0c <_fflush_r+0x38>
8020cdf8:	0005883a 	mov	r2,zero
8020cdfc:	dfc00217 	ldw	ra,8(sp)
8020ce00:	dc000117 	ldw	r16,4(sp)
8020ce04:	dec00304 	addi	sp,sp,12
8020ce08:	f800283a 	ret
8020ce0c:	8009883a 	mov	r4,r16
8020ce10:	dfc00217 	ldw	ra,8(sp)
8020ce14:	dc000117 	ldw	r16,4(sp)
8020ce18:	dec00304 	addi	sp,sp,12
8020ce1c:	020cbb81 	jmpi	8020cbb8 <__sflush_r>
8020ce20:	d9400015 	stw	r5,0(sp)
8020ce24:	020d1b00 	call	8020d1b0 <__sinit>
8020ce28:	d9400017 	ldw	r5,0(sp)
8020ce2c:	003ff006 	br	8020cdf0 <__reset+0xfa1ecdf0>

8020ce30 <fflush>:
8020ce30:	20000526 	beq	r4,zero,8020ce48 <fflush+0x18>
8020ce34:	00a008b4 	movhi	r2,32802
8020ce38:	10be2904 	addi	r2,r2,-1884
8020ce3c:	200b883a 	mov	r5,r4
8020ce40:	11000017 	ldw	r4,0(r2)
8020ce44:	020cdd41 	jmpi	8020cdd4 <_fflush_r>
8020ce48:	00a008b4 	movhi	r2,32802
8020ce4c:	10be2804 	addi	r2,r2,-1888
8020ce50:	11000017 	ldw	r4,0(r2)
8020ce54:	01600874 	movhi	r5,32801
8020ce58:	29737504 	addi	r5,r5,-12844
8020ce5c:	020dbb41 	jmpi	8020dbb4 <_fwalk_reent>

8020ce60 <__fp_unlock>:
8020ce60:	0005883a 	mov	r2,zero
8020ce64:	f800283a 	ret

8020ce68 <_cleanup_r>:
8020ce68:	01600874 	movhi	r5,32801
8020ce6c:	294ba404 	addi	r5,r5,11920
8020ce70:	020dbb41 	jmpi	8020dbb4 <_fwalk_reent>

8020ce74 <__sinit.part.1>:
8020ce74:	defff704 	addi	sp,sp,-36
8020ce78:	00e00874 	movhi	r3,32801
8020ce7c:	dfc00815 	stw	ra,32(sp)
8020ce80:	ddc00715 	stw	r23,28(sp)
8020ce84:	dd800615 	stw	r22,24(sp)
8020ce88:	dd400515 	stw	r21,20(sp)
8020ce8c:	dd000415 	stw	r20,16(sp)
8020ce90:	dcc00315 	stw	r19,12(sp)
8020ce94:	dc800215 	stw	r18,8(sp)
8020ce98:	dc400115 	stw	r17,4(sp)
8020ce9c:	dc000015 	stw	r16,0(sp)
8020cea0:	18f39a04 	addi	r3,r3,-12696
8020cea4:	24000117 	ldw	r16,4(r4)
8020cea8:	20c00f15 	stw	r3,60(r4)
8020ceac:	2080bb04 	addi	r2,r4,748
8020ceb0:	00c000c4 	movi	r3,3
8020ceb4:	20c0b915 	stw	r3,740(r4)
8020ceb8:	2080ba15 	stw	r2,744(r4)
8020cebc:	2000b815 	stw	zero,736(r4)
8020cec0:	05c00204 	movi	r23,8
8020cec4:	00800104 	movi	r2,4
8020cec8:	2025883a 	mov	r18,r4
8020cecc:	b80d883a 	mov	r6,r23
8020ced0:	81001704 	addi	r4,r16,92
8020ced4:	000b883a 	mov	r5,zero
8020ced8:	80000015 	stw	zero,0(r16)
8020cedc:	80000115 	stw	zero,4(r16)
8020cee0:	80000215 	stw	zero,8(r16)
8020cee4:	8080030d 	sth	r2,12(r16)
8020cee8:	80001915 	stw	zero,100(r16)
8020ceec:	8000038d 	sth	zero,14(r16)
8020cef0:	80000415 	stw	zero,16(r16)
8020cef4:	80000515 	stw	zero,20(r16)
8020cef8:	80000615 	stw	zero,24(r16)
8020cefc:	020e95c0 	call	8020e95c <memset>
8020cf00:	05a00874 	movhi	r22,32801
8020cf04:	94400217 	ldw	r17,8(r18)
8020cf08:	05600874 	movhi	r21,32801
8020cf0c:	05200874 	movhi	r20,32801
8020cf10:	04e00874 	movhi	r19,32801
8020cf14:	b5802b04 	addi	r22,r22,172
8020cf18:	ad404204 	addi	r21,r21,264
8020cf1c:	a5006104 	addi	r20,r20,388
8020cf20:	9cc07804 	addi	r19,r19,480
8020cf24:	85800815 	stw	r22,32(r16)
8020cf28:	85400915 	stw	r21,36(r16)
8020cf2c:	85000a15 	stw	r20,40(r16)
8020cf30:	84c00b15 	stw	r19,44(r16)
8020cf34:	84000715 	stw	r16,28(r16)
8020cf38:	00800284 	movi	r2,10
8020cf3c:	8880030d 	sth	r2,12(r17)
8020cf40:	00800044 	movi	r2,1
8020cf44:	b80d883a 	mov	r6,r23
8020cf48:	89001704 	addi	r4,r17,92
8020cf4c:	000b883a 	mov	r5,zero
8020cf50:	88000015 	stw	zero,0(r17)
8020cf54:	88000115 	stw	zero,4(r17)
8020cf58:	88000215 	stw	zero,8(r17)
8020cf5c:	88001915 	stw	zero,100(r17)
8020cf60:	8880038d 	sth	r2,14(r17)
8020cf64:	88000415 	stw	zero,16(r17)
8020cf68:	88000515 	stw	zero,20(r17)
8020cf6c:	88000615 	stw	zero,24(r17)
8020cf70:	020e95c0 	call	8020e95c <memset>
8020cf74:	94000317 	ldw	r16,12(r18)
8020cf78:	00800484 	movi	r2,18
8020cf7c:	8c400715 	stw	r17,28(r17)
8020cf80:	8d800815 	stw	r22,32(r17)
8020cf84:	8d400915 	stw	r21,36(r17)
8020cf88:	8d000a15 	stw	r20,40(r17)
8020cf8c:	8cc00b15 	stw	r19,44(r17)
8020cf90:	8080030d 	sth	r2,12(r16)
8020cf94:	00800084 	movi	r2,2
8020cf98:	80000015 	stw	zero,0(r16)
8020cf9c:	80000115 	stw	zero,4(r16)
8020cfa0:	80000215 	stw	zero,8(r16)
8020cfa4:	80001915 	stw	zero,100(r16)
8020cfa8:	8080038d 	sth	r2,14(r16)
8020cfac:	80000415 	stw	zero,16(r16)
8020cfb0:	80000515 	stw	zero,20(r16)
8020cfb4:	80000615 	stw	zero,24(r16)
8020cfb8:	b80d883a 	mov	r6,r23
8020cfbc:	000b883a 	mov	r5,zero
8020cfc0:	81001704 	addi	r4,r16,92
8020cfc4:	020e95c0 	call	8020e95c <memset>
8020cfc8:	00800044 	movi	r2,1
8020cfcc:	84000715 	stw	r16,28(r16)
8020cfd0:	85800815 	stw	r22,32(r16)
8020cfd4:	85400915 	stw	r21,36(r16)
8020cfd8:	85000a15 	stw	r20,40(r16)
8020cfdc:	84c00b15 	stw	r19,44(r16)
8020cfe0:	90800e15 	stw	r2,56(r18)
8020cfe4:	dfc00817 	ldw	ra,32(sp)
8020cfe8:	ddc00717 	ldw	r23,28(sp)
8020cfec:	dd800617 	ldw	r22,24(sp)
8020cff0:	dd400517 	ldw	r21,20(sp)
8020cff4:	dd000417 	ldw	r20,16(sp)
8020cff8:	dcc00317 	ldw	r19,12(sp)
8020cffc:	dc800217 	ldw	r18,8(sp)
8020d000:	dc400117 	ldw	r17,4(sp)
8020d004:	dc000017 	ldw	r16,0(sp)
8020d008:	dec00904 	addi	sp,sp,36
8020d00c:	f800283a 	ret

8020d010 <__fp_lock>:
8020d010:	0005883a 	mov	r2,zero
8020d014:	f800283a 	ret

8020d018 <__sfmoreglue>:
8020d018:	defffc04 	addi	sp,sp,-16
8020d01c:	dc400115 	stw	r17,4(sp)
8020d020:	2c7fffc4 	addi	r17,r5,-1
8020d024:	8c401a24 	muli	r17,r17,104
8020d028:	dc800215 	stw	r18,8(sp)
8020d02c:	2825883a 	mov	r18,r5
8020d030:	89401d04 	addi	r5,r17,116
8020d034:	dc000015 	stw	r16,0(sp)
8020d038:	dfc00315 	stw	ra,12(sp)
8020d03c:	020df100 	call	8020df10 <_malloc_r>
8020d040:	1021883a 	mov	r16,r2
8020d044:	10000726 	beq	r2,zero,8020d064 <__sfmoreglue+0x4c>
8020d048:	11000304 	addi	r4,r2,12
8020d04c:	10000015 	stw	zero,0(r2)
8020d050:	14800115 	stw	r18,4(r2)
8020d054:	11000215 	stw	r4,8(r2)
8020d058:	89801a04 	addi	r6,r17,104
8020d05c:	000b883a 	mov	r5,zero
8020d060:	020e95c0 	call	8020e95c <memset>
8020d064:	8005883a 	mov	r2,r16
8020d068:	dfc00317 	ldw	ra,12(sp)
8020d06c:	dc800217 	ldw	r18,8(sp)
8020d070:	dc400117 	ldw	r17,4(sp)
8020d074:	dc000017 	ldw	r16,0(sp)
8020d078:	dec00404 	addi	sp,sp,16
8020d07c:	f800283a 	ret

8020d080 <__sfp>:
8020d080:	defffb04 	addi	sp,sp,-20
8020d084:	dc000015 	stw	r16,0(sp)
8020d088:	042008b4 	movhi	r16,32802
8020d08c:	843e2804 	addi	r16,r16,-1888
8020d090:	dcc00315 	stw	r19,12(sp)
8020d094:	2027883a 	mov	r19,r4
8020d098:	81000017 	ldw	r4,0(r16)
8020d09c:	dfc00415 	stw	ra,16(sp)
8020d0a0:	dc800215 	stw	r18,8(sp)
8020d0a4:	20800e17 	ldw	r2,56(r4)
8020d0a8:	dc400115 	stw	r17,4(sp)
8020d0ac:	1000021e 	bne	r2,zero,8020d0b8 <__sfp+0x38>
8020d0b0:	020ce740 	call	8020ce74 <__sinit.part.1>
8020d0b4:	81000017 	ldw	r4,0(r16)
8020d0b8:	2480b804 	addi	r18,r4,736
8020d0bc:	047fffc4 	movi	r17,-1
8020d0c0:	91000117 	ldw	r4,4(r18)
8020d0c4:	94000217 	ldw	r16,8(r18)
8020d0c8:	213fffc4 	addi	r4,r4,-1
8020d0cc:	20000a16 	blt	r4,zero,8020d0f8 <__sfp+0x78>
8020d0d0:	8080030f 	ldh	r2,12(r16)
8020d0d4:	10000c26 	beq	r2,zero,8020d108 <__sfp+0x88>
8020d0d8:	80c01d04 	addi	r3,r16,116
8020d0dc:	00000206 	br	8020d0e8 <__sfp+0x68>
8020d0e0:	18bfe60f 	ldh	r2,-104(r3)
8020d0e4:	10000826 	beq	r2,zero,8020d108 <__sfp+0x88>
8020d0e8:	213fffc4 	addi	r4,r4,-1
8020d0ec:	1c3ffd04 	addi	r16,r3,-12
8020d0f0:	18c01a04 	addi	r3,r3,104
8020d0f4:	247ffa1e 	bne	r4,r17,8020d0e0 <__reset+0xfa1ed0e0>
8020d0f8:	90800017 	ldw	r2,0(r18)
8020d0fc:	10001d26 	beq	r2,zero,8020d174 <__sfp+0xf4>
8020d100:	1025883a 	mov	r18,r2
8020d104:	003fee06 	br	8020d0c0 <__reset+0xfa1ed0c0>
8020d108:	00bfffc4 	movi	r2,-1
8020d10c:	8080038d 	sth	r2,14(r16)
8020d110:	00800044 	movi	r2,1
8020d114:	8080030d 	sth	r2,12(r16)
8020d118:	80001915 	stw	zero,100(r16)
8020d11c:	80000015 	stw	zero,0(r16)
8020d120:	80000215 	stw	zero,8(r16)
8020d124:	80000115 	stw	zero,4(r16)
8020d128:	80000415 	stw	zero,16(r16)
8020d12c:	80000515 	stw	zero,20(r16)
8020d130:	80000615 	stw	zero,24(r16)
8020d134:	01800204 	movi	r6,8
8020d138:	000b883a 	mov	r5,zero
8020d13c:	81001704 	addi	r4,r16,92
8020d140:	020e95c0 	call	8020e95c <memset>
8020d144:	8005883a 	mov	r2,r16
8020d148:	80000c15 	stw	zero,48(r16)
8020d14c:	80000d15 	stw	zero,52(r16)
8020d150:	80001115 	stw	zero,68(r16)
8020d154:	80001215 	stw	zero,72(r16)
8020d158:	dfc00417 	ldw	ra,16(sp)
8020d15c:	dcc00317 	ldw	r19,12(sp)
8020d160:	dc800217 	ldw	r18,8(sp)
8020d164:	dc400117 	ldw	r17,4(sp)
8020d168:	dc000017 	ldw	r16,0(sp)
8020d16c:	dec00504 	addi	sp,sp,20
8020d170:	f800283a 	ret
8020d174:	01400104 	movi	r5,4
8020d178:	9809883a 	mov	r4,r19
8020d17c:	020d0180 	call	8020d018 <__sfmoreglue>
8020d180:	90800015 	stw	r2,0(r18)
8020d184:	103fde1e 	bne	r2,zero,8020d100 <__reset+0xfa1ed100>
8020d188:	00800304 	movi	r2,12
8020d18c:	98800015 	stw	r2,0(r19)
8020d190:	0005883a 	mov	r2,zero
8020d194:	003ff006 	br	8020d158 <__reset+0xfa1ed158>

8020d198 <_cleanup>:
8020d198:	00a008b4 	movhi	r2,32802
8020d19c:	10be2804 	addi	r2,r2,-1888
8020d1a0:	11000017 	ldw	r4,0(r2)
8020d1a4:	01600874 	movhi	r5,32801
8020d1a8:	294ba404 	addi	r5,r5,11920
8020d1ac:	020dbb41 	jmpi	8020dbb4 <_fwalk_reent>

8020d1b0 <__sinit>:
8020d1b0:	20800e17 	ldw	r2,56(r4)
8020d1b4:	10000126 	beq	r2,zero,8020d1bc <__sinit+0xc>
8020d1b8:	f800283a 	ret
8020d1bc:	020ce741 	jmpi	8020ce74 <__sinit.part.1>

8020d1c0 <__sfp_lock_acquire>:
8020d1c0:	f800283a 	ret

8020d1c4 <__sfp_lock_release>:
8020d1c4:	f800283a 	ret

8020d1c8 <__sinit_lock_acquire>:
8020d1c8:	f800283a 	ret

8020d1cc <__sinit_lock_release>:
8020d1cc:	f800283a 	ret

8020d1d0 <__fp_lock_all>:
8020d1d0:	00a008b4 	movhi	r2,32802
8020d1d4:	10be2904 	addi	r2,r2,-1884
8020d1d8:	11000017 	ldw	r4,0(r2)
8020d1dc:	01600874 	movhi	r5,32801
8020d1e0:	29740404 	addi	r5,r5,-12272
8020d1e4:	020daf01 	jmpi	8020daf0 <_fwalk>

8020d1e8 <__fp_unlock_all>:
8020d1e8:	00a008b4 	movhi	r2,32802
8020d1ec:	10be2904 	addi	r2,r2,-1884
8020d1f0:	11000017 	ldw	r4,0(r2)
8020d1f4:	01600874 	movhi	r5,32801
8020d1f8:	29739804 	addi	r5,r5,-12704
8020d1fc:	020daf01 	jmpi	8020daf0 <_fwalk>

8020d200 <_malloc_trim_r>:
8020d200:	defffb04 	addi	sp,sp,-20
8020d204:	dcc00315 	stw	r19,12(sp)
8020d208:	04e008b4 	movhi	r19,32802
8020d20c:	dc800215 	stw	r18,8(sp)
8020d210:	dc400115 	stw	r17,4(sp)
8020d214:	dc000015 	stw	r16,0(sp)
8020d218:	dfc00415 	stw	ra,16(sp)
8020d21c:	2821883a 	mov	r16,r5
8020d220:	9cf83304 	addi	r19,r19,-7988
8020d224:	2025883a 	mov	r18,r4
8020d228:	021700c0 	call	8021700c <__malloc_lock>
8020d22c:	98800217 	ldw	r2,8(r19)
8020d230:	14400117 	ldw	r17,4(r2)
8020d234:	00bfff04 	movi	r2,-4
8020d238:	88a2703a 	and	r17,r17,r2
8020d23c:	8c21c83a 	sub	r16,r17,r16
8020d240:	8403fbc4 	addi	r16,r16,4079
8020d244:	8020d33a 	srli	r16,r16,12
8020d248:	0083ffc4 	movi	r2,4095
8020d24c:	843fffc4 	addi	r16,r16,-1
8020d250:	8020933a 	slli	r16,r16,12
8020d254:	1400060e 	bge	r2,r16,8020d270 <_malloc_trim_r+0x70>
8020d258:	000b883a 	mov	r5,zero
8020d25c:	9009883a 	mov	r4,r18
8020d260:	02100580 	call	80210058 <_sbrk_r>
8020d264:	98c00217 	ldw	r3,8(r19)
8020d268:	1c47883a 	add	r3,r3,r17
8020d26c:	10c00a26 	beq	r2,r3,8020d298 <_malloc_trim_r+0x98>
8020d270:	9009883a 	mov	r4,r18
8020d274:	02170300 	call	80217030 <__malloc_unlock>
8020d278:	0005883a 	mov	r2,zero
8020d27c:	dfc00417 	ldw	ra,16(sp)
8020d280:	dcc00317 	ldw	r19,12(sp)
8020d284:	dc800217 	ldw	r18,8(sp)
8020d288:	dc400117 	ldw	r17,4(sp)
8020d28c:	dc000017 	ldw	r16,0(sp)
8020d290:	dec00504 	addi	sp,sp,20
8020d294:	f800283a 	ret
8020d298:	040bc83a 	sub	r5,zero,r16
8020d29c:	9009883a 	mov	r4,r18
8020d2a0:	02100580 	call	80210058 <_sbrk_r>
8020d2a4:	00ffffc4 	movi	r3,-1
8020d2a8:	10c00d26 	beq	r2,r3,8020d2e0 <_malloc_trim_r+0xe0>
8020d2ac:	00e008b4 	movhi	r3,32802
8020d2b0:	18fe5404 	addi	r3,r3,-1712
8020d2b4:	18800017 	ldw	r2,0(r3)
8020d2b8:	99000217 	ldw	r4,8(r19)
8020d2bc:	8c23c83a 	sub	r17,r17,r16
8020d2c0:	8c400054 	ori	r17,r17,1
8020d2c4:	1421c83a 	sub	r16,r2,r16
8020d2c8:	24400115 	stw	r17,4(r4)
8020d2cc:	9009883a 	mov	r4,r18
8020d2d0:	1c000015 	stw	r16,0(r3)
8020d2d4:	02170300 	call	80217030 <__malloc_unlock>
8020d2d8:	00800044 	movi	r2,1
8020d2dc:	003fe706 	br	8020d27c <__reset+0xfa1ed27c>
8020d2e0:	000b883a 	mov	r5,zero
8020d2e4:	9009883a 	mov	r4,r18
8020d2e8:	02100580 	call	80210058 <_sbrk_r>
8020d2ec:	99000217 	ldw	r4,8(r19)
8020d2f0:	014003c4 	movi	r5,15
8020d2f4:	1107c83a 	sub	r3,r2,r4
8020d2f8:	28ffdd0e 	bge	r5,r3,8020d270 <__reset+0xfa1ed270>
8020d2fc:	016008b4 	movhi	r5,32802
8020d300:	297e2b04 	addi	r5,r5,-1876
8020d304:	29400017 	ldw	r5,0(r5)
8020d308:	18c00054 	ori	r3,r3,1
8020d30c:	20c00115 	stw	r3,4(r4)
8020d310:	00e008b4 	movhi	r3,32802
8020d314:	1145c83a 	sub	r2,r2,r5
8020d318:	18fe5404 	addi	r3,r3,-1712
8020d31c:	18800015 	stw	r2,0(r3)
8020d320:	003fd306 	br	8020d270 <__reset+0xfa1ed270>

8020d324 <_free_r>:
8020d324:	28004126 	beq	r5,zero,8020d42c <_free_r+0x108>
8020d328:	defffd04 	addi	sp,sp,-12
8020d32c:	dc400115 	stw	r17,4(sp)
8020d330:	dc000015 	stw	r16,0(sp)
8020d334:	2023883a 	mov	r17,r4
8020d338:	2821883a 	mov	r16,r5
8020d33c:	dfc00215 	stw	ra,8(sp)
8020d340:	021700c0 	call	8021700c <__malloc_lock>
8020d344:	81ffff17 	ldw	r7,-4(r16)
8020d348:	00bfff84 	movi	r2,-2
8020d34c:	012008b4 	movhi	r4,32802
8020d350:	81bffe04 	addi	r6,r16,-8
8020d354:	3884703a 	and	r2,r7,r2
8020d358:	21383304 	addi	r4,r4,-7988
8020d35c:	308b883a 	add	r5,r6,r2
8020d360:	2a400117 	ldw	r9,4(r5)
8020d364:	22000217 	ldw	r8,8(r4)
8020d368:	00ffff04 	movi	r3,-4
8020d36c:	48c6703a 	and	r3,r9,r3
8020d370:	2a005726 	beq	r5,r8,8020d4d0 <_free_r+0x1ac>
8020d374:	28c00115 	stw	r3,4(r5)
8020d378:	39c0004c 	andi	r7,r7,1
8020d37c:	3800091e 	bne	r7,zero,8020d3a4 <_free_r+0x80>
8020d380:	823ffe17 	ldw	r8,-8(r16)
8020d384:	22400204 	addi	r9,r4,8
8020d388:	320dc83a 	sub	r6,r6,r8
8020d38c:	31c00217 	ldw	r7,8(r6)
8020d390:	1205883a 	add	r2,r2,r8
8020d394:	3a406526 	beq	r7,r9,8020d52c <_free_r+0x208>
8020d398:	32000317 	ldw	r8,12(r6)
8020d39c:	3a000315 	stw	r8,12(r7)
8020d3a0:	41c00215 	stw	r7,8(r8)
8020d3a4:	28cf883a 	add	r7,r5,r3
8020d3a8:	39c00117 	ldw	r7,4(r7)
8020d3ac:	39c0004c 	andi	r7,r7,1
8020d3b0:	38003a26 	beq	r7,zero,8020d49c <_free_r+0x178>
8020d3b4:	10c00054 	ori	r3,r2,1
8020d3b8:	30c00115 	stw	r3,4(r6)
8020d3bc:	3087883a 	add	r3,r6,r2
8020d3c0:	18800015 	stw	r2,0(r3)
8020d3c4:	00c07fc4 	movi	r3,511
8020d3c8:	18801936 	bltu	r3,r2,8020d430 <_free_r+0x10c>
8020d3cc:	1004d0fa 	srli	r2,r2,3
8020d3d0:	01c00044 	movi	r7,1
8020d3d4:	21400117 	ldw	r5,4(r4)
8020d3d8:	10c00044 	addi	r3,r2,1
8020d3dc:	18c7883a 	add	r3,r3,r3
8020d3e0:	1005d0ba 	srai	r2,r2,2
8020d3e4:	18c7883a 	add	r3,r3,r3
8020d3e8:	18c7883a 	add	r3,r3,r3
8020d3ec:	1907883a 	add	r3,r3,r4
8020d3f0:	3884983a 	sll	r2,r7,r2
8020d3f4:	19c00017 	ldw	r7,0(r3)
8020d3f8:	1a3ffe04 	addi	r8,r3,-8
8020d3fc:	1144b03a 	or	r2,r2,r5
8020d400:	32000315 	stw	r8,12(r6)
8020d404:	31c00215 	stw	r7,8(r6)
8020d408:	20800115 	stw	r2,4(r4)
8020d40c:	19800015 	stw	r6,0(r3)
8020d410:	39800315 	stw	r6,12(r7)
8020d414:	8809883a 	mov	r4,r17
8020d418:	dfc00217 	ldw	ra,8(sp)
8020d41c:	dc400117 	ldw	r17,4(sp)
8020d420:	dc000017 	ldw	r16,0(sp)
8020d424:	dec00304 	addi	sp,sp,12
8020d428:	02170301 	jmpi	80217030 <__malloc_unlock>
8020d42c:	f800283a 	ret
8020d430:	100ad27a 	srli	r5,r2,9
8020d434:	00c00104 	movi	r3,4
8020d438:	19404a36 	bltu	r3,r5,8020d564 <_free_r+0x240>
8020d43c:	100ad1ba 	srli	r5,r2,6
8020d440:	28c00e44 	addi	r3,r5,57
8020d444:	18c7883a 	add	r3,r3,r3
8020d448:	29400e04 	addi	r5,r5,56
8020d44c:	18c7883a 	add	r3,r3,r3
8020d450:	18c7883a 	add	r3,r3,r3
8020d454:	1909883a 	add	r4,r3,r4
8020d458:	20c00017 	ldw	r3,0(r4)
8020d45c:	01e008b4 	movhi	r7,32802
8020d460:	213ffe04 	addi	r4,r4,-8
8020d464:	39f83304 	addi	r7,r7,-7988
8020d468:	20c04426 	beq	r4,r3,8020d57c <_free_r+0x258>
8020d46c:	01ffff04 	movi	r7,-4
8020d470:	19400117 	ldw	r5,4(r3)
8020d474:	29ca703a 	and	r5,r5,r7
8020d478:	1140022e 	bgeu	r2,r5,8020d484 <_free_r+0x160>
8020d47c:	18c00217 	ldw	r3,8(r3)
8020d480:	20fffb1e 	bne	r4,r3,8020d470 <__reset+0xfa1ed470>
8020d484:	19000317 	ldw	r4,12(r3)
8020d488:	31000315 	stw	r4,12(r6)
8020d48c:	30c00215 	stw	r3,8(r6)
8020d490:	21800215 	stw	r6,8(r4)
8020d494:	19800315 	stw	r6,12(r3)
8020d498:	003fde06 	br	8020d414 <__reset+0xfa1ed414>
8020d49c:	29c00217 	ldw	r7,8(r5)
8020d4a0:	10c5883a 	add	r2,r2,r3
8020d4a4:	00e008b4 	movhi	r3,32802
8020d4a8:	18f83504 	addi	r3,r3,-7980
8020d4ac:	38c03b26 	beq	r7,r3,8020d59c <_free_r+0x278>
8020d4b0:	2a000317 	ldw	r8,12(r5)
8020d4b4:	11400054 	ori	r5,r2,1
8020d4b8:	3087883a 	add	r3,r6,r2
8020d4bc:	3a000315 	stw	r8,12(r7)
8020d4c0:	41c00215 	stw	r7,8(r8)
8020d4c4:	31400115 	stw	r5,4(r6)
8020d4c8:	18800015 	stw	r2,0(r3)
8020d4cc:	003fbd06 	br	8020d3c4 <__reset+0xfa1ed3c4>
8020d4d0:	39c0004c 	andi	r7,r7,1
8020d4d4:	10c5883a 	add	r2,r2,r3
8020d4d8:	3800071e 	bne	r7,zero,8020d4f8 <_free_r+0x1d4>
8020d4dc:	81fffe17 	ldw	r7,-8(r16)
8020d4e0:	31cdc83a 	sub	r6,r6,r7
8020d4e4:	30c00317 	ldw	r3,12(r6)
8020d4e8:	31400217 	ldw	r5,8(r6)
8020d4ec:	11c5883a 	add	r2,r2,r7
8020d4f0:	28c00315 	stw	r3,12(r5)
8020d4f4:	19400215 	stw	r5,8(r3)
8020d4f8:	10c00054 	ori	r3,r2,1
8020d4fc:	30c00115 	stw	r3,4(r6)
8020d500:	00e008b4 	movhi	r3,32802
8020d504:	18fe2c04 	addi	r3,r3,-1872
8020d508:	18c00017 	ldw	r3,0(r3)
8020d50c:	21800215 	stw	r6,8(r4)
8020d510:	10ffc036 	bltu	r2,r3,8020d414 <__reset+0xfa1ed414>
8020d514:	00a008b4 	movhi	r2,32802
8020d518:	10be4b04 	addi	r2,r2,-1748
8020d51c:	11400017 	ldw	r5,0(r2)
8020d520:	8809883a 	mov	r4,r17
8020d524:	020d2000 	call	8020d200 <_malloc_trim_r>
8020d528:	003fba06 	br	8020d414 <__reset+0xfa1ed414>
8020d52c:	28c9883a 	add	r4,r5,r3
8020d530:	21000117 	ldw	r4,4(r4)
8020d534:	2100004c 	andi	r4,r4,1
8020d538:	2000391e 	bne	r4,zero,8020d620 <_free_r+0x2fc>
8020d53c:	29c00217 	ldw	r7,8(r5)
8020d540:	29000317 	ldw	r4,12(r5)
8020d544:	1885883a 	add	r2,r3,r2
8020d548:	10c00054 	ori	r3,r2,1
8020d54c:	39000315 	stw	r4,12(r7)
8020d550:	21c00215 	stw	r7,8(r4)
8020d554:	30c00115 	stw	r3,4(r6)
8020d558:	308d883a 	add	r6,r6,r2
8020d55c:	30800015 	stw	r2,0(r6)
8020d560:	003fac06 	br	8020d414 <__reset+0xfa1ed414>
8020d564:	00c00504 	movi	r3,20
8020d568:	19401536 	bltu	r3,r5,8020d5c0 <_free_r+0x29c>
8020d56c:	28c01704 	addi	r3,r5,92
8020d570:	18c7883a 	add	r3,r3,r3
8020d574:	294016c4 	addi	r5,r5,91
8020d578:	003fb406 	br	8020d44c <__reset+0xfa1ed44c>
8020d57c:	280bd0ba 	srai	r5,r5,2
8020d580:	00c00044 	movi	r3,1
8020d584:	38800117 	ldw	r2,4(r7)
8020d588:	194a983a 	sll	r5,r3,r5
8020d58c:	2007883a 	mov	r3,r4
8020d590:	2884b03a 	or	r2,r5,r2
8020d594:	38800115 	stw	r2,4(r7)
8020d598:	003fbb06 	br	8020d488 <__reset+0xfa1ed488>
8020d59c:	21800515 	stw	r6,20(r4)
8020d5a0:	21800415 	stw	r6,16(r4)
8020d5a4:	10c00054 	ori	r3,r2,1
8020d5a8:	31c00315 	stw	r7,12(r6)
8020d5ac:	31c00215 	stw	r7,8(r6)
8020d5b0:	30c00115 	stw	r3,4(r6)
8020d5b4:	308d883a 	add	r6,r6,r2
8020d5b8:	30800015 	stw	r2,0(r6)
8020d5bc:	003f9506 	br	8020d414 <__reset+0xfa1ed414>
8020d5c0:	00c01504 	movi	r3,84
8020d5c4:	19400536 	bltu	r3,r5,8020d5dc <_free_r+0x2b8>
8020d5c8:	100ad33a 	srli	r5,r2,12
8020d5cc:	28c01bc4 	addi	r3,r5,111
8020d5d0:	18c7883a 	add	r3,r3,r3
8020d5d4:	29401b84 	addi	r5,r5,110
8020d5d8:	003f9c06 	br	8020d44c <__reset+0xfa1ed44c>
8020d5dc:	00c05504 	movi	r3,340
8020d5e0:	19400536 	bltu	r3,r5,8020d5f8 <_free_r+0x2d4>
8020d5e4:	100ad3fa 	srli	r5,r2,15
8020d5e8:	28c01e04 	addi	r3,r5,120
8020d5ec:	18c7883a 	add	r3,r3,r3
8020d5f0:	29401dc4 	addi	r5,r5,119
8020d5f4:	003f9506 	br	8020d44c <__reset+0xfa1ed44c>
8020d5f8:	00c15504 	movi	r3,1364
8020d5fc:	19400536 	bltu	r3,r5,8020d614 <_free_r+0x2f0>
8020d600:	100ad4ba 	srli	r5,r2,18
8020d604:	28c01f44 	addi	r3,r5,125
8020d608:	18c7883a 	add	r3,r3,r3
8020d60c:	29401f04 	addi	r5,r5,124
8020d610:	003f8e06 	br	8020d44c <__reset+0xfa1ed44c>
8020d614:	00c03f84 	movi	r3,254
8020d618:	01401f84 	movi	r5,126
8020d61c:	003f8b06 	br	8020d44c <__reset+0xfa1ed44c>
8020d620:	10c00054 	ori	r3,r2,1
8020d624:	30c00115 	stw	r3,4(r6)
8020d628:	308d883a 	add	r6,r6,r2
8020d62c:	30800015 	stw	r2,0(r6)
8020d630:	003f7806 	br	8020d414 <__reset+0xfa1ed414>

8020d634 <__sfvwrite_r>:
8020d634:	30800217 	ldw	r2,8(r6)
8020d638:	10006726 	beq	r2,zero,8020d7d8 <__sfvwrite_r+0x1a4>
8020d63c:	28c0030b 	ldhu	r3,12(r5)
8020d640:	defff404 	addi	sp,sp,-48
8020d644:	dd400715 	stw	r21,28(sp)
8020d648:	dd000615 	stw	r20,24(sp)
8020d64c:	dc000215 	stw	r16,8(sp)
8020d650:	dfc00b15 	stw	ra,44(sp)
8020d654:	df000a15 	stw	fp,40(sp)
8020d658:	ddc00915 	stw	r23,36(sp)
8020d65c:	dd800815 	stw	r22,32(sp)
8020d660:	dcc00515 	stw	r19,20(sp)
8020d664:	dc800415 	stw	r18,16(sp)
8020d668:	dc400315 	stw	r17,12(sp)
8020d66c:	1880020c 	andi	r2,r3,8
8020d670:	2821883a 	mov	r16,r5
8020d674:	202b883a 	mov	r21,r4
8020d678:	3029883a 	mov	r20,r6
8020d67c:	10002726 	beq	r2,zero,8020d71c <__sfvwrite_r+0xe8>
8020d680:	28800417 	ldw	r2,16(r5)
8020d684:	10002526 	beq	r2,zero,8020d71c <__sfvwrite_r+0xe8>
8020d688:	1880008c 	andi	r2,r3,2
8020d68c:	a4400017 	ldw	r17,0(r20)
8020d690:	10002a26 	beq	r2,zero,8020d73c <__sfvwrite_r+0x108>
8020d694:	05a00034 	movhi	r22,32768
8020d698:	0027883a 	mov	r19,zero
8020d69c:	0025883a 	mov	r18,zero
8020d6a0:	b5bf0004 	addi	r22,r22,-1024
8020d6a4:	980d883a 	mov	r6,r19
8020d6a8:	a809883a 	mov	r4,r21
8020d6ac:	90004626 	beq	r18,zero,8020d7c8 <__sfvwrite_r+0x194>
8020d6b0:	900f883a 	mov	r7,r18
8020d6b4:	b480022e 	bgeu	r22,r18,8020d6c0 <__sfvwrite_r+0x8c>
8020d6b8:	01e00034 	movhi	r7,32768
8020d6bc:	39ff0004 	addi	r7,r7,-1024
8020d6c0:	80800917 	ldw	r2,36(r16)
8020d6c4:	81400717 	ldw	r5,28(r16)
8020d6c8:	103ee83a 	callr	r2
8020d6cc:	0080570e 	bge	zero,r2,8020d82c <__sfvwrite_r+0x1f8>
8020d6d0:	a0c00217 	ldw	r3,8(r20)
8020d6d4:	98a7883a 	add	r19,r19,r2
8020d6d8:	90a5c83a 	sub	r18,r18,r2
8020d6dc:	1885c83a 	sub	r2,r3,r2
8020d6e0:	a0800215 	stw	r2,8(r20)
8020d6e4:	103fef1e 	bne	r2,zero,8020d6a4 <__reset+0xfa1ed6a4>
8020d6e8:	0005883a 	mov	r2,zero
8020d6ec:	dfc00b17 	ldw	ra,44(sp)
8020d6f0:	df000a17 	ldw	fp,40(sp)
8020d6f4:	ddc00917 	ldw	r23,36(sp)
8020d6f8:	dd800817 	ldw	r22,32(sp)
8020d6fc:	dd400717 	ldw	r21,28(sp)
8020d700:	dd000617 	ldw	r20,24(sp)
8020d704:	dcc00517 	ldw	r19,20(sp)
8020d708:	dc800417 	ldw	r18,16(sp)
8020d70c:	dc400317 	ldw	r17,12(sp)
8020d710:	dc000217 	ldw	r16,8(sp)
8020d714:	dec00c04 	addi	sp,sp,48
8020d718:	f800283a 	ret
8020d71c:	800b883a 	mov	r5,r16
8020d720:	a809883a 	mov	r4,r21
8020d724:	020b1dc0 	call	8020b1dc <__swsetup_r>
8020d728:	1000eb1e 	bne	r2,zero,8020dad8 <__sfvwrite_r+0x4a4>
8020d72c:	80c0030b 	ldhu	r3,12(r16)
8020d730:	a4400017 	ldw	r17,0(r20)
8020d734:	1880008c 	andi	r2,r3,2
8020d738:	103fd61e 	bne	r2,zero,8020d694 <__reset+0xfa1ed694>
8020d73c:	1880004c 	andi	r2,r3,1
8020d740:	10003f1e 	bne	r2,zero,8020d840 <__sfvwrite_r+0x20c>
8020d744:	0039883a 	mov	fp,zero
8020d748:	0025883a 	mov	r18,zero
8020d74c:	90001a26 	beq	r18,zero,8020d7b8 <__sfvwrite_r+0x184>
8020d750:	1880800c 	andi	r2,r3,512
8020d754:	84c00217 	ldw	r19,8(r16)
8020d758:	10002126 	beq	r2,zero,8020d7e0 <__sfvwrite_r+0x1ac>
8020d75c:	982f883a 	mov	r23,r19
8020d760:	94c09336 	bltu	r18,r19,8020d9b0 <__sfvwrite_r+0x37c>
8020d764:	1881200c 	andi	r2,r3,1152
8020d768:	10009e1e 	bne	r2,zero,8020d9e4 <__sfvwrite_r+0x3b0>
8020d76c:	81000017 	ldw	r4,0(r16)
8020d770:	b80d883a 	mov	r6,r23
8020d774:	e00b883a 	mov	r5,fp
8020d778:	020e8000 	call	8020e800 <memmove>
8020d77c:	80c00217 	ldw	r3,8(r16)
8020d780:	81000017 	ldw	r4,0(r16)
8020d784:	9005883a 	mov	r2,r18
8020d788:	1ce7c83a 	sub	r19,r3,r19
8020d78c:	25cf883a 	add	r7,r4,r23
8020d790:	84c00215 	stw	r19,8(r16)
8020d794:	81c00015 	stw	r7,0(r16)
8020d798:	a0c00217 	ldw	r3,8(r20)
8020d79c:	e0b9883a 	add	fp,fp,r2
8020d7a0:	90a5c83a 	sub	r18,r18,r2
8020d7a4:	18a7c83a 	sub	r19,r3,r2
8020d7a8:	a4c00215 	stw	r19,8(r20)
8020d7ac:	983fce26 	beq	r19,zero,8020d6e8 <__reset+0xfa1ed6e8>
8020d7b0:	80c0030b 	ldhu	r3,12(r16)
8020d7b4:	903fe61e 	bne	r18,zero,8020d750 <__reset+0xfa1ed750>
8020d7b8:	8f000017 	ldw	fp,0(r17)
8020d7bc:	8c800117 	ldw	r18,4(r17)
8020d7c0:	8c400204 	addi	r17,r17,8
8020d7c4:	003fe106 	br	8020d74c <__reset+0xfa1ed74c>
8020d7c8:	8cc00017 	ldw	r19,0(r17)
8020d7cc:	8c800117 	ldw	r18,4(r17)
8020d7d0:	8c400204 	addi	r17,r17,8
8020d7d4:	003fb306 	br	8020d6a4 <__reset+0xfa1ed6a4>
8020d7d8:	0005883a 	mov	r2,zero
8020d7dc:	f800283a 	ret
8020d7e0:	81000017 	ldw	r4,0(r16)
8020d7e4:	80800417 	ldw	r2,16(r16)
8020d7e8:	11005736 	bltu	r2,r4,8020d948 <__sfvwrite_r+0x314>
8020d7ec:	85c00517 	ldw	r23,20(r16)
8020d7f0:	95c05536 	bltu	r18,r23,8020d948 <__sfvwrite_r+0x314>
8020d7f4:	00a00034 	movhi	r2,32768
8020d7f8:	10bfffc4 	addi	r2,r2,-1
8020d7fc:	9009883a 	mov	r4,r18
8020d800:	1480012e 	bgeu	r2,r18,8020d808 <__sfvwrite_r+0x1d4>
8020d804:	1009883a 	mov	r4,r2
8020d808:	b80b883a 	mov	r5,r23
8020d80c:	02140fc0 	call	802140fc <__divsi3>
8020d810:	15cf383a 	mul	r7,r2,r23
8020d814:	81400717 	ldw	r5,28(r16)
8020d818:	80800917 	ldw	r2,36(r16)
8020d81c:	e00d883a 	mov	r6,fp
8020d820:	a809883a 	mov	r4,r21
8020d824:	103ee83a 	callr	r2
8020d828:	00bfdb16 	blt	zero,r2,8020d798 <__reset+0xfa1ed798>
8020d82c:	8080030b 	ldhu	r2,12(r16)
8020d830:	10801014 	ori	r2,r2,64
8020d834:	8080030d 	sth	r2,12(r16)
8020d838:	00bfffc4 	movi	r2,-1
8020d83c:	003fab06 	br	8020d6ec <__reset+0xfa1ed6ec>
8020d840:	0027883a 	mov	r19,zero
8020d844:	0011883a 	mov	r8,zero
8020d848:	0039883a 	mov	fp,zero
8020d84c:	0025883a 	mov	r18,zero
8020d850:	90001f26 	beq	r18,zero,8020d8d0 <__sfvwrite_r+0x29c>
8020d854:	40005a26 	beq	r8,zero,8020d9c0 <__sfvwrite_r+0x38c>
8020d858:	982d883a 	mov	r22,r19
8020d85c:	94c0012e 	bgeu	r18,r19,8020d864 <__sfvwrite_r+0x230>
8020d860:	902d883a 	mov	r22,r18
8020d864:	81000017 	ldw	r4,0(r16)
8020d868:	80800417 	ldw	r2,16(r16)
8020d86c:	b02f883a 	mov	r23,r22
8020d870:	81c00517 	ldw	r7,20(r16)
8020d874:	1100032e 	bgeu	r2,r4,8020d884 <__sfvwrite_r+0x250>
8020d878:	80c00217 	ldw	r3,8(r16)
8020d87c:	38c7883a 	add	r3,r7,r3
8020d880:	1d801816 	blt	r3,r22,8020d8e4 <__sfvwrite_r+0x2b0>
8020d884:	b1c03e16 	blt	r22,r7,8020d980 <__sfvwrite_r+0x34c>
8020d888:	80800917 	ldw	r2,36(r16)
8020d88c:	81400717 	ldw	r5,28(r16)
8020d890:	e00d883a 	mov	r6,fp
8020d894:	da000115 	stw	r8,4(sp)
8020d898:	a809883a 	mov	r4,r21
8020d89c:	103ee83a 	callr	r2
8020d8a0:	102f883a 	mov	r23,r2
8020d8a4:	da000117 	ldw	r8,4(sp)
8020d8a8:	00bfe00e 	bge	zero,r2,8020d82c <__reset+0xfa1ed82c>
8020d8ac:	9de7c83a 	sub	r19,r19,r23
8020d8b0:	98001f26 	beq	r19,zero,8020d930 <__sfvwrite_r+0x2fc>
8020d8b4:	a0800217 	ldw	r2,8(r20)
8020d8b8:	e5f9883a 	add	fp,fp,r23
8020d8bc:	95e5c83a 	sub	r18,r18,r23
8020d8c0:	15efc83a 	sub	r23,r2,r23
8020d8c4:	a5c00215 	stw	r23,8(r20)
8020d8c8:	b83f8726 	beq	r23,zero,8020d6e8 <__reset+0xfa1ed6e8>
8020d8cc:	903fe11e 	bne	r18,zero,8020d854 <__reset+0xfa1ed854>
8020d8d0:	8f000017 	ldw	fp,0(r17)
8020d8d4:	8c800117 	ldw	r18,4(r17)
8020d8d8:	0011883a 	mov	r8,zero
8020d8dc:	8c400204 	addi	r17,r17,8
8020d8e0:	003fdb06 	br	8020d850 <__reset+0xfa1ed850>
8020d8e4:	180d883a 	mov	r6,r3
8020d8e8:	e00b883a 	mov	r5,fp
8020d8ec:	da000115 	stw	r8,4(sp)
8020d8f0:	d8c00015 	stw	r3,0(sp)
8020d8f4:	020e8000 	call	8020e800 <memmove>
8020d8f8:	d8c00017 	ldw	r3,0(sp)
8020d8fc:	80800017 	ldw	r2,0(r16)
8020d900:	800b883a 	mov	r5,r16
8020d904:	a809883a 	mov	r4,r21
8020d908:	10c5883a 	add	r2,r2,r3
8020d90c:	80800015 	stw	r2,0(r16)
8020d910:	d8c00015 	stw	r3,0(sp)
8020d914:	020cdd40 	call	8020cdd4 <_fflush_r>
8020d918:	d8c00017 	ldw	r3,0(sp)
8020d91c:	da000117 	ldw	r8,4(sp)
8020d920:	103fc21e 	bne	r2,zero,8020d82c <__reset+0xfa1ed82c>
8020d924:	182f883a 	mov	r23,r3
8020d928:	9de7c83a 	sub	r19,r19,r23
8020d92c:	983fe11e 	bne	r19,zero,8020d8b4 <__reset+0xfa1ed8b4>
8020d930:	800b883a 	mov	r5,r16
8020d934:	a809883a 	mov	r4,r21
8020d938:	020cdd40 	call	8020cdd4 <_fflush_r>
8020d93c:	103fbb1e 	bne	r2,zero,8020d82c <__reset+0xfa1ed82c>
8020d940:	0011883a 	mov	r8,zero
8020d944:	003fdb06 	br	8020d8b4 <__reset+0xfa1ed8b4>
8020d948:	94c0012e 	bgeu	r18,r19,8020d950 <__sfvwrite_r+0x31c>
8020d94c:	9027883a 	mov	r19,r18
8020d950:	980d883a 	mov	r6,r19
8020d954:	e00b883a 	mov	r5,fp
8020d958:	020e8000 	call	8020e800 <memmove>
8020d95c:	80800217 	ldw	r2,8(r16)
8020d960:	80c00017 	ldw	r3,0(r16)
8020d964:	14c5c83a 	sub	r2,r2,r19
8020d968:	1cc7883a 	add	r3,r3,r19
8020d96c:	80800215 	stw	r2,8(r16)
8020d970:	80c00015 	stw	r3,0(r16)
8020d974:	10004326 	beq	r2,zero,8020da84 <__sfvwrite_r+0x450>
8020d978:	9805883a 	mov	r2,r19
8020d97c:	003f8606 	br	8020d798 <__reset+0xfa1ed798>
8020d980:	b00d883a 	mov	r6,r22
8020d984:	e00b883a 	mov	r5,fp
8020d988:	da000115 	stw	r8,4(sp)
8020d98c:	020e8000 	call	8020e800 <memmove>
8020d990:	80800217 	ldw	r2,8(r16)
8020d994:	80c00017 	ldw	r3,0(r16)
8020d998:	da000117 	ldw	r8,4(sp)
8020d99c:	1585c83a 	sub	r2,r2,r22
8020d9a0:	1dad883a 	add	r22,r3,r22
8020d9a4:	80800215 	stw	r2,8(r16)
8020d9a8:	85800015 	stw	r22,0(r16)
8020d9ac:	003fbf06 	br	8020d8ac <__reset+0xfa1ed8ac>
8020d9b0:	81000017 	ldw	r4,0(r16)
8020d9b4:	9027883a 	mov	r19,r18
8020d9b8:	902f883a 	mov	r23,r18
8020d9bc:	003f6c06 	br	8020d770 <__reset+0xfa1ed770>
8020d9c0:	900d883a 	mov	r6,r18
8020d9c4:	01400284 	movi	r5,10
8020d9c8:	e009883a 	mov	r4,fp
8020d9cc:	020e71c0 	call	8020e71c <memchr>
8020d9d0:	10003e26 	beq	r2,zero,8020dacc <__sfvwrite_r+0x498>
8020d9d4:	10800044 	addi	r2,r2,1
8020d9d8:	1727c83a 	sub	r19,r2,fp
8020d9dc:	02000044 	movi	r8,1
8020d9e0:	003f9d06 	br	8020d858 <__reset+0xfa1ed858>
8020d9e4:	80800517 	ldw	r2,20(r16)
8020d9e8:	81400417 	ldw	r5,16(r16)
8020d9ec:	81c00017 	ldw	r7,0(r16)
8020d9f0:	10a7883a 	add	r19,r2,r2
8020d9f4:	9885883a 	add	r2,r19,r2
8020d9f8:	1026d7fa 	srli	r19,r2,31
8020d9fc:	396dc83a 	sub	r22,r7,r5
8020da00:	b1000044 	addi	r4,r22,1
8020da04:	9885883a 	add	r2,r19,r2
8020da08:	1027d07a 	srai	r19,r2,1
8020da0c:	2485883a 	add	r2,r4,r18
8020da10:	980d883a 	mov	r6,r19
8020da14:	9880022e 	bgeu	r19,r2,8020da20 <__sfvwrite_r+0x3ec>
8020da18:	1027883a 	mov	r19,r2
8020da1c:	100d883a 	mov	r6,r2
8020da20:	18c1000c 	andi	r3,r3,1024
8020da24:	18001c26 	beq	r3,zero,8020da98 <__sfvwrite_r+0x464>
8020da28:	300b883a 	mov	r5,r6
8020da2c:	a809883a 	mov	r4,r21
8020da30:	020df100 	call	8020df10 <_malloc_r>
8020da34:	102f883a 	mov	r23,r2
8020da38:	10002926 	beq	r2,zero,8020dae0 <__sfvwrite_r+0x4ac>
8020da3c:	81400417 	ldw	r5,16(r16)
8020da40:	b00d883a 	mov	r6,r22
8020da44:	1009883a 	mov	r4,r2
8020da48:	02069500 	call	80206950 <memcpy>
8020da4c:	8080030b 	ldhu	r2,12(r16)
8020da50:	00fedfc4 	movi	r3,-1153
8020da54:	10c4703a 	and	r2,r2,r3
8020da58:	10802014 	ori	r2,r2,128
8020da5c:	8080030d 	sth	r2,12(r16)
8020da60:	bd89883a 	add	r4,r23,r22
8020da64:	9d8fc83a 	sub	r7,r19,r22
8020da68:	85c00415 	stw	r23,16(r16)
8020da6c:	84c00515 	stw	r19,20(r16)
8020da70:	81000015 	stw	r4,0(r16)
8020da74:	9027883a 	mov	r19,r18
8020da78:	81c00215 	stw	r7,8(r16)
8020da7c:	902f883a 	mov	r23,r18
8020da80:	003f3b06 	br	8020d770 <__reset+0xfa1ed770>
8020da84:	800b883a 	mov	r5,r16
8020da88:	a809883a 	mov	r4,r21
8020da8c:	020cdd40 	call	8020cdd4 <_fflush_r>
8020da90:	103fb926 	beq	r2,zero,8020d978 <__reset+0xfa1ed978>
8020da94:	003f6506 	br	8020d82c <__reset+0xfa1ed82c>
8020da98:	a809883a 	mov	r4,r21
8020da9c:	020fa800 	call	8020fa80 <_realloc_r>
8020daa0:	102f883a 	mov	r23,r2
8020daa4:	103fee1e 	bne	r2,zero,8020da60 <__reset+0xfa1eda60>
8020daa8:	81400417 	ldw	r5,16(r16)
8020daac:	a809883a 	mov	r4,r21
8020dab0:	020d3240 	call	8020d324 <_free_r>
8020dab4:	8080030b 	ldhu	r2,12(r16)
8020dab8:	00ffdfc4 	movi	r3,-129
8020dabc:	1884703a 	and	r2,r3,r2
8020dac0:	00c00304 	movi	r3,12
8020dac4:	a8c00015 	stw	r3,0(r21)
8020dac8:	003f5906 	br	8020d830 <__reset+0xfa1ed830>
8020dacc:	94c00044 	addi	r19,r18,1
8020dad0:	02000044 	movi	r8,1
8020dad4:	003f6006 	br	8020d858 <__reset+0xfa1ed858>
8020dad8:	00bfffc4 	movi	r2,-1
8020dadc:	003f0306 	br	8020d6ec <__reset+0xfa1ed6ec>
8020dae0:	00800304 	movi	r2,12
8020dae4:	a8800015 	stw	r2,0(r21)
8020dae8:	8080030b 	ldhu	r2,12(r16)
8020daec:	003f5006 	br	8020d830 <__reset+0xfa1ed830>

8020daf0 <_fwalk>:
8020daf0:	defff704 	addi	sp,sp,-36
8020daf4:	dd000415 	stw	r20,16(sp)
8020daf8:	dfc00815 	stw	ra,32(sp)
8020dafc:	ddc00715 	stw	r23,28(sp)
8020db00:	dd800615 	stw	r22,24(sp)
8020db04:	dd400515 	stw	r21,20(sp)
8020db08:	dcc00315 	stw	r19,12(sp)
8020db0c:	dc800215 	stw	r18,8(sp)
8020db10:	dc400115 	stw	r17,4(sp)
8020db14:	dc000015 	stw	r16,0(sp)
8020db18:	2500b804 	addi	r20,r4,736
8020db1c:	a0002326 	beq	r20,zero,8020dbac <_fwalk+0xbc>
8020db20:	282b883a 	mov	r21,r5
8020db24:	002f883a 	mov	r23,zero
8020db28:	05800044 	movi	r22,1
8020db2c:	04ffffc4 	movi	r19,-1
8020db30:	a4400117 	ldw	r17,4(r20)
8020db34:	a4800217 	ldw	r18,8(r20)
8020db38:	8c7fffc4 	addi	r17,r17,-1
8020db3c:	88000d16 	blt	r17,zero,8020db74 <_fwalk+0x84>
8020db40:	94000304 	addi	r16,r18,12
8020db44:	94800384 	addi	r18,r18,14
8020db48:	8080000b 	ldhu	r2,0(r16)
8020db4c:	8c7fffc4 	addi	r17,r17,-1
8020db50:	813ffd04 	addi	r4,r16,-12
8020db54:	b080042e 	bgeu	r22,r2,8020db68 <_fwalk+0x78>
8020db58:	9080000f 	ldh	r2,0(r18)
8020db5c:	14c00226 	beq	r2,r19,8020db68 <_fwalk+0x78>
8020db60:	a83ee83a 	callr	r21
8020db64:	b8aeb03a 	or	r23,r23,r2
8020db68:	84001a04 	addi	r16,r16,104
8020db6c:	94801a04 	addi	r18,r18,104
8020db70:	8cfff51e 	bne	r17,r19,8020db48 <__reset+0xfa1edb48>
8020db74:	a5000017 	ldw	r20,0(r20)
8020db78:	a03fed1e 	bne	r20,zero,8020db30 <__reset+0xfa1edb30>
8020db7c:	b805883a 	mov	r2,r23
8020db80:	dfc00817 	ldw	ra,32(sp)
8020db84:	ddc00717 	ldw	r23,28(sp)
8020db88:	dd800617 	ldw	r22,24(sp)
8020db8c:	dd400517 	ldw	r21,20(sp)
8020db90:	dd000417 	ldw	r20,16(sp)
8020db94:	dcc00317 	ldw	r19,12(sp)
8020db98:	dc800217 	ldw	r18,8(sp)
8020db9c:	dc400117 	ldw	r17,4(sp)
8020dba0:	dc000017 	ldw	r16,0(sp)
8020dba4:	dec00904 	addi	sp,sp,36
8020dba8:	f800283a 	ret
8020dbac:	002f883a 	mov	r23,zero
8020dbb0:	003ff206 	br	8020db7c <__reset+0xfa1edb7c>

8020dbb4 <_fwalk_reent>:
8020dbb4:	defff704 	addi	sp,sp,-36
8020dbb8:	dd000415 	stw	r20,16(sp)
8020dbbc:	dfc00815 	stw	ra,32(sp)
8020dbc0:	ddc00715 	stw	r23,28(sp)
8020dbc4:	dd800615 	stw	r22,24(sp)
8020dbc8:	dd400515 	stw	r21,20(sp)
8020dbcc:	dcc00315 	stw	r19,12(sp)
8020dbd0:	dc800215 	stw	r18,8(sp)
8020dbd4:	dc400115 	stw	r17,4(sp)
8020dbd8:	dc000015 	stw	r16,0(sp)
8020dbdc:	2500b804 	addi	r20,r4,736
8020dbe0:	a0002326 	beq	r20,zero,8020dc70 <_fwalk_reent+0xbc>
8020dbe4:	282b883a 	mov	r21,r5
8020dbe8:	2027883a 	mov	r19,r4
8020dbec:	002f883a 	mov	r23,zero
8020dbf0:	05800044 	movi	r22,1
8020dbf4:	04bfffc4 	movi	r18,-1
8020dbf8:	a4400117 	ldw	r17,4(r20)
8020dbfc:	a4000217 	ldw	r16,8(r20)
8020dc00:	8c7fffc4 	addi	r17,r17,-1
8020dc04:	88000c16 	blt	r17,zero,8020dc38 <_fwalk_reent+0x84>
8020dc08:	84000304 	addi	r16,r16,12
8020dc0c:	8080000b 	ldhu	r2,0(r16)
8020dc10:	8c7fffc4 	addi	r17,r17,-1
8020dc14:	817ffd04 	addi	r5,r16,-12
8020dc18:	b080052e 	bgeu	r22,r2,8020dc30 <_fwalk_reent+0x7c>
8020dc1c:	8080008f 	ldh	r2,2(r16)
8020dc20:	9809883a 	mov	r4,r19
8020dc24:	14800226 	beq	r2,r18,8020dc30 <_fwalk_reent+0x7c>
8020dc28:	a83ee83a 	callr	r21
8020dc2c:	b8aeb03a 	or	r23,r23,r2
8020dc30:	84001a04 	addi	r16,r16,104
8020dc34:	8cbff51e 	bne	r17,r18,8020dc0c <__reset+0xfa1edc0c>
8020dc38:	a5000017 	ldw	r20,0(r20)
8020dc3c:	a03fee1e 	bne	r20,zero,8020dbf8 <__reset+0xfa1edbf8>
8020dc40:	b805883a 	mov	r2,r23
8020dc44:	dfc00817 	ldw	ra,32(sp)
8020dc48:	ddc00717 	ldw	r23,28(sp)
8020dc4c:	dd800617 	ldw	r22,24(sp)
8020dc50:	dd400517 	ldw	r21,20(sp)
8020dc54:	dd000417 	ldw	r20,16(sp)
8020dc58:	dcc00317 	ldw	r19,12(sp)
8020dc5c:	dc800217 	ldw	r18,8(sp)
8020dc60:	dc400117 	ldw	r17,4(sp)
8020dc64:	dc000017 	ldw	r16,0(sp)
8020dc68:	dec00904 	addi	sp,sp,36
8020dc6c:	f800283a 	ret
8020dc70:	002f883a 	mov	r23,zero
8020dc74:	003ff206 	br	8020dc40 <__reset+0xfa1edc40>

8020dc78 <_setlocale_r>:
8020dc78:	30001b26 	beq	r6,zero,8020dce8 <_setlocale_r+0x70>
8020dc7c:	016008b4 	movhi	r5,32802
8020dc80:	defffe04 	addi	sp,sp,-8
8020dc84:	29760704 	addi	r5,r5,-10212
8020dc88:	3009883a 	mov	r4,r6
8020dc8c:	dc000015 	stw	r16,0(sp)
8020dc90:	dfc00115 	stw	ra,4(sp)
8020dc94:	3021883a 	mov	r16,r6
8020dc98:	02101e80 	call	802101e8 <strcmp>
8020dc9c:	1000061e 	bne	r2,zero,8020dcb8 <_setlocale_r+0x40>
8020dca0:	00a008b4 	movhi	r2,32802
8020dca4:	10b5e004 	addi	r2,r2,-10368
8020dca8:	dfc00117 	ldw	ra,4(sp)
8020dcac:	dc000017 	ldw	r16,0(sp)
8020dcb0:	dec00204 	addi	sp,sp,8
8020dcb4:	f800283a 	ret
8020dcb8:	016008b4 	movhi	r5,32802
8020dcbc:	2975e004 	addi	r5,r5,-10368
8020dcc0:	8009883a 	mov	r4,r16
8020dcc4:	02101e80 	call	802101e8 <strcmp>
8020dcc8:	103ff526 	beq	r2,zero,8020dca0 <__reset+0xfa1edca0>
8020dccc:	016008b4 	movhi	r5,32802
8020dcd0:	2975ea04 	addi	r5,r5,-10328
8020dcd4:	8009883a 	mov	r4,r16
8020dcd8:	02101e80 	call	802101e8 <strcmp>
8020dcdc:	103ff026 	beq	r2,zero,8020dca0 <__reset+0xfa1edca0>
8020dce0:	0005883a 	mov	r2,zero
8020dce4:	003ff006 	br	8020dca8 <__reset+0xfa1edca8>
8020dce8:	00a008b4 	movhi	r2,32802
8020dcec:	10b5e004 	addi	r2,r2,-10368
8020dcf0:	f800283a 	ret

8020dcf4 <__locale_charset>:
8020dcf4:	00a008b4 	movhi	r2,32802
8020dcf8:	10b81d04 	addi	r2,r2,-8076
8020dcfc:	f800283a 	ret

8020dd00 <__locale_mb_cur_max>:
8020dd00:	00a008b4 	movhi	r2,32802
8020dd04:	10be2a04 	addi	r2,r2,-1880
8020dd08:	10800017 	ldw	r2,0(r2)
8020dd0c:	f800283a 	ret

8020dd10 <__locale_msgcharset>:
8020dd10:	00a008b4 	movhi	r2,32802
8020dd14:	10b81504 	addi	r2,r2,-8108
8020dd18:	f800283a 	ret

8020dd1c <__locale_cjk_lang>:
8020dd1c:	0005883a 	mov	r2,zero
8020dd20:	f800283a 	ret

8020dd24 <_localeconv_r>:
8020dd24:	00a008b4 	movhi	r2,32802
8020dd28:	10b82504 	addi	r2,r2,-8044
8020dd2c:	f800283a 	ret

8020dd30 <setlocale>:
8020dd30:	00a008b4 	movhi	r2,32802
8020dd34:	10be2904 	addi	r2,r2,-1884
8020dd38:	280d883a 	mov	r6,r5
8020dd3c:	200b883a 	mov	r5,r4
8020dd40:	11000017 	ldw	r4,0(r2)
8020dd44:	020dc781 	jmpi	8020dc78 <_setlocale_r>

8020dd48 <localeconv>:
8020dd48:	00a008b4 	movhi	r2,32802
8020dd4c:	10b82504 	addi	r2,r2,-8044
8020dd50:	f800283a 	ret

8020dd54 <__smakebuf_r>:
8020dd54:	2880030b 	ldhu	r2,12(r5)
8020dd58:	10c0008c 	andi	r3,r2,2
8020dd5c:	1800411e 	bne	r3,zero,8020de64 <__smakebuf_r+0x110>
8020dd60:	deffec04 	addi	sp,sp,-80
8020dd64:	dc000f15 	stw	r16,60(sp)
8020dd68:	2821883a 	mov	r16,r5
8020dd6c:	2940038f 	ldh	r5,14(r5)
8020dd70:	dc401015 	stw	r17,64(sp)
8020dd74:	dfc01315 	stw	ra,76(sp)
8020dd78:	dcc01215 	stw	r19,72(sp)
8020dd7c:	dc801115 	stw	r18,68(sp)
8020dd80:	2023883a 	mov	r17,r4
8020dd84:	28001c16 	blt	r5,zero,8020ddf8 <__smakebuf_r+0xa4>
8020dd88:	d80d883a 	mov	r6,sp
8020dd8c:	021319c0 	call	8021319c <_fstat_r>
8020dd90:	10001816 	blt	r2,zero,8020ddf4 <__smakebuf_r+0xa0>
8020dd94:	d8800117 	ldw	r2,4(sp)
8020dd98:	00e00014 	movui	r3,32768
8020dd9c:	10bc000c 	andi	r2,r2,61440
8020dda0:	14c80020 	cmpeqi	r19,r2,8192
8020dda4:	10c03726 	beq	r2,r3,8020de84 <__smakebuf_r+0x130>
8020dda8:	80c0030b 	ldhu	r3,12(r16)
8020ddac:	18c20014 	ori	r3,r3,2048
8020ddb0:	80c0030d 	sth	r3,12(r16)
8020ddb4:	00c80004 	movi	r3,8192
8020ddb8:	10c0521e 	bne	r2,r3,8020df04 <__smakebuf_r+0x1b0>
8020ddbc:	8140038f 	ldh	r5,14(r16)
8020ddc0:	8809883a 	mov	r4,r17
8020ddc4:	02131f80 	call	802131f8 <_isatty_r>
8020ddc8:	10004c26 	beq	r2,zero,8020defc <__smakebuf_r+0x1a8>
8020ddcc:	8080030b 	ldhu	r2,12(r16)
8020ddd0:	80c010c4 	addi	r3,r16,67
8020ddd4:	80c00015 	stw	r3,0(r16)
8020ddd8:	10800054 	ori	r2,r2,1
8020dddc:	8080030d 	sth	r2,12(r16)
8020dde0:	00800044 	movi	r2,1
8020dde4:	80c00415 	stw	r3,16(r16)
8020dde8:	80800515 	stw	r2,20(r16)
8020ddec:	04810004 	movi	r18,1024
8020ddf0:	00000706 	br	8020de10 <__smakebuf_r+0xbc>
8020ddf4:	8080030b 	ldhu	r2,12(r16)
8020ddf8:	10c0200c 	andi	r3,r2,128
8020ddfc:	18001f1e 	bne	r3,zero,8020de7c <__smakebuf_r+0x128>
8020de00:	04810004 	movi	r18,1024
8020de04:	10820014 	ori	r2,r2,2048
8020de08:	8080030d 	sth	r2,12(r16)
8020de0c:	0027883a 	mov	r19,zero
8020de10:	900b883a 	mov	r5,r18
8020de14:	8809883a 	mov	r4,r17
8020de18:	020df100 	call	8020df10 <_malloc_r>
8020de1c:	10002c26 	beq	r2,zero,8020ded0 <__smakebuf_r+0x17c>
8020de20:	80c0030b 	ldhu	r3,12(r16)
8020de24:	01200874 	movhi	r4,32801
8020de28:	21339a04 	addi	r4,r4,-12696
8020de2c:	89000f15 	stw	r4,60(r17)
8020de30:	18c02014 	ori	r3,r3,128
8020de34:	80c0030d 	sth	r3,12(r16)
8020de38:	80800015 	stw	r2,0(r16)
8020de3c:	80800415 	stw	r2,16(r16)
8020de40:	84800515 	stw	r18,20(r16)
8020de44:	98001a1e 	bne	r19,zero,8020deb0 <__smakebuf_r+0x15c>
8020de48:	dfc01317 	ldw	ra,76(sp)
8020de4c:	dcc01217 	ldw	r19,72(sp)
8020de50:	dc801117 	ldw	r18,68(sp)
8020de54:	dc401017 	ldw	r17,64(sp)
8020de58:	dc000f17 	ldw	r16,60(sp)
8020de5c:	dec01404 	addi	sp,sp,80
8020de60:	f800283a 	ret
8020de64:	288010c4 	addi	r2,r5,67
8020de68:	28800015 	stw	r2,0(r5)
8020de6c:	28800415 	stw	r2,16(r5)
8020de70:	00800044 	movi	r2,1
8020de74:	28800515 	stw	r2,20(r5)
8020de78:	f800283a 	ret
8020de7c:	04801004 	movi	r18,64
8020de80:	003fe006 	br	8020de04 <__reset+0xfa1ede04>
8020de84:	81000a17 	ldw	r4,40(r16)
8020de88:	00e00874 	movhi	r3,32801
8020de8c:	18c06104 	addi	r3,r3,388
8020de90:	20ffc51e 	bne	r4,r3,8020dda8 <__reset+0xfa1edda8>
8020de94:	8080030b 	ldhu	r2,12(r16)
8020de98:	04810004 	movi	r18,1024
8020de9c:	84801315 	stw	r18,76(r16)
8020dea0:	1484b03a 	or	r2,r2,r18
8020dea4:	8080030d 	sth	r2,12(r16)
8020dea8:	0027883a 	mov	r19,zero
8020deac:	003fd806 	br	8020de10 <__reset+0xfa1ede10>
8020deb0:	8140038f 	ldh	r5,14(r16)
8020deb4:	8809883a 	mov	r4,r17
8020deb8:	02131f80 	call	802131f8 <_isatty_r>
8020debc:	103fe226 	beq	r2,zero,8020de48 <__reset+0xfa1ede48>
8020dec0:	8080030b 	ldhu	r2,12(r16)
8020dec4:	10800054 	ori	r2,r2,1
8020dec8:	8080030d 	sth	r2,12(r16)
8020decc:	003fde06 	br	8020de48 <__reset+0xfa1ede48>
8020ded0:	8080030b 	ldhu	r2,12(r16)
8020ded4:	10c0800c 	andi	r3,r2,512
8020ded8:	183fdb1e 	bne	r3,zero,8020de48 <__reset+0xfa1ede48>
8020dedc:	10800094 	ori	r2,r2,2
8020dee0:	80c010c4 	addi	r3,r16,67
8020dee4:	8080030d 	sth	r2,12(r16)
8020dee8:	00800044 	movi	r2,1
8020deec:	80c00015 	stw	r3,0(r16)
8020def0:	80c00415 	stw	r3,16(r16)
8020def4:	80800515 	stw	r2,20(r16)
8020def8:	003fd306 	br	8020de48 <__reset+0xfa1ede48>
8020defc:	04810004 	movi	r18,1024
8020df00:	003fc306 	br	8020de10 <__reset+0xfa1ede10>
8020df04:	0027883a 	mov	r19,zero
8020df08:	04810004 	movi	r18,1024
8020df0c:	003fc006 	br	8020de10 <__reset+0xfa1ede10>

8020df10 <_malloc_r>:
8020df10:	defff504 	addi	sp,sp,-44
8020df14:	dc800315 	stw	r18,12(sp)
8020df18:	dfc00a15 	stw	ra,40(sp)
8020df1c:	df000915 	stw	fp,36(sp)
8020df20:	ddc00815 	stw	r23,32(sp)
8020df24:	dd800715 	stw	r22,28(sp)
8020df28:	dd400615 	stw	r21,24(sp)
8020df2c:	dd000515 	stw	r20,20(sp)
8020df30:	dcc00415 	stw	r19,16(sp)
8020df34:	dc400215 	stw	r17,8(sp)
8020df38:	dc000115 	stw	r16,4(sp)
8020df3c:	288002c4 	addi	r2,r5,11
8020df40:	00c00584 	movi	r3,22
8020df44:	2025883a 	mov	r18,r4
8020df48:	18807f2e 	bgeu	r3,r2,8020e148 <_malloc_r+0x238>
8020df4c:	047ffe04 	movi	r17,-8
8020df50:	1462703a 	and	r17,r2,r17
8020df54:	8800a316 	blt	r17,zero,8020e1e4 <_malloc_r+0x2d4>
8020df58:	8940a236 	bltu	r17,r5,8020e1e4 <_malloc_r+0x2d4>
8020df5c:	021700c0 	call	8021700c <__malloc_lock>
8020df60:	00807dc4 	movi	r2,503
8020df64:	1441e92e 	bgeu	r2,r17,8020e70c <_malloc_r+0x7fc>
8020df68:	8804d27a 	srli	r2,r17,9
8020df6c:	1000a126 	beq	r2,zero,8020e1f4 <_malloc_r+0x2e4>
8020df70:	00c00104 	movi	r3,4
8020df74:	18811e36 	bltu	r3,r2,8020e3f0 <_malloc_r+0x4e0>
8020df78:	8804d1ba 	srli	r2,r17,6
8020df7c:	12000e44 	addi	r8,r2,57
8020df80:	11c00e04 	addi	r7,r2,56
8020df84:	4209883a 	add	r4,r8,r8
8020df88:	04e008b4 	movhi	r19,32802
8020df8c:	2109883a 	add	r4,r4,r4
8020df90:	9cf83304 	addi	r19,r19,-7988
8020df94:	2109883a 	add	r4,r4,r4
8020df98:	9909883a 	add	r4,r19,r4
8020df9c:	24000117 	ldw	r16,4(r4)
8020dfa0:	213ffe04 	addi	r4,r4,-8
8020dfa4:	24009726 	beq	r4,r16,8020e204 <_malloc_r+0x2f4>
8020dfa8:	80800117 	ldw	r2,4(r16)
8020dfac:	01bfff04 	movi	r6,-4
8020dfb0:	014003c4 	movi	r5,15
8020dfb4:	1184703a 	and	r2,r2,r6
8020dfb8:	1447c83a 	sub	r3,r2,r17
8020dfbc:	28c00716 	blt	r5,r3,8020dfdc <_malloc_r+0xcc>
8020dfc0:	1800920e 	bge	r3,zero,8020e20c <_malloc_r+0x2fc>
8020dfc4:	84000317 	ldw	r16,12(r16)
8020dfc8:	24008e26 	beq	r4,r16,8020e204 <_malloc_r+0x2f4>
8020dfcc:	80800117 	ldw	r2,4(r16)
8020dfd0:	1184703a 	and	r2,r2,r6
8020dfd4:	1447c83a 	sub	r3,r2,r17
8020dfd8:	28fff90e 	bge	r5,r3,8020dfc0 <__reset+0xfa1edfc0>
8020dfdc:	3809883a 	mov	r4,r7
8020dfe0:	01a008b4 	movhi	r6,32802
8020dfe4:	9c000417 	ldw	r16,16(r19)
8020dfe8:	31b83304 	addi	r6,r6,-7988
8020dfec:	32000204 	addi	r8,r6,8
8020dff0:	82013426 	beq	r16,r8,8020e4c4 <_malloc_r+0x5b4>
8020dff4:	80c00117 	ldw	r3,4(r16)
8020dff8:	00bfff04 	movi	r2,-4
8020dffc:	188e703a 	and	r7,r3,r2
8020e000:	3c45c83a 	sub	r2,r7,r17
8020e004:	00c003c4 	movi	r3,15
8020e008:	18811f16 	blt	r3,r2,8020e488 <_malloc_r+0x578>
8020e00c:	32000515 	stw	r8,20(r6)
8020e010:	32000415 	stw	r8,16(r6)
8020e014:	10007f0e 	bge	r2,zero,8020e214 <_malloc_r+0x304>
8020e018:	00807fc4 	movi	r2,511
8020e01c:	11c0fd36 	bltu	r2,r7,8020e414 <_malloc_r+0x504>
8020e020:	3806d0fa 	srli	r3,r7,3
8020e024:	01c00044 	movi	r7,1
8020e028:	30800117 	ldw	r2,4(r6)
8020e02c:	19400044 	addi	r5,r3,1
8020e030:	294b883a 	add	r5,r5,r5
8020e034:	1807d0ba 	srai	r3,r3,2
8020e038:	294b883a 	add	r5,r5,r5
8020e03c:	294b883a 	add	r5,r5,r5
8020e040:	298b883a 	add	r5,r5,r6
8020e044:	38c6983a 	sll	r3,r7,r3
8020e048:	29c00017 	ldw	r7,0(r5)
8020e04c:	2a7ffe04 	addi	r9,r5,-8
8020e050:	1886b03a 	or	r3,r3,r2
8020e054:	82400315 	stw	r9,12(r16)
8020e058:	81c00215 	stw	r7,8(r16)
8020e05c:	30c00115 	stw	r3,4(r6)
8020e060:	2c000015 	stw	r16,0(r5)
8020e064:	3c000315 	stw	r16,12(r7)
8020e068:	2005d0ba 	srai	r2,r4,2
8020e06c:	01400044 	movi	r5,1
8020e070:	288a983a 	sll	r5,r5,r2
8020e074:	19406f36 	bltu	r3,r5,8020e234 <_malloc_r+0x324>
8020e078:	28c4703a 	and	r2,r5,r3
8020e07c:	10000a1e 	bne	r2,zero,8020e0a8 <_malloc_r+0x198>
8020e080:	00bfff04 	movi	r2,-4
8020e084:	294b883a 	add	r5,r5,r5
8020e088:	2088703a 	and	r4,r4,r2
8020e08c:	28c4703a 	and	r2,r5,r3
8020e090:	21000104 	addi	r4,r4,4
8020e094:	1000041e 	bne	r2,zero,8020e0a8 <_malloc_r+0x198>
8020e098:	294b883a 	add	r5,r5,r5
8020e09c:	28c4703a 	and	r2,r5,r3
8020e0a0:	21000104 	addi	r4,r4,4
8020e0a4:	103ffc26 	beq	r2,zero,8020e098 <__reset+0xfa1ee098>
8020e0a8:	02bfff04 	movi	r10,-4
8020e0ac:	024003c4 	movi	r9,15
8020e0b0:	21800044 	addi	r6,r4,1
8020e0b4:	318d883a 	add	r6,r6,r6
8020e0b8:	318d883a 	add	r6,r6,r6
8020e0bc:	318d883a 	add	r6,r6,r6
8020e0c0:	998d883a 	add	r6,r19,r6
8020e0c4:	333ffe04 	addi	r12,r6,-8
8020e0c8:	2017883a 	mov	r11,r4
8020e0cc:	31800104 	addi	r6,r6,4
8020e0d0:	34000017 	ldw	r16,0(r6)
8020e0d4:	31fffd04 	addi	r7,r6,-12
8020e0d8:	81c0041e 	bne	r16,r7,8020e0ec <_malloc_r+0x1dc>
8020e0dc:	0000fb06 	br	8020e4cc <_malloc_r+0x5bc>
8020e0e0:	1801030e 	bge	r3,zero,8020e4f0 <_malloc_r+0x5e0>
8020e0e4:	84000317 	ldw	r16,12(r16)
8020e0e8:	81c0f826 	beq	r16,r7,8020e4cc <_malloc_r+0x5bc>
8020e0ec:	80800117 	ldw	r2,4(r16)
8020e0f0:	1284703a 	and	r2,r2,r10
8020e0f4:	1447c83a 	sub	r3,r2,r17
8020e0f8:	48fff90e 	bge	r9,r3,8020e0e0 <__reset+0xfa1ee0e0>
8020e0fc:	80800317 	ldw	r2,12(r16)
8020e100:	81000217 	ldw	r4,8(r16)
8020e104:	89400054 	ori	r5,r17,1
8020e108:	81400115 	stw	r5,4(r16)
8020e10c:	20800315 	stw	r2,12(r4)
8020e110:	11000215 	stw	r4,8(r2)
8020e114:	8463883a 	add	r17,r16,r17
8020e118:	9c400515 	stw	r17,20(r19)
8020e11c:	9c400415 	stw	r17,16(r19)
8020e120:	18800054 	ori	r2,r3,1
8020e124:	88800115 	stw	r2,4(r17)
8020e128:	8a000315 	stw	r8,12(r17)
8020e12c:	8a000215 	stw	r8,8(r17)
8020e130:	88e3883a 	add	r17,r17,r3
8020e134:	88c00015 	stw	r3,0(r17)
8020e138:	9009883a 	mov	r4,r18
8020e13c:	02170300 	call	80217030 <__malloc_unlock>
8020e140:	80800204 	addi	r2,r16,8
8020e144:	00001b06 	br	8020e1b4 <_malloc_r+0x2a4>
8020e148:	04400404 	movi	r17,16
8020e14c:	89402536 	bltu	r17,r5,8020e1e4 <_malloc_r+0x2d4>
8020e150:	021700c0 	call	8021700c <__malloc_lock>
8020e154:	00800184 	movi	r2,6
8020e158:	01000084 	movi	r4,2
8020e15c:	04e008b4 	movhi	r19,32802
8020e160:	1085883a 	add	r2,r2,r2
8020e164:	9cf83304 	addi	r19,r19,-7988
8020e168:	1085883a 	add	r2,r2,r2
8020e16c:	9885883a 	add	r2,r19,r2
8020e170:	14000117 	ldw	r16,4(r2)
8020e174:	10fffe04 	addi	r3,r2,-8
8020e178:	80c0d926 	beq	r16,r3,8020e4e0 <_malloc_r+0x5d0>
8020e17c:	80c00117 	ldw	r3,4(r16)
8020e180:	81000317 	ldw	r4,12(r16)
8020e184:	00bfff04 	movi	r2,-4
8020e188:	1884703a 	and	r2,r3,r2
8020e18c:	81400217 	ldw	r5,8(r16)
8020e190:	8085883a 	add	r2,r16,r2
8020e194:	10c00117 	ldw	r3,4(r2)
8020e198:	29000315 	stw	r4,12(r5)
8020e19c:	21400215 	stw	r5,8(r4)
8020e1a0:	18c00054 	ori	r3,r3,1
8020e1a4:	10c00115 	stw	r3,4(r2)
8020e1a8:	9009883a 	mov	r4,r18
8020e1ac:	02170300 	call	80217030 <__malloc_unlock>
8020e1b0:	80800204 	addi	r2,r16,8
8020e1b4:	dfc00a17 	ldw	ra,40(sp)
8020e1b8:	df000917 	ldw	fp,36(sp)
8020e1bc:	ddc00817 	ldw	r23,32(sp)
8020e1c0:	dd800717 	ldw	r22,28(sp)
8020e1c4:	dd400617 	ldw	r21,24(sp)
8020e1c8:	dd000517 	ldw	r20,20(sp)
8020e1cc:	dcc00417 	ldw	r19,16(sp)
8020e1d0:	dc800317 	ldw	r18,12(sp)
8020e1d4:	dc400217 	ldw	r17,8(sp)
8020e1d8:	dc000117 	ldw	r16,4(sp)
8020e1dc:	dec00b04 	addi	sp,sp,44
8020e1e0:	f800283a 	ret
8020e1e4:	00800304 	movi	r2,12
8020e1e8:	90800015 	stw	r2,0(r18)
8020e1ec:	0005883a 	mov	r2,zero
8020e1f0:	003ff006 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e1f4:	01002004 	movi	r4,128
8020e1f8:	02001004 	movi	r8,64
8020e1fc:	01c00fc4 	movi	r7,63
8020e200:	003f6106 	br	8020df88 <__reset+0xfa1edf88>
8020e204:	4009883a 	mov	r4,r8
8020e208:	003f7506 	br	8020dfe0 <__reset+0xfa1edfe0>
8020e20c:	81000317 	ldw	r4,12(r16)
8020e210:	003fde06 	br	8020e18c <__reset+0xfa1ee18c>
8020e214:	81c5883a 	add	r2,r16,r7
8020e218:	11400117 	ldw	r5,4(r2)
8020e21c:	9009883a 	mov	r4,r18
8020e220:	29400054 	ori	r5,r5,1
8020e224:	11400115 	stw	r5,4(r2)
8020e228:	02170300 	call	80217030 <__malloc_unlock>
8020e22c:	80800204 	addi	r2,r16,8
8020e230:	003fe006 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e234:	9c000217 	ldw	r16,8(r19)
8020e238:	00bfff04 	movi	r2,-4
8020e23c:	85800117 	ldw	r22,4(r16)
8020e240:	b0ac703a 	and	r22,r22,r2
8020e244:	b4400336 	bltu	r22,r17,8020e254 <_malloc_r+0x344>
8020e248:	b445c83a 	sub	r2,r22,r17
8020e24c:	00c003c4 	movi	r3,15
8020e250:	18805d16 	blt	r3,r2,8020e3c8 <_malloc_r+0x4b8>
8020e254:	05e008b4 	movhi	r23,32802
8020e258:	00a008b4 	movhi	r2,32802
8020e25c:	10be4b04 	addi	r2,r2,-1748
8020e260:	bdfe2b04 	addi	r23,r23,-1876
8020e264:	15400017 	ldw	r21,0(r2)
8020e268:	b8c00017 	ldw	r3,0(r23)
8020e26c:	00bfffc4 	movi	r2,-1
8020e270:	858d883a 	add	r6,r16,r22
8020e274:	8d6b883a 	add	r21,r17,r21
8020e278:	1880ea26 	beq	r3,r2,8020e624 <_malloc_r+0x714>
8020e27c:	ad4403c4 	addi	r21,r21,4111
8020e280:	00bc0004 	movi	r2,-4096
8020e284:	a8aa703a 	and	r21,r21,r2
8020e288:	a80b883a 	mov	r5,r21
8020e28c:	9009883a 	mov	r4,r18
8020e290:	d9800015 	stw	r6,0(sp)
8020e294:	02100580 	call	80210058 <_sbrk_r>
8020e298:	1029883a 	mov	r20,r2
8020e29c:	00bfffc4 	movi	r2,-1
8020e2a0:	d9800017 	ldw	r6,0(sp)
8020e2a4:	a080e826 	beq	r20,r2,8020e648 <_malloc_r+0x738>
8020e2a8:	a180a636 	bltu	r20,r6,8020e544 <_malloc_r+0x634>
8020e2ac:	072008b4 	movhi	fp,32802
8020e2b0:	e73e5404 	addi	fp,fp,-1712
8020e2b4:	e0800017 	ldw	r2,0(fp)
8020e2b8:	a887883a 	add	r3,r21,r2
8020e2bc:	e0c00015 	stw	r3,0(fp)
8020e2c0:	3500e626 	beq	r6,r20,8020e65c <_malloc_r+0x74c>
8020e2c4:	b9000017 	ldw	r4,0(r23)
8020e2c8:	00bfffc4 	movi	r2,-1
8020e2cc:	2080ee26 	beq	r4,r2,8020e688 <_malloc_r+0x778>
8020e2d0:	a185c83a 	sub	r2,r20,r6
8020e2d4:	10c5883a 	add	r2,r2,r3
8020e2d8:	e0800015 	stw	r2,0(fp)
8020e2dc:	a0c001cc 	andi	r3,r20,7
8020e2e0:	1800bc26 	beq	r3,zero,8020e5d4 <_malloc_r+0x6c4>
8020e2e4:	a0e9c83a 	sub	r20,r20,r3
8020e2e8:	00840204 	movi	r2,4104
8020e2ec:	a5000204 	addi	r20,r20,8
8020e2f0:	10c7c83a 	sub	r3,r2,r3
8020e2f4:	a545883a 	add	r2,r20,r21
8020e2f8:	1083ffcc 	andi	r2,r2,4095
8020e2fc:	18abc83a 	sub	r21,r3,r2
8020e300:	a80b883a 	mov	r5,r21
8020e304:	9009883a 	mov	r4,r18
8020e308:	02100580 	call	80210058 <_sbrk_r>
8020e30c:	00ffffc4 	movi	r3,-1
8020e310:	10c0e126 	beq	r2,r3,8020e698 <_malloc_r+0x788>
8020e314:	1505c83a 	sub	r2,r2,r20
8020e318:	1545883a 	add	r2,r2,r21
8020e31c:	10800054 	ori	r2,r2,1
8020e320:	e0c00017 	ldw	r3,0(fp)
8020e324:	9d000215 	stw	r20,8(r19)
8020e328:	a0800115 	stw	r2,4(r20)
8020e32c:	a8c7883a 	add	r3,r21,r3
8020e330:	e0c00015 	stw	r3,0(fp)
8020e334:	84c00e26 	beq	r16,r19,8020e370 <_malloc_r+0x460>
8020e338:	018003c4 	movi	r6,15
8020e33c:	3580a72e 	bgeu	r6,r22,8020e5dc <_malloc_r+0x6cc>
8020e340:	81400117 	ldw	r5,4(r16)
8020e344:	013ffe04 	movi	r4,-8
8020e348:	b0bffd04 	addi	r2,r22,-12
8020e34c:	1104703a 	and	r2,r2,r4
8020e350:	2900004c 	andi	r4,r5,1
8020e354:	2088b03a 	or	r4,r4,r2
8020e358:	81000115 	stw	r4,4(r16)
8020e35c:	01400144 	movi	r5,5
8020e360:	8089883a 	add	r4,r16,r2
8020e364:	21400115 	stw	r5,4(r4)
8020e368:	21400215 	stw	r5,8(r4)
8020e36c:	3080cd36 	bltu	r6,r2,8020e6a4 <_malloc_r+0x794>
8020e370:	00a008b4 	movhi	r2,32802
8020e374:	10be4a04 	addi	r2,r2,-1752
8020e378:	11000017 	ldw	r4,0(r2)
8020e37c:	20c0012e 	bgeu	r4,r3,8020e384 <_malloc_r+0x474>
8020e380:	10c00015 	stw	r3,0(r2)
8020e384:	00a008b4 	movhi	r2,32802
8020e388:	10be4904 	addi	r2,r2,-1756
8020e38c:	11000017 	ldw	r4,0(r2)
8020e390:	9c000217 	ldw	r16,8(r19)
8020e394:	20c0012e 	bgeu	r4,r3,8020e39c <_malloc_r+0x48c>
8020e398:	10c00015 	stw	r3,0(r2)
8020e39c:	80c00117 	ldw	r3,4(r16)
8020e3a0:	00bfff04 	movi	r2,-4
8020e3a4:	1886703a 	and	r3,r3,r2
8020e3a8:	1c45c83a 	sub	r2,r3,r17
8020e3ac:	1c400236 	bltu	r3,r17,8020e3b8 <_malloc_r+0x4a8>
8020e3b0:	00c003c4 	movi	r3,15
8020e3b4:	18800416 	blt	r3,r2,8020e3c8 <_malloc_r+0x4b8>
8020e3b8:	9009883a 	mov	r4,r18
8020e3bc:	02170300 	call	80217030 <__malloc_unlock>
8020e3c0:	0005883a 	mov	r2,zero
8020e3c4:	003f7b06 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e3c8:	88c00054 	ori	r3,r17,1
8020e3cc:	80c00115 	stw	r3,4(r16)
8020e3d0:	8463883a 	add	r17,r16,r17
8020e3d4:	10800054 	ori	r2,r2,1
8020e3d8:	9c400215 	stw	r17,8(r19)
8020e3dc:	88800115 	stw	r2,4(r17)
8020e3e0:	9009883a 	mov	r4,r18
8020e3e4:	02170300 	call	80217030 <__malloc_unlock>
8020e3e8:	80800204 	addi	r2,r16,8
8020e3ec:	003f7106 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e3f0:	00c00504 	movi	r3,20
8020e3f4:	18804a2e 	bgeu	r3,r2,8020e520 <_malloc_r+0x610>
8020e3f8:	00c01504 	movi	r3,84
8020e3fc:	18806e36 	bltu	r3,r2,8020e5b8 <_malloc_r+0x6a8>
8020e400:	8804d33a 	srli	r2,r17,12
8020e404:	12001bc4 	addi	r8,r2,111
8020e408:	11c01b84 	addi	r7,r2,110
8020e40c:	4209883a 	add	r4,r8,r8
8020e410:	003edd06 	br	8020df88 <__reset+0xfa1edf88>
8020e414:	3804d27a 	srli	r2,r7,9
8020e418:	00c00104 	movi	r3,4
8020e41c:	1880442e 	bgeu	r3,r2,8020e530 <_malloc_r+0x620>
8020e420:	00c00504 	movi	r3,20
8020e424:	18808136 	bltu	r3,r2,8020e62c <_malloc_r+0x71c>
8020e428:	11401704 	addi	r5,r2,92
8020e42c:	10c016c4 	addi	r3,r2,91
8020e430:	294b883a 	add	r5,r5,r5
8020e434:	294b883a 	add	r5,r5,r5
8020e438:	294b883a 	add	r5,r5,r5
8020e43c:	994b883a 	add	r5,r19,r5
8020e440:	28800017 	ldw	r2,0(r5)
8020e444:	01a008b4 	movhi	r6,32802
8020e448:	297ffe04 	addi	r5,r5,-8
8020e44c:	31b83304 	addi	r6,r6,-7988
8020e450:	28806526 	beq	r5,r2,8020e5e8 <_malloc_r+0x6d8>
8020e454:	01bfff04 	movi	r6,-4
8020e458:	10c00117 	ldw	r3,4(r2)
8020e45c:	1986703a 	and	r3,r3,r6
8020e460:	38c0022e 	bgeu	r7,r3,8020e46c <_malloc_r+0x55c>
8020e464:	10800217 	ldw	r2,8(r2)
8020e468:	28bffb1e 	bne	r5,r2,8020e458 <__reset+0xfa1ee458>
8020e46c:	11400317 	ldw	r5,12(r2)
8020e470:	98c00117 	ldw	r3,4(r19)
8020e474:	81400315 	stw	r5,12(r16)
8020e478:	80800215 	stw	r2,8(r16)
8020e47c:	2c000215 	stw	r16,8(r5)
8020e480:	14000315 	stw	r16,12(r2)
8020e484:	003ef806 	br	8020e068 <__reset+0xfa1ee068>
8020e488:	88c00054 	ori	r3,r17,1
8020e48c:	80c00115 	stw	r3,4(r16)
8020e490:	8463883a 	add	r17,r16,r17
8020e494:	34400515 	stw	r17,20(r6)
8020e498:	34400415 	stw	r17,16(r6)
8020e49c:	10c00054 	ori	r3,r2,1
8020e4a0:	8a000315 	stw	r8,12(r17)
8020e4a4:	8a000215 	stw	r8,8(r17)
8020e4a8:	88c00115 	stw	r3,4(r17)
8020e4ac:	88a3883a 	add	r17,r17,r2
8020e4b0:	88800015 	stw	r2,0(r17)
8020e4b4:	9009883a 	mov	r4,r18
8020e4b8:	02170300 	call	80217030 <__malloc_unlock>
8020e4bc:	80800204 	addi	r2,r16,8
8020e4c0:	003f3c06 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e4c4:	30c00117 	ldw	r3,4(r6)
8020e4c8:	003ee706 	br	8020e068 <__reset+0xfa1ee068>
8020e4cc:	5ac00044 	addi	r11,r11,1
8020e4d0:	588000cc 	andi	r2,r11,3
8020e4d4:	31800204 	addi	r6,r6,8
8020e4d8:	103efd1e 	bne	r2,zero,8020e0d0 <__reset+0xfa1ee0d0>
8020e4dc:	00002406 	br	8020e570 <_malloc_r+0x660>
8020e4e0:	14000317 	ldw	r16,12(r2)
8020e4e4:	143f251e 	bne	r2,r16,8020e17c <__reset+0xfa1ee17c>
8020e4e8:	21000084 	addi	r4,r4,2
8020e4ec:	003ebc06 	br	8020dfe0 <__reset+0xfa1edfe0>
8020e4f0:	8085883a 	add	r2,r16,r2
8020e4f4:	10c00117 	ldw	r3,4(r2)
8020e4f8:	81000317 	ldw	r4,12(r16)
8020e4fc:	81400217 	ldw	r5,8(r16)
8020e500:	18c00054 	ori	r3,r3,1
8020e504:	10c00115 	stw	r3,4(r2)
8020e508:	29000315 	stw	r4,12(r5)
8020e50c:	21400215 	stw	r5,8(r4)
8020e510:	9009883a 	mov	r4,r18
8020e514:	02170300 	call	80217030 <__malloc_unlock>
8020e518:	80800204 	addi	r2,r16,8
8020e51c:	003f2506 	br	8020e1b4 <__reset+0xfa1ee1b4>
8020e520:	12001704 	addi	r8,r2,92
8020e524:	11c016c4 	addi	r7,r2,91
8020e528:	4209883a 	add	r4,r8,r8
8020e52c:	003e9606 	br	8020df88 <__reset+0xfa1edf88>
8020e530:	3804d1ba 	srli	r2,r7,6
8020e534:	11400e44 	addi	r5,r2,57
8020e538:	10c00e04 	addi	r3,r2,56
8020e53c:	294b883a 	add	r5,r5,r5
8020e540:	003fbc06 	br	8020e434 <__reset+0xfa1ee434>
8020e544:	84ff5926 	beq	r16,r19,8020e2ac <__reset+0xfa1ee2ac>
8020e548:	00a008b4 	movhi	r2,32802
8020e54c:	10b83304 	addi	r2,r2,-7988
8020e550:	14000217 	ldw	r16,8(r2)
8020e554:	00bfff04 	movi	r2,-4
8020e558:	80c00117 	ldw	r3,4(r16)
8020e55c:	1886703a 	and	r3,r3,r2
8020e560:	003f9106 	br	8020e3a8 <__reset+0xfa1ee3a8>
8020e564:	60800217 	ldw	r2,8(r12)
8020e568:	213fffc4 	addi	r4,r4,-1
8020e56c:	1300651e 	bne	r2,r12,8020e704 <_malloc_r+0x7f4>
8020e570:	208000cc 	andi	r2,r4,3
8020e574:	633ffe04 	addi	r12,r12,-8
8020e578:	103ffa1e 	bne	r2,zero,8020e564 <__reset+0xfa1ee564>
8020e57c:	98800117 	ldw	r2,4(r19)
8020e580:	0146303a 	nor	r3,zero,r5
8020e584:	1884703a 	and	r2,r3,r2
8020e588:	98800115 	stw	r2,4(r19)
8020e58c:	294b883a 	add	r5,r5,r5
8020e590:	117f2836 	bltu	r2,r5,8020e234 <__reset+0xfa1ee234>
8020e594:	283f2726 	beq	r5,zero,8020e234 <__reset+0xfa1ee234>
8020e598:	2886703a 	and	r3,r5,r2
8020e59c:	5809883a 	mov	r4,r11
8020e5a0:	183ec31e 	bne	r3,zero,8020e0b0 <__reset+0xfa1ee0b0>
8020e5a4:	294b883a 	add	r5,r5,r5
8020e5a8:	2886703a 	and	r3,r5,r2
8020e5ac:	21000104 	addi	r4,r4,4
8020e5b0:	183ffc26 	beq	r3,zero,8020e5a4 <__reset+0xfa1ee5a4>
8020e5b4:	003ebe06 	br	8020e0b0 <__reset+0xfa1ee0b0>
8020e5b8:	00c05504 	movi	r3,340
8020e5bc:	18801236 	bltu	r3,r2,8020e608 <_malloc_r+0x6f8>
8020e5c0:	8804d3fa 	srli	r2,r17,15
8020e5c4:	12001e04 	addi	r8,r2,120
8020e5c8:	11c01dc4 	addi	r7,r2,119
8020e5cc:	4209883a 	add	r4,r8,r8
8020e5d0:	003e6d06 	br	8020df88 <__reset+0xfa1edf88>
8020e5d4:	00c40004 	movi	r3,4096
8020e5d8:	003f4606 	br	8020e2f4 <__reset+0xfa1ee2f4>
8020e5dc:	00800044 	movi	r2,1
8020e5e0:	a0800115 	stw	r2,4(r20)
8020e5e4:	003f7406 	br	8020e3b8 <__reset+0xfa1ee3b8>
8020e5e8:	1805d0ba 	srai	r2,r3,2
8020e5ec:	01c00044 	movi	r7,1
8020e5f0:	30c00117 	ldw	r3,4(r6)
8020e5f4:	388e983a 	sll	r7,r7,r2
8020e5f8:	2805883a 	mov	r2,r5
8020e5fc:	38c6b03a 	or	r3,r7,r3
8020e600:	30c00115 	stw	r3,4(r6)
8020e604:	003f9b06 	br	8020e474 <__reset+0xfa1ee474>
8020e608:	00c15504 	movi	r3,1364
8020e60c:	18801a36 	bltu	r3,r2,8020e678 <_malloc_r+0x768>
8020e610:	8804d4ba 	srli	r2,r17,18
8020e614:	12001f44 	addi	r8,r2,125
8020e618:	11c01f04 	addi	r7,r2,124
8020e61c:	4209883a 	add	r4,r8,r8
8020e620:	003e5906 	br	8020df88 <__reset+0xfa1edf88>
8020e624:	ad400404 	addi	r21,r21,16
8020e628:	003f1706 	br	8020e288 <__reset+0xfa1ee288>
8020e62c:	00c01504 	movi	r3,84
8020e630:	18802336 	bltu	r3,r2,8020e6c0 <_malloc_r+0x7b0>
8020e634:	3804d33a 	srli	r2,r7,12
8020e638:	11401bc4 	addi	r5,r2,111
8020e63c:	10c01b84 	addi	r3,r2,110
8020e640:	294b883a 	add	r5,r5,r5
8020e644:	003f7b06 	br	8020e434 <__reset+0xfa1ee434>
8020e648:	9c000217 	ldw	r16,8(r19)
8020e64c:	00bfff04 	movi	r2,-4
8020e650:	80c00117 	ldw	r3,4(r16)
8020e654:	1886703a 	and	r3,r3,r2
8020e658:	003f5306 	br	8020e3a8 <__reset+0xfa1ee3a8>
8020e65c:	3083ffcc 	andi	r2,r6,4095
8020e660:	103f181e 	bne	r2,zero,8020e2c4 <__reset+0xfa1ee2c4>
8020e664:	99000217 	ldw	r4,8(r19)
8020e668:	b545883a 	add	r2,r22,r21
8020e66c:	10800054 	ori	r2,r2,1
8020e670:	20800115 	stw	r2,4(r4)
8020e674:	003f3e06 	br	8020e370 <__reset+0xfa1ee370>
8020e678:	01003f84 	movi	r4,254
8020e67c:	02001fc4 	movi	r8,127
8020e680:	01c01f84 	movi	r7,126
8020e684:	003e4006 	br	8020df88 <__reset+0xfa1edf88>
8020e688:	00a008b4 	movhi	r2,32802
8020e68c:	10be2b04 	addi	r2,r2,-1876
8020e690:	15000015 	stw	r20,0(r2)
8020e694:	003f1106 	br	8020e2dc <__reset+0xfa1ee2dc>
8020e698:	00800044 	movi	r2,1
8020e69c:	002b883a 	mov	r21,zero
8020e6a0:	003f1f06 	br	8020e320 <__reset+0xfa1ee320>
8020e6a4:	81400204 	addi	r5,r16,8
8020e6a8:	9009883a 	mov	r4,r18
8020e6ac:	020d3240 	call	8020d324 <_free_r>
8020e6b0:	00a008b4 	movhi	r2,32802
8020e6b4:	10be5404 	addi	r2,r2,-1712
8020e6b8:	10c00017 	ldw	r3,0(r2)
8020e6bc:	003f2c06 	br	8020e370 <__reset+0xfa1ee370>
8020e6c0:	00c05504 	movi	r3,340
8020e6c4:	18800536 	bltu	r3,r2,8020e6dc <_malloc_r+0x7cc>
8020e6c8:	3804d3fa 	srli	r2,r7,15
8020e6cc:	11401e04 	addi	r5,r2,120
8020e6d0:	10c01dc4 	addi	r3,r2,119
8020e6d4:	294b883a 	add	r5,r5,r5
8020e6d8:	003f5606 	br	8020e434 <__reset+0xfa1ee434>
8020e6dc:	00c15504 	movi	r3,1364
8020e6e0:	18800536 	bltu	r3,r2,8020e6f8 <_malloc_r+0x7e8>
8020e6e4:	3804d4ba 	srli	r2,r7,18
8020e6e8:	11401f44 	addi	r5,r2,125
8020e6ec:	10c01f04 	addi	r3,r2,124
8020e6f0:	294b883a 	add	r5,r5,r5
8020e6f4:	003f4f06 	br	8020e434 <__reset+0xfa1ee434>
8020e6f8:	01403f84 	movi	r5,254
8020e6fc:	00c01f84 	movi	r3,126
8020e700:	003f4c06 	br	8020e434 <__reset+0xfa1ee434>
8020e704:	98800117 	ldw	r2,4(r19)
8020e708:	003fa006 	br	8020e58c <__reset+0xfa1ee58c>
8020e70c:	8808d0fa 	srli	r4,r17,3
8020e710:	20800044 	addi	r2,r4,1
8020e714:	1085883a 	add	r2,r2,r2
8020e718:	003e9006 	br	8020e15c <__reset+0xfa1ee15c>

8020e71c <memchr>:
8020e71c:	208000cc 	andi	r2,r4,3
8020e720:	280f883a 	mov	r7,r5
8020e724:	10003426 	beq	r2,zero,8020e7f8 <memchr+0xdc>
8020e728:	30bfffc4 	addi	r2,r6,-1
8020e72c:	30001a26 	beq	r6,zero,8020e798 <memchr+0x7c>
8020e730:	20c00003 	ldbu	r3,0(r4)
8020e734:	29803fcc 	andi	r6,r5,255
8020e738:	30c0051e 	bne	r6,r3,8020e750 <memchr+0x34>
8020e73c:	00001806 	br	8020e7a0 <memchr+0x84>
8020e740:	10001526 	beq	r2,zero,8020e798 <memchr+0x7c>
8020e744:	20c00003 	ldbu	r3,0(r4)
8020e748:	10bfffc4 	addi	r2,r2,-1
8020e74c:	30c01426 	beq	r6,r3,8020e7a0 <memchr+0x84>
8020e750:	21000044 	addi	r4,r4,1
8020e754:	20c000cc 	andi	r3,r4,3
8020e758:	183ff91e 	bne	r3,zero,8020e740 <__reset+0xfa1ee740>
8020e75c:	020000c4 	movi	r8,3
8020e760:	40801136 	bltu	r8,r2,8020e7a8 <memchr+0x8c>
8020e764:	10000c26 	beq	r2,zero,8020e798 <memchr+0x7c>
8020e768:	20c00003 	ldbu	r3,0(r4)
8020e76c:	29403fcc 	andi	r5,r5,255
8020e770:	28c00b26 	beq	r5,r3,8020e7a0 <memchr+0x84>
8020e774:	20c00044 	addi	r3,r4,1
8020e778:	39803fcc 	andi	r6,r7,255
8020e77c:	2089883a 	add	r4,r4,r2
8020e780:	00000306 	br	8020e790 <memchr+0x74>
8020e784:	18c00044 	addi	r3,r3,1
8020e788:	197fffc3 	ldbu	r5,-1(r3)
8020e78c:	31400526 	beq	r6,r5,8020e7a4 <memchr+0x88>
8020e790:	1805883a 	mov	r2,r3
8020e794:	20fffb1e 	bne	r4,r3,8020e784 <__reset+0xfa1ee784>
8020e798:	0005883a 	mov	r2,zero
8020e79c:	f800283a 	ret
8020e7a0:	2005883a 	mov	r2,r4
8020e7a4:	f800283a 	ret
8020e7a8:	28c03fcc 	andi	r3,r5,255
8020e7ac:	1812923a 	slli	r9,r3,8
8020e7b0:	02ffbff4 	movhi	r11,65279
8020e7b4:	02a02074 	movhi	r10,32897
8020e7b8:	48d2b03a 	or	r9,r9,r3
8020e7bc:	4806943a 	slli	r3,r9,16
8020e7c0:	5affbfc4 	addi	r11,r11,-257
8020e7c4:	52a02004 	addi	r10,r10,-32640
8020e7c8:	48d2b03a 	or	r9,r9,r3
8020e7cc:	20c00017 	ldw	r3,0(r4)
8020e7d0:	48c6f03a 	xor	r3,r9,r3
8020e7d4:	1acd883a 	add	r6,r3,r11
8020e7d8:	00c6303a 	nor	r3,zero,r3
8020e7dc:	30c6703a 	and	r3,r6,r3
8020e7e0:	1a86703a 	and	r3,r3,r10
8020e7e4:	183fe01e 	bne	r3,zero,8020e768 <__reset+0xfa1ee768>
8020e7e8:	10bfff04 	addi	r2,r2,-4
8020e7ec:	21000104 	addi	r4,r4,4
8020e7f0:	40bff636 	bltu	r8,r2,8020e7cc <__reset+0xfa1ee7cc>
8020e7f4:	003fdb06 	br	8020e764 <__reset+0xfa1ee764>
8020e7f8:	3005883a 	mov	r2,r6
8020e7fc:	003fd706 	br	8020e75c <__reset+0xfa1ee75c>

8020e800 <memmove>:
8020e800:	2005883a 	mov	r2,r4
8020e804:	29000b2e 	bgeu	r5,r4,8020e834 <memmove+0x34>
8020e808:	298f883a 	add	r7,r5,r6
8020e80c:	21c0092e 	bgeu	r4,r7,8020e834 <memmove+0x34>
8020e810:	2187883a 	add	r3,r4,r6
8020e814:	198bc83a 	sub	r5,r3,r6
8020e818:	30004826 	beq	r6,zero,8020e93c <memmove+0x13c>
8020e81c:	39ffffc4 	addi	r7,r7,-1
8020e820:	39000003 	ldbu	r4,0(r7)
8020e824:	18ffffc4 	addi	r3,r3,-1
8020e828:	19000005 	stb	r4,0(r3)
8020e82c:	28fffb1e 	bne	r5,r3,8020e81c <__reset+0xfa1ee81c>
8020e830:	f800283a 	ret
8020e834:	00c003c4 	movi	r3,15
8020e838:	1980412e 	bgeu	r3,r6,8020e940 <memmove+0x140>
8020e83c:	2886b03a 	or	r3,r5,r2
8020e840:	18c000cc 	andi	r3,r3,3
8020e844:	1800401e 	bne	r3,zero,8020e948 <memmove+0x148>
8020e848:	33fffc04 	addi	r15,r6,-16
8020e84c:	781ed13a 	srli	r15,r15,4
8020e850:	28c00104 	addi	r3,r5,4
8020e854:	13400104 	addi	r13,r2,4
8020e858:	781c913a 	slli	r14,r15,4
8020e85c:	2b000204 	addi	r12,r5,8
8020e860:	12c00204 	addi	r11,r2,8
8020e864:	73800504 	addi	r14,r14,20
8020e868:	2a800304 	addi	r10,r5,12
8020e86c:	12400304 	addi	r9,r2,12
8020e870:	2b9d883a 	add	r14,r5,r14
8020e874:	2811883a 	mov	r8,r5
8020e878:	100f883a 	mov	r7,r2
8020e87c:	41000017 	ldw	r4,0(r8)
8020e880:	39c00404 	addi	r7,r7,16
8020e884:	18c00404 	addi	r3,r3,16
8020e888:	393ffc15 	stw	r4,-16(r7)
8020e88c:	193ffc17 	ldw	r4,-16(r3)
8020e890:	6b400404 	addi	r13,r13,16
8020e894:	5ac00404 	addi	r11,r11,16
8020e898:	693ffc15 	stw	r4,-16(r13)
8020e89c:	61000017 	ldw	r4,0(r12)
8020e8a0:	4a400404 	addi	r9,r9,16
8020e8a4:	42000404 	addi	r8,r8,16
8020e8a8:	593ffc15 	stw	r4,-16(r11)
8020e8ac:	51000017 	ldw	r4,0(r10)
8020e8b0:	63000404 	addi	r12,r12,16
8020e8b4:	52800404 	addi	r10,r10,16
8020e8b8:	493ffc15 	stw	r4,-16(r9)
8020e8bc:	1bbfef1e 	bne	r3,r14,8020e87c <__reset+0xfa1ee87c>
8020e8c0:	79000044 	addi	r4,r15,1
8020e8c4:	2008913a 	slli	r4,r4,4
8020e8c8:	328003cc 	andi	r10,r6,15
8020e8cc:	02c000c4 	movi	r11,3
8020e8d0:	1107883a 	add	r3,r2,r4
8020e8d4:	290b883a 	add	r5,r5,r4
8020e8d8:	5a801e2e 	bgeu	r11,r10,8020e954 <memmove+0x154>
8020e8dc:	1813883a 	mov	r9,r3
8020e8e0:	2811883a 	mov	r8,r5
8020e8e4:	500f883a 	mov	r7,r10
8020e8e8:	41000017 	ldw	r4,0(r8)
8020e8ec:	4a400104 	addi	r9,r9,4
8020e8f0:	39ffff04 	addi	r7,r7,-4
8020e8f4:	493fff15 	stw	r4,-4(r9)
8020e8f8:	42000104 	addi	r8,r8,4
8020e8fc:	59fffa36 	bltu	r11,r7,8020e8e8 <__reset+0xfa1ee8e8>
8020e900:	513fff04 	addi	r4,r10,-4
8020e904:	2008d0ba 	srli	r4,r4,2
8020e908:	318000cc 	andi	r6,r6,3
8020e90c:	21000044 	addi	r4,r4,1
8020e910:	2109883a 	add	r4,r4,r4
8020e914:	2109883a 	add	r4,r4,r4
8020e918:	1907883a 	add	r3,r3,r4
8020e91c:	290b883a 	add	r5,r5,r4
8020e920:	30000b26 	beq	r6,zero,8020e950 <memmove+0x150>
8020e924:	198d883a 	add	r6,r3,r6
8020e928:	29c00003 	ldbu	r7,0(r5)
8020e92c:	18c00044 	addi	r3,r3,1
8020e930:	29400044 	addi	r5,r5,1
8020e934:	19ffffc5 	stb	r7,-1(r3)
8020e938:	19bffb1e 	bne	r3,r6,8020e928 <__reset+0xfa1ee928>
8020e93c:	f800283a 	ret
8020e940:	1007883a 	mov	r3,r2
8020e944:	003ff606 	br	8020e920 <__reset+0xfa1ee920>
8020e948:	1007883a 	mov	r3,r2
8020e94c:	003ff506 	br	8020e924 <__reset+0xfa1ee924>
8020e950:	f800283a 	ret
8020e954:	500d883a 	mov	r6,r10
8020e958:	003ff106 	br	8020e920 <__reset+0xfa1ee920>

8020e95c <memset>:
8020e95c:	20c000cc 	andi	r3,r4,3
8020e960:	2005883a 	mov	r2,r4
8020e964:	18004426 	beq	r3,zero,8020ea78 <memset+0x11c>
8020e968:	31ffffc4 	addi	r7,r6,-1
8020e96c:	30004026 	beq	r6,zero,8020ea70 <memset+0x114>
8020e970:	2813883a 	mov	r9,r5
8020e974:	200d883a 	mov	r6,r4
8020e978:	2007883a 	mov	r3,r4
8020e97c:	00000406 	br	8020e990 <memset+0x34>
8020e980:	3a3fffc4 	addi	r8,r7,-1
8020e984:	31800044 	addi	r6,r6,1
8020e988:	38003926 	beq	r7,zero,8020ea70 <memset+0x114>
8020e98c:	400f883a 	mov	r7,r8
8020e990:	18c00044 	addi	r3,r3,1
8020e994:	32400005 	stb	r9,0(r6)
8020e998:	1a0000cc 	andi	r8,r3,3
8020e99c:	403ff81e 	bne	r8,zero,8020e980 <__reset+0xfa1ee980>
8020e9a0:	010000c4 	movi	r4,3
8020e9a4:	21c02d2e 	bgeu	r4,r7,8020ea5c <memset+0x100>
8020e9a8:	29003fcc 	andi	r4,r5,255
8020e9ac:	200c923a 	slli	r6,r4,8
8020e9b0:	3108b03a 	or	r4,r6,r4
8020e9b4:	200c943a 	slli	r6,r4,16
8020e9b8:	218cb03a 	or	r6,r4,r6
8020e9bc:	010003c4 	movi	r4,15
8020e9c0:	21c0182e 	bgeu	r4,r7,8020ea24 <memset+0xc8>
8020e9c4:	3b3ffc04 	addi	r12,r7,-16
8020e9c8:	6018d13a 	srli	r12,r12,4
8020e9cc:	1a000104 	addi	r8,r3,4
8020e9d0:	1ac00204 	addi	r11,r3,8
8020e9d4:	6008913a 	slli	r4,r12,4
8020e9d8:	1a800304 	addi	r10,r3,12
8020e9dc:	1813883a 	mov	r9,r3
8020e9e0:	21000504 	addi	r4,r4,20
8020e9e4:	1909883a 	add	r4,r3,r4
8020e9e8:	49800015 	stw	r6,0(r9)
8020e9ec:	41800015 	stw	r6,0(r8)
8020e9f0:	59800015 	stw	r6,0(r11)
8020e9f4:	51800015 	stw	r6,0(r10)
8020e9f8:	42000404 	addi	r8,r8,16
8020e9fc:	4a400404 	addi	r9,r9,16
8020ea00:	5ac00404 	addi	r11,r11,16
8020ea04:	52800404 	addi	r10,r10,16
8020ea08:	413ff71e 	bne	r8,r4,8020e9e8 <__reset+0xfa1ee9e8>
8020ea0c:	63000044 	addi	r12,r12,1
8020ea10:	6018913a 	slli	r12,r12,4
8020ea14:	39c003cc 	andi	r7,r7,15
8020ea18:	010000c4 	movi	r4,3
8020ea1c:	1b07883a 	add	r3,r3,r12
8020ea20:	21c00e2e 	bgeu	r4,r7,8020ea5c <memset+0x100>
8020ea24:	1813883a 	mov	r9,r3
8020ea28:	3811883a 	mov	r8,r7
8020ea2c:	010000c4 	movi	r4,3
8020ea30:	49800015 	stw	r6,0(r9)
8020ea34:	423fff04 	addi	r8,r8,-4
8020ea38:	4a400104 	addi	r9,r9,4
8020ea3c:	223ffc36 	bltu	r4,r8,8020ea30 <__reset+0xfa1eea30>
8020ea40:	393fff04 	addi	r4,r7,-4
8020ea44:	2008d0ba 	srli	r4,r4,2
8020ea48:	39c000cc 	andi	r7,r7,3
8020ea4c:	21000044 	addi	r4,r4,1
8020ea50:	2109883a 	add	r4,r4,r4
8020ea54:	2109883a 	add	r4,r4,r4
8020ea58:	1907883a 	add	r3,r3,r4
8020ea5c:	38000526 	beq	r7,zero,8020ea74 <memset+0x118>
8020ea60:	19cf883a 	add	r7,r3,r7
8020ea64:	19400005 	stb	r5,0(r3)
8020ea68:	18c00044 	addi	r3,r3,1
8020ea6c:	38fffd1e 	bne	r7,r3,8020ea64 <__reset+0xfa1eea64>
8020ea70:	f800283a 	ret
8020ea74:	f800283a 	ret
8020ea78:	2007883a 	mov	r3,r4
8020ea7c:	300f883a 	mov	r7,r6
8020ea80:	003fc706 	br	8020e9a0 <__reset+0xfa1ee9a0>

8020ea84 <_Balloc>:
8020ea84:	20801317 	ldw	r2,76(r4)
8020ea88:	defffc04 	addi	sp,sp,-16
8020ea8c:	dc400115 	stw	r17,4(sp)
8020ea90:	dc000015 	stw	r16,0(sp)
8020ea94:	dfc00315 	stw	ra,12(sp)
8020ea98:	dc800215 	stw	r18,8(sp)
8020ea9c:	2023883a 	mov	r17,r4
8020eaa0:	2821883a 	mov	r16,r5
8020eaa4:	10000f26 	beq	r2,zero,8020eae4 <_Balloc+0x60>
8020eaa8:	8407883a 	add	r3,r16,r16
8020eaac:	18c7883a 	add	r3,r3,r3
8020eab0:	10c7883a 	add	r3,r2,r3
8020eab4:	18800017 	ldw	r2,0(r3)
8020eab8:	10001126 	beq	r2,zero,8020eb00 <_Balloc+0x7c>
8020eabc:	11000017 	ldw	r4,0(r2)
8020eac0:	19000015 	stw	r4,0(r3)
8020eac4:	10000415 	stw	zero,16(r2)
8020eac8:	10000315 	stw	zero,12(r2)
8020eacc:	dfc00317 	ldw	ra,12(sp)
8020ead0:	dc800217 	ldw	r18,8(sp)
8020ead4:	dc400117 	ldw	r17,4(sp)
8020ead8:	dc000017 	ldw	r16,0(sp)
8020eadc:	dec00404 	addi	sp,sp,16
8020eae0:	f800283a 	ret
8020eae4:	01800844 	movi	r6,33
8020eae8:	01400104 	movi	r5,4
8020eaec:	0212dcc0 	call	80212dcc <_calloc_r>
8020eaf0:	88801315 	stw	r2,76(r17)
8020eaf4:	103fec1e 	bne	r2,zero,8020eaa8 <__reset+0xfa1eeaa8>
8020eaf8:	0005883a 	mov	r2,zero
8020eafc:	003ff306 	br	8020eacc <__reset+0xfa1eeacc>
8020eb00:	01400044 	movi	r5,1
8020eb04:	2c24983a 	sll	r18,r5,r16
8020eb08:	8809883a 	mov	r4,r17
8020eb0c:	91800144 	addi	r6,r18,5
8020eb10:	318d883a 	add	r6,r6,r6
8020eb14:	318d883a 	add	r6,r6,r6
8020eb18:	0212dcc0 	call	80212dcc <_calloc_r>
8020eb1c:	103ff626 	beq	r2,zero,8020eaf8 <__reset+0xfa1eeaf8>
8020eb20:	14000115 	stw	r16,4(r2)
8020eb24:	14800215 	stw	r18,8(r2)
8020eb28:	003fe606 	br	8020eac4 <__reset+0xfa1eeac4>

8020eb2c <_Bfree>:
8020eb2c:	28000826 	beq	r5,zero,8020eb50 <_Bfree+0x24>
8020eb30:	28c00117 	ldw	r3,4(r5)
8020eb34:	20801317 	ldw	r2,76(r4)
8020eb38:	18c7883a 	add	r3,r3,r3
8020eb3c:	18c7883a 	add	r3,r3,r3
8020eb40:	10c5883a 	add	r2,r2,r3
8020eb44:	10c00017 	ldw	r3,0(r2)
8020eb48:	28c00015 	stw	r3,0(r5)
8020eb4c:	11400015 	stw	r5,0(r2)
8020eb50:	f800283a 	ret

8020eb54 <__multadd>:
8020eb54:	defffa04 	addi	sp,sp,-24
8020eb58:	dc800315 	stw	r18,12(sp)
8020eb5c:	dc400215 	stw	r17,8(sp)
8020eb60:	dc000115 	stw	r16,4(sp)
8020eb64:	2823883a 	mov	r17,r5
8020eb68:	2c000417 	ldw	r16,16(r5)
8020eb6c:	dfc00515 	stw	ra,20(sp)
8020eb70:	dcc00415 	stw	r19,16(sp)
8020eb74:	2025883a 	mov	r18,r4
8020eb78:	29400504 	addi	r5,r5,20
8020eb7c:	0011883a 	mov	r8,zero
8020eb80:	28c00017 	ldw	r3,0(r5)
8020eb84:	29400104 	addi	r5,r5,4
8020eb88:	42000044 	addi	r8,r8,1
8020eb8c:	18bfffcc 	andi	r2,r3,65535
8020eb90:	1185383a 	mul	r2,r2,r6
8020eb94:	1806d43a 	srli	r3,r3,16
8020eb98:	11cf883a 	add	r7,r2,r7
8020eb9c:	3808d43a 	srli	r4,r7,16
8020eba0:	1987383a 	mul	r3,r3,r6
8020eba4:	38bfffcc 	andi	r2,r7,65535
8020eba8:	1907883a 	add	r3,r3,r4
8020ebac:	1808943a 	slli	r4,r3,16
8020ebb0:	180ed43a 	srli	r7,r3,16
8020ebb4:	2085883a 	add	r2,r4,r2
8020ebb8:	28bfff15 	stw	r2,-4(r5)
8020ebbc:	443ff016 	blt	r8,r16,8020eb80 <__reset+0xfa1eeb80>
8020ebc0:	38000926 	beq	r7,zero,8020ebe8 <__multadd+0x94>
8020ebc4:	88800217 	ldw	r2,8(r17)
8020ebc8:	80800f0e 	bge	r16,r2,8020ec08 <__multadd+0xb4>
8020ebcc:	80800144 	addi	r2,r16,5
8020ebd0:	1085883a 	add	r2,r2,r2
8020ebd4:	1085883a 	add	r2,r2,r2
8020ebd8:	8885883a 	add	r2,r17,r2
8020ebdc:	11c00015 	stw	r7,0(r2)
8020ebe0:	84000044 	addi	r16,r16,1
8020ebe4:	8c000415 	stw	r16,16(r17)
8020ebe8:	8805883a 	mov	r2,r17
8020ebec:	dfc00517 	ldw	ra,20(sp)
8020ebf0:	dcc00417 	ldw	r19,16(sp)
8020ebf4:	dc800317 	ldw	r18,12(sp)
8020ebf8:	dc400217 	ldw	r17,8(sp)
8020ebfc:	dc000117 	ldw	r16,4(sp)
8020ec00:	dec00604 	addi	sp,sp,24
8020ec04:	f800283a 	ret
8020ec08:	89400117 	ldw	r5,4(r17)
8020ec0c:	9009883a 	mov	r4,r18
8020ec10:	d9c00015 	stw	r7,0(sp)
8020ec14:	29400044 	addi	r5,r5,1
8020ec18:	020ea840 	call	8020ea84 <_Balloc>
8020ec1c:	89800417 	ldw	r6,16(r17)
8020ec20:	89400304 	addi	r5,r17,12
8020ec24:	11000304 	addi	r4,r2,12
8020ec28:	31800084 	addi	r6,r6,2
8020ec2c:	318d883a 	add	r6,r6,r6
8020ec30:	318d883a 	add	r6,r6,r6
8020ec34:	1027883a 	mov	r19,r2
8020ec38:	02069500 	call	80206950 <memcpy>
8020ec3c:	d9c00017 	ldw	r7,0(sp)
8020ec40:	88000a26 	beq	r17,zero,8020ec6c <__multadd+0x118>
8020ec44:	88c00117 	ldw	r3,4(r17)
8020ec48:	90801317 	ldw	r2,76(r18)
8020ec4c:	18c7883a 	add	r3,r3,r3
8020ec50:	18c7883a 	add	r3,r3,r3
8020ec54:	10c5883a 	add	r2,r2,r3
8020ec58:	10c00017 	ldw	r3,0(r2)
8020ec5c:	88c00015 	stw	r3,0(r17)
8020ec60:	14400015 	stw	r17,0(r2)
8020ec64:	9823883a 	mov	r17,r19
8020ec68:	003fd806 	br	8020ebcc <__reset+0xfa1eebcc>
8020ec6c:	9823883a 	mov	r17,r19
8020ec70:	003fd606 	br	8020ebcc <__reset+0xfa1eebcc>

8020ec74 <__s2b>:
8020ec74:	defff904 	addi	sp,sp,-28
8020ec78:	dc400115 	stw	r17,4(sp)
8020ec7c:	dc000015 	stw	r16,0(sp)
8020ec80:	2023883a 	mov	r17,r4
8020ec84:	2821883a 	mov	r16,r5
8020ec88:	39000204 	addi	r4,r7,8
8020ec8c:	01400244 	movi	r5,9
8020ec90:	dcc00315 	stw	r19,12(sp)
8020ec94:	dc800215 	stw	r18,8(sp)
8020ec98:	dfc00615 	stw	ra,24(sp)
8020ec9c:	dd400515 	stw	r21,20(sp)
8020eca0:	dd000415 	stw	r20,16(sp)
8020eca4:	3825883a 	mov	r18,r7
8020eca8:	3027883a 	mov	r19,r6
8020ecac:	02140fc0 	call	802140fc <__divsi3>
8020ecb0:	00c00044 	movi	r3,1
8020ecb4:	000b883a 	mov	r5,zero
8020ecb8:	1880030e 	bge	r3,r2,8020ecc8 <__s2b+0x54>
8020ecbc:	18c7883a 	add	r3,r3,r3
8020ecc0:	29400044 	addi	r5,r5,1
8020ecc4:	18bffd16 	blt	r3,r2,8020ecbc <__reset+0xfa1eecbc>
8020ecc8:	8809883a 	mov	r4,r17
8020eccc:	020ea840 	call	8020ea84 <_Balloc>
8020ecd0:	d8c00717 	ldw	r3,28(sp)
8020ecd4:	10c00515 	stw	r3,20(r2)
8020ecd8:	00c00044 	movi	r3,1
8020ecdc:	10c00415 	stw	r3,16(r2)
8020ece0:	00c00244 	movi	r3,9
8020ece4:	1cc0210e 	bge	r3,r19,8020ed6c <__s2b+0xf8>
8020ece8:	80eb883a 	add	r21,r16,r3
8020ecec:	a829883a 	mov	r20,r21
8020ecf0:	84e1883a 	add	r16,r16,r19
8020ecf4:	a1c00007 	ldb	r7,0(r20)
8020ecf8:	01800284 	movi	r6,10
8020ecfc:	a5000044 	addi	r20,r20,1
8020ed00:	100b883a 	mov	r5,r2
8020ed04:	39fff404 	addi	r7,r7,-48
8020ed08:	8809883a 	mov	r4,r17
8020ed0c:	020eb540 	call	8020eb54 <__multadd>
8020ed10:	a43ff81e 	bne	r20,r16,8020ecf4 <__reset+0xfa1eecf4>
8020ed14:	ace1883a 	add	r16,r21,r19
8020ed18:	843ffe04 	addi	r16,r16,-8
8020ed1c:	9c800a0e 	bge	r19,r18,8020ed48 <__s2b+0xd4>
8020ed20:	94e5c83a 	sub	r18,r18,r19
8020ed24:	84a5883a 	add	r18,r16,r18
8020ed28:	81c00007 	ldb	r7,0(r16)
8020ed2c:	01800284 	movi	r6,10
8020ed30:	84000044 	addi	r16,r16,1
8020ed34:	100b883a 	mov	r5,r2
8020ed38:	39fff404 	addi	r7,r7,-48
8020ed3c:	8809883a 	mov	r4,r17
8020ed40:	020eb540 	call	8020eb54 <__multadd>
8020ed44:	84bff81e 	bne	r16,r18,8020ed28 <__reset+0xfa1eed28>
8020ed48:	dfc00617 	ldw	ra,24(sp)
8020ed4c:	dd400517 	ldw	r21,20(sp)
8020ed50:	dd000417 	ldw	r20,16(sp)
8020ed54:	dcc00317 	ldw	r19,12(sp)
8020ed58:	dc800217 	ldw	r18,8(sp)
8020ed5c:	dc400117 	ldw	r17,4(sp)
8020ed60:	dc000017 	ldw	r16,0(sp)
8020ed64:	dec00704 	addi	sp,sp,28
8020ed68:	f800283a 	ret
8020ed6c:	84000284 	addi	r16,r16,10
8020ed70:	1827883a 	mov	r19,r3
8020ed74:	003fe906 	br	8020ed1c <__reset+0xfa1eed1c>

8020ed78 <__hi0bits>:
8020ed78:	20bfffec 	andhi	r2,r4,65535
8020ed7c:	1000141e 	bne	r2,zero,8020edd0 <__hi0bits+0x58>
8020ed80:	2008943a 	slli	r4,r4,16
8020ed84:	00800404 	movi	r2,16
8020ed88:	20ffc02c 	andhi	r3,r4,65280
8020ed8c:	1800021e 	bne	r3,zero,8020ed98 <__hi0bits+0x20>
8020ed90:	2008923a 	slli	r4,r4,8
8020ed94:	10800204 	addi	r2,r2,8
8020ed98:	20fc002c 	andhi	r3,r4,61440
8020ed9c:	1800021e 	bne	r3,zero,8020eda8 <__hi0bits+0x30>
8020eda0:	2008913a 	slli	r4,r4,4
8020eda4:	10800104 	addi	r2,r2,4
8020eda8:	20f0002c 	andhi	r3,r4,49152
8020edac:	1800031e 	bne	r3,zero,8020edbc <__hi0bits+0x44>
8020edb0:	2109883a 	add	r4,r4,r4
8020edb4:	10800084 	addi	r2,r2,2
8020edb8:	2109883a 	add	r4,r4,r4
8020edbc:	20000316 	blt	r4,zero,8020edcc <__hi0bits+0x54>
8020edc0:	2110002c 	andhi	r4,r4,16384
8020edc4:	2000041e 	bne	r4,zero,8020edd8 <__hi0bits+0x60>
8020edc8:	00800804 	movi	r2,32
8020edcc:	f800283a 	ret
8020edd0:	0005883a 	mov	r2,zero
8020edd4:	003fec06 	br	8020ed88 <__reset+0xfa1eed88>
8020edd8:	10800044 	addi	r2,r2,1
8020eddc:	f800283a 	ret

8020ede0 <__lo0bits>:
8020ede0:	20c00017 	ldw	r3,0(r4)
8020ede4:	188001cc 	andi	r2,r3,7
8020ede8:	10000826 	beq	r2,zero,8020ee0c <__lo0bits+0x2c>
8020edec:	1880004c 	andi	r2,r3,1
8020edf0:	1000211e 	bne	r2,zero,8020ee78 <__lo0bits+0x98>
8020edf4:	1880008c 	andi	r2,r3,2
8020edf8:	1000211e 	bne	r2,zero,8020ee80 <__lo0bits+0xa0>
8020edfc:	1806d0ba 	srli	r3,r3,2
8020ee00:	00800084 	movi	r2,2
8020ee04:	20c00015 	stw	r3,0(r4)
8020ee08:	f800283a 	ret
8020ee0c:	18bfffcc 	andi	r2,r3,65535
8020ee10:	10001326 	beq	r2,zero,8020ee60 <__lo0bits+0x80>
8020ee14:	0005883a 	mov	r2,zero
8020ee18:	19403fcc 	andi	r5,r3,255
8020ee1c:	2800021e 	bne	r5,zero,8020ee28 <__lo0bits+0x48>
8020ee20:	1806d23a 	srli	r3,r3,8
8020ee24:	10800204 	addi	r2,r2,8
8020ee28:	194003cc 	andi	r5,r3,15
8020ee2c:	2800021e 	bne	r5,zero,8020ee38 <__lo0bits+0x58>
8020ee30:	1806d13a 	srli	r3,r3,4
8020ee34:	10800104 	addi	r2,r2,4
8020ee38:	194000cc 	andi	r5,r3,3
8020ee3c:	2800021e 	bne	r5,zero,8020ee48 <__lo0bits+0x68>
8020ee40:	1806d0ba 	srli	r3,r3,2
8020ee44:	10800084 	addi	r2,r2,2
8020ee48:	1940004c 	andi	r5,r3,1
8020ee4c:	2800081e 	bne	r5,zero,8020ee70 <__lo0bits+0x90>
8020ee50:	1806d07a 	srli	r3,r3,1
8020ee54:	1800051e 	bne	r3,zero,8020ee6c <__lo0bits+0x8c>
8020ee58:	00800804 	movi	r2,32
8020ee5c:	f800283a 	ret
8020ee60:	1806d43a 	srli	r3,r3,16
8020ee64:	00800404 	movi	r2,16
8020ee68:	003feb06 	br	8020ee18 <__reset+0xfa1eee18>
8020ee6c:	10800044 	addi	r2,r2,1
8020ee70:	20c00015 	stw	r3,0(r4)
8020ee74:	f800283a 	ret
8020ee78:	0005883a 	mov	r2,zero
8020ee7c:	f800283a 	ret
8020ee80:	1806d07a 	srli	r3,r3,1
8020ee84:	00800044 	movi	r2,1
8020ee88:	20c00015 	stw	r3,0(r4)
8020ee8c:	f800283a 	ret

8020ee90 <__i2b>:
8020ee90:	defffd04 	addi	sp,sp,-12
8020ee94:	dc000015 	stw	r16,0(sp)
8020ee98:	04000044 	movi	r16,1
8020ee9c:	dc400115 	stw	r17,4(sp)
8020eea0:	2823883a 	mov	r17,r5
8020eea4:	800b883a 	mov	r5,r16
8020eea8:	dfc00215 	stw	ra,8(sp)
8020eeac:	020ea840 	call	8020ea84 <_Balloc>
8020eeb0:	14400515 	stw	r17,20(r2)
8020eeb4:	14000415 	stw	r16,16(r2)
8020eeb8:	dfc00217 	ldw	ra,8(sp)
8020eebc:	dc400117 	ldw	r17,4(sp)
8020eec0:	dc000017 	ldw	r16,0(sp)
8020eec4:	dec00304 	addi	sp,sp,12
8020eec8:	f800283a 	ret

8020eecc <__multiply>:
8020eecc:	defffa04 	addi	sp,sp,-24
8020eed0:	dcc00315 	stw	r19,12(sp)
8020eed4:	dc800215 	stw	r18,8(sp)
8020eed8:	34c00417 	ldw	r19,16(r6)
8020eedc:	2c800417 	ldw	r18,16(r5)
8020eee0:	dd000415 	stw	r20,16(sp)
8020eee4:	dc400115 	stw	r17,4(sp)
8020eee8:	dfc00515 	stw	ra,20(sp)
8020eeec:	dc000015 	stw	r16,0(sp)
8020eef0:	2829883a 	mov	r20,r5
8020eef4:	3023883a 	mov	r17,r6
8020eef8:	94c0050e 	bge	r18,r19,8020ef10 <__multiply+0x44>
8020eefc:	9007883a 	mov	r3,r18
8020ef00:	3029883a 	mov	r20,r6
8020ef04:	9825883a 	mov	r18,r19
8020ef08:	2823883a 	mov	r17,r5
8020ef0c:	1827883a 	mov	r19,r3
8020ef10:	a0800217 	ldw	r2,8(r20)
8020ef14:	94e1883a 	add	r16,r18,r19
8020ef18:	a1400117 	ldw	r5,4(r20)
8020ef1c:	1400010e 	bge	r2,r16,8020ef24 <__multiply+0x58>
8020ef20:	29400044 	addi	r5,r5,1
8020ef24:	020ea840 	call	8020ea84 <_Balloc>
8020ef28:	8415883a 	add	r10,r16,r16
8020ef2c:	12c00504 	addi	r11,r2,20
8020ef30:	5295883a 	add	r10,r10,r10
8020ef34:	5a95883a 	add	r10,r11,r10
8020ef38:	5807883a 	mov	r3,r11
8020ef3c:	5a80032e 	bgeu	r11,r10,8020ef4c <__multiply+0x80>
8020ef40:	18000015 	stw	zero,0(r3)
8020ef44:	18c00104 	addi	r3,r3,4
8020ef48:	1abffd36 	bltu	r3,r10,8020ef40 <__reset+0xfa1eef40>
8020ef4c:	9ce7883a 	add	r19,r19,r19
8020ef50:	94a5883a 	add	r18,r18,r18
8020ef54:	89800504 	addi	r6,r17,20
8020ef58:	9ce7883a 	add	r19,r19,r19
8020ef5c:	a3400504 	addi	r13,r20,20
8020ef60:	94a5883a 	add	r18,r18,r18
8020ef64:	34d9883a 	add	r12,r6,r19
8020ef68:	6c93883a 	add	r9,r13,r18
8020ef6c:	3300422e 	bgeu	r6,r12,8020f078 <__multiply+0x1ac>
8020ef70:	37c00017 	ldw	ra,0(r6)
8020ef74:	fbffffcc 	andi	r15,ra,65535
8020ef78:	78001b26 	beq	r15,zero,8020efe8 <__multiply+0x11c>
8020ef7c:	5811883a 	mov	r8,r11
8020ef80:	681d883a 	mov	r14,r13
8020ef84:	000f883a 	mov	r7,zero
8020ef88:	71000017 	ldw	r4,0(r14)
8020ef8c:	40c00017 	ldw	r3,0(r8)
8020ef90:	73800104 	addi	r14,r14,4
8020ef94:	217fffcc 	andi	r5,r4,65535
8020ef98:	2bcb383a 	mul	r5,r5,r15
8020ef9c:	2008d43a 	srli	r4,r4,16
8020efa0:	1c7fffcc 	andi	r17,r3,65535
8020efa4:	2c4b883a 	add	r5,r5,r17
8020efa8:	29cb883a 	add	r5,r5,r7
8020efac:	23c9383a 	mul	r4,r4,r15
8020efb0:	1806d43a 	srli	r3,r3,16
8020efb4:	280ed43a 	srli	r7,r5,16
8020efb8:	297fffcc 	andi	r5,r5,65535
8020efbc:	20c7883a 	add	r3,r4,r3
8020efc0:	19c7883a 	add	r3,r3,r7
8020efc4:	1808943a 	slli	r4,r3,16
8020efc8:	4023883a 	mov	r17,r8
8020efcc:	180ed43a 	srli	r7,r3,16
8020efd0:	214ab03a 	or	r5,r4,r5
8020efd4:	41400015 	stw	r5,0(r8)
8020efd8:	42000104 	addi	r8,r8,4
8020efdc:	727fea36 	bltu	r14,r9,8020ef88 <__reset+0xfa1eef88>
8020efe0:	89c00115 	stw	r7,4(r17)
8020efe4:	37c00017 	ldw	ra,0(r6)
8020efe8:	f83ed43a 	srli	ra,ra,16
8020efec:	f8001f26 	beq	ra,zero,8020f06c <__multiply+0x1a0>
8020eff0:	58c00017 	ldw	r3,0(r11)
8020eff4:	681d883a 	mov	r14,r13
8020eff8:	581f883a 	mov	r15,r11
8020effc:	1811883a 	mov	r8,r3
8020f000:	5825883a 	mov	r18,r11
8020f004:	000f883a 	mov	r7,zero
8020f008:	00000106 	br	8020f010 <__multiply+0x144>
8020f00c:	8825883a 	mov	r18,r17
8020f010:	7140000b 	ldhu	r5,0(r14)
8020f014:	4010d43a 	srli	r8,r8,16
8020f018:	193fffcc 	andi	r4,r3,65535
8020f01c:	2fcb383a 	mul	r5,r5,ra
8020f020:	7bc00104 	addi	r15,r15,4
8020f024:	73800104 	addi	r14,r14,4
8020f028:	2a0b883a 	add	r5,r5,r8
8020f02c:	29cb883a 	add	r5,r5,r7
8020f030:	2806943a 	slli	r3,r5,16
8020f034:	94400104 	addi	r17,r18,4
8020f038:	280ad43a 	srli	r5,r5,16
8020f03c:	1908b03a 	or	r4,r3,r4
8020f040:	793fff15 	stw	r4,-4(r15)
8020f044:	70ffff17 	ldw	r3,-4(r14)
8020f048:	8a000017 	ldw	r8,0(r17)
8020f04c:	1806d43a 	srli	r3,r3,16
8020f050:	413fffcc 	andi	r4,r8,65535
8020f054:	1fc7383a 	mul	r3,r3,ra
8020f058:	1907883a 	add	r3,r3,r4
8020f05c:	1947883a 	add	r3,r3,r5
8020f060:	180ed43a 	srli	r7,r3,16
8020f064:	727fe936 	bltu	r14,r9,8020f00c <__reset+0xfa1ef00c>
8020f068:	90c00115 	stw	r3,4(r18)
8020f06c:	31800104 	addi	r6,r6,4
8020f070:	5ac00104 	addi	r11,r11,4
8020f074:	333fbe36 	bltu	r6,r12,8020ef70 <__reset+0xfa1eef70>
8020f078:	0400090e 	bge	zero,r16,8020f0a0 <__multiply+0x1d4>
8020f07c:	50ffff17 	ldw	r3,-4(r10)
8020f080:	52bfff04 	addi	r10,r10,-4
8020f084:	18000326 	beq	r3,zero,8020f094 <__multiply+0x1c8>
8020f088:	00000506 	br	8020f0a0 <__multiply+0x1d4>
8020f08c:	50c00017 	ldw	r3,0(r10)
8020f090:	1800031e 	bne	r3,zero,8020f0a0 <__multiply+0x1d4>
8020f094:	843fffc4 	addi	r16,r16,-1
8020f098:	52bfff04 	addi	r10,r10,-4
8020f09c:	803ffb1e 	bne	r16,zero,8020f08c <__reset+0xfa1ef08c>
8020f0a0:	14000415 	stw	r16,16(r2)
8020f0a4:	dfc00517 	ldw	ra,20(sp)
8020f0a8:	dd000417 	ldw	r20,16(sp)
8020f0ac:	dcc00317 	ldw	r19,12(sp)
8020f0b0:	dc800217 	ldw	r18,8(sp)
8020f0b4:	dc400117 	ldw	r17,4(sp)
8020f0b8:	dc000017 	ldw	r16,0(sp)
8020f0bc:	dec00604 	addi	sp,sp,24
8020f0c0:	f800283a 	ret

8020f0c4 <__pow5mult>:
8020f0c4:	defffa04 	addi	sp,sp,-24
8020f0c8:	dcc00315 	stw	r19,12(sp)
8020f0cc:	dc000015 	stw	r16,0(sp)
8020f0d0:	dfc00515 	stw	ra,20(sp)
8020f0d4:	dd000415 	stw	r20,16(sp)
8020f0d8:	dc800215 	stw	r18,8(sp)
8020f0dc:	dc400115 	stw	r17,4(sp)
8020f0e0:	308000cc 	andi	r2,r6,3
8020f0e4:	3021883a 	mov	r16,r6
8020f0e8:	2027883a 	mov	r19,r4
8020f0ec:	10002f1e 	bne	r2,zero,8020f1ac <__pow5mult+0xe8>
8020f0f0:	2825883a 	mov	r18,r5
8020f0f4:	8021d0ba 	srai	r16,r16,2
8020f0f8:	80001a26 	beq	r16,zero,8020f164 <__pow5mult+0xa0>
8020f0fc:	9c401217 	ldw	r17,72(r19)
8020f100:	8800061e 	bne	r17,zero,8020f11c <__pow5mult+0x58>
8020f104:	00003406 	br	8020f1d8 <__pow5mult+0x114>
8020f108:	8021d07a 	srai	r16,r16,1
8020f10c:	80001526 	beq	r16,zero,8020f164 <__pow5mult+0xa0>
8020f110:	88800017 	ldw	r2,0(r17)
8020f114:	10001c26 	beq	r2,zero,8020f188 <__pow5mult+0xc4>
8020f118:	1023883a 	mov	r17,r2
8020f11c:	8080004c 	andi	r2,r16,1
8020f120:	103ff926 	beq	r2,zero,8020f108 <__reset+0xfa1ef108>
8020f124:	880d883a 	mov	r6,r17
8020f128:	900b883a 	mov	r5,r18
8020f12c:	9809883a 	mov	r4,r19
8020f130:	020eecc0 	call	8020eecc <__multiply>
8020f134:	90001b26 	beq	r18,zero,8020f1a4 <__pow5mult+0xe0>
8020f138:	91000117 	ldw	r4,4(r18)
8020f13c:	98c01317 	ldw	r3,76(r19)
8020f140:	8021d07a 	srai	r16,r16,1
8020f144:	2109883a 	add	r4,r4,r4
8020f148:	2109883a 	add	r4,r4,r4
8020f14c:	1907883a 	add	r3,r3,r4
8020f150:	19000017 	ldw	r4,0(r3)
8020f154:	91000015 	stw	r4,0(r18)
8020f158:	1c800015 	stw	r18,0(r3)
8020f15c:	1025883a 	mov	r18,r2
8020f160:	803feb1e 	bne	r16,zero,8020f110 <__reset+0xfa1ef110>
8020f164:	9005883a 	mov	r2,r18
8020f168:	dfc00517 	ldw	ra,20(sp)
8020f16c:	dd000417 	ldw	r20,16(sp)
8020f170:	dcc00317 	ldw	r19,12(sp)
8020f174:	dc800217 	ldw	r18,8(sp)
8020f178:	dc400117 	ldw	r17,4(sp)
8020f17c:	dc000017 	ldw	r16,0(sp)
8020f180:	dec00604 	addi	sp,sp,24
8020f184:	f800283a 	ret
8020f188:	880d883a 	mov	r6,r17
8020f18c:	880b883a 	mov	r5,r17
8020f190:	9809883a 	mov	r4,r19
8020f194:	020eecc0 	call	8020eecc <__multiply>
8020f198:	88800015 	stw	r2,0(r17)
8020f19c:	10000015 	stw	zero,0(r2)
8020f1a0:	003fdd06 	br	8020f118 <__reset+0xfa1ef118>
8020f1a4:	1025883a 	mov	r18,r2
8020f1a8:	003fd706 	br	8020f108 <__reset+0xfa1ef108>
8020f1ac:	10bfffc4 	addi	r2,r2,-1
8020f1b0:	1085883a 	add	r2,r2,r2
8020f1b4:	00e008b4 	movhi	r3,32802
8020f1b8:	18f60a04 	addi	r3,r3,-10200
8020f1bc:	1085883a 	add	r2,r2,r2
8020f1c0:	1885883a 	add	r2,r3,r2
8020f1c4:	11800017 	ldw	r6,0(r2)
8020f1c8:	000f883a 	mov	r7,zero
8020f1cc:	020eb540 	call	8020eb54 <__multadd>
8020f1d0:	1025883a 	mov	r18,r2
8020f1d4:	003fc706 	br	8020f0f4 <__reset+0xfa1ef0f4>
8020f1d8:	05000044 	movi	r20,1
8020f1dc:	a00b883a 	mov	r5,r20
8020f1e0:	9809883a 	mov	r4,r19
8020f1e4:	020ea840 	call	8020ea84 <_Balloc>
8020f1e8:	1023883a 	mov	r17,r2
8020f1ec:	00809c44 	movi	r2,625
8020f1f0:	88800515 	stw	r2,20(r17)
8020f1f4:	8d000415 	stw	r20,16(r17)
8020f1f8:	9c401215 	stw	r17,72(r19)
8020f1fc:	88000015 	stw	zero,0(r17)
8020f200:	003fc606 	br	8020f11c <__reset+0xfa1ef11c>

8020f204 <__lshift>:
8020f204:	defff904 	addi	sp,sp,-28
8020f208:	dd400515 	stw	r21,20(sp)
8020f20c:	dcc00315 	stw	r19,12(sp)
8020f210:	302bd17a 	srai	r21,r6,5
8020f214:	2cc00417 	ldw	r19,16(r5)
8020f218:	28800217 	ldw	r2,8(r5)
8020f21c:	dd000415 	stw	r20,16(sp)
8020f220:	ace7883a 	add	r19,r21,r19
8020f224:	dc800215 	stw	r18,8(sp)
8020f228:	dc400115 	stw	r17,4(sp)
8020f22c:	dc000015 	stw	r16,0(sp)
8020f230:	dfc00615 	stw	ra,24(sp)
8020f234:	9c000044 	addi	r16,r19,1
8020f238:	2823883a 	mov	r17,r5
8020f23c:	3029883a 	mov	r20,r6
8020f240:	2025883a 	mov	r18,r4
8020f244:	29400117 	ldw	r5,4(r5)
8020f248:	1400030e 	bge	r2,r16,8020f258 <__lshift+0x54>
8020f24c:	1085883a 	add	r2,r2,r2
8020f250:	29400044 	addi	r5,r5,1
8020f254:	143ffd16 	blt	r2,r16,8020f24c <__reset+0xfa1ef24c>
8020f258:	9009883a 	mov	r4,r18
8020f25c:	020ea840 	call	8020ea84 <_Balloc>
8020f260:	10c00504 	addi	r3,r2,20
8020f264:	0540070e 	bge	zero,r21,8020f284 <__lshift+0x80>
8020f268:	ad6b883a 	add	r21,r21,r21
8020f26c:	ad6b883a 	add	r21,r21,r21
8020f270:	1809883a 	mov	r4,r3
8020f274:	1d47883a 	add	r3,r3,r21
8020f278:	20000015 	stw	zero,0(r4)
8020f27c:	21000104 	addi	r4,r4,4
8020f280:	193ffd1e 	bne	r3,r4,8020f278 <__reset+0xfa1ef278>
8020f284:	8a000417 	ldw	r8,16(r17)
8020f288:	89000504 	addi	r4,r17,20
8020f28c:	a18007cc 	andi	r6,r20,31
8020f290:	4211883a 	add	r8,r8,r8
8020f294:	4211883a 	add	r8,r8,r8
8020f298:	2211883a 	add	r8,r4,r8
8020f29c:	30002326 	beq	r6,zero,8020f32c <__lshift+0x128>
8020f2a0:	02400804 	movi	r9,32
8020f2a4:	4993c83a 	sub	r9,r9,r6
8020f2a8:	000b883a 	mov	r5,zero
8020f2ac:	21c00017 	ldw	r7,0(r4)
8020f2b0:	1815883a 	mov	r10,r3
8020f2b4:	18c00104 	addi	r3,r3,4
8020f2b8:	398e983a 	sll	r7,r7,r6
8020f2bc:	21000104 	addi	r4,r4,4
8020f2c0:	394ab03a 	or	r5,r7,r5
8020f2c4:	197fff15 	stw	r5,-4(r3)
8020f2c8:	217fff17 	ldw	r5,-4(r4)
8020f2cc:	2a4ad83a 	srl	r5,r5,r9
8020f2d0:	223ff636 	bltu	r4,r8,8020f2ac <__reset+0xfa1ef2ac>
8020f2d4:	51400115 	stw	r5,4(r10)
8020f2d8:	28001a1e 	bne	r5,zero,8020f344 <__lshift+0x140>
8020f2dc:	843fffc4 	addi	r16,r16,-1
8020f2e0:	14000415 	stw	r16,16(r2)
8020f2e4:	88000826 	beq	r17,zero,8020f308 <__lshift+0x104>
8020f2e8:	89000117 	ldw	r4,4(r17)
8020f2ec:	90c01317 	ldw	r3,76(r18)
8020f2f0:	2109883a 	add	r4,r4,r4
8020f2f4:	2109883a 	add	r4,r4,r4
8020f2f8:	1907883a 	add	r3,r3,r4
8020f2fc:	19000017 	ldw	r4,0(r3)
8020f300:	89000015 	stw	r4,0(r17)
8020f304:	1c400015 	stw	r17,0(r3)
8020f308:	dfc00617 	ldw	ra,24(sp)
8020f30c:	dd400517 	ldw	r21,20(sp)
8020f310:	dd000417 	ldw	r20,16(sp)
8020f314:	dcc00317 	ldw	r19,12(sp)
8020f318:	dc800217 	ldw	r18,8(sp)
8020f31c:	dc400117 	ldw	r17,4(sp)
8020f320:	dc000017 	ldw	r16,0(sp)
8020f324:	dec00704 	addi	sp,sp,28
8020f328:	f800283a 	ret
8020f32c:	21400017 	ldw	r5,0(r4)
8020f330:	18c00104 	addi	r3,r3,4
8020f334:	21000104 	addi	r4,r4,4
8020f338:	197fff15 	stw	r5,-4(r3)
8020f33c:	223ffb36 	bltu	r4,r8,8020f32c <__reset+0xfa1ef32c>
8020f340:	003fe606 	br	8020f2dc <__reset+0xfa1ef2dc>
8020f344:	9c000084 	addi	r16,r19,2
8020f348:	003fe406 	br	8020f2dc <__reset+0xfa1ef2dc>

8020f34c <__mcmp>:
8020f34c:	20800417 	ldw	r2,16(r4)
8020f350:	28c00417 	ldw	r3,16(r5)
8020f354:	10c5c83a 	sub	r2,r2,r3
8020f358:	1000111e 	bne	r2,zero,8020f3a0 <__mcmp+0x54>
8020f35c:	18c7883a 	add	r3,r3,r3
8020f360:	18c7883a 	add	r3,r3,r3
8020f364:	21000504 	addi	r4,r4,20
8020f368:	29400504 	addi	r5,r5,20
8020f36c:	20c5883a 	add	r2,r4,r3
8020f370:	28cb883a 	add	r5,r5,r3
8020f374:	00000106 	br	8020f37c <__mcmp+0x30>
8020f378:	20800a2e 	bgeu	r4,r2,8020f3a4 <__mcmp+0x58>
8020f37c:	10bfff04 	addi	r2,r2,-4
8020f380:	297fff04 	addi	r5,r5,-4
8020f384:	11800017 	ldw	r6,0(r2)
8020f388:	28c00017 	ldw	r3,0(r5)
8020f38c:	30fffa26 	beq	r6,r3,8020f378 <__reset+0xfa1ef378>
8020f390:	30c00236 	bltu	r6,r3,8020f39c <__mcmp+0x50>
8020f394:	00800044 	movi	r2,1
8020f398:	f800283a 	ret
8020f39c:	00bfffc4 	movi	r2,-1
8020f3a0:	f800283a 	ret
8020f3a4:	0005883a 	mov	r2,zero
8020f3a8:	f800283a 	ret

8020f3ac <__mdiff>:
8020f3ac:	28c00417 	ldw	r3,16(r5)
8020f3b0:	30800417 	ldw	r2,16(r6)
8020f3b4:	defffa04 	addi	sp,sp,-24
8020f3b8:	dcc00315 	stw	r19,12(sp)
8020f3bc:	dc800215 	stw	r18,8(sp)
8020f3c0:	dfc00515 	stw	ra,20(sp)
8020f3c4:	dd000415 	stw	r20,16(sp)
8020f3c8:	dc400115 	stw	r17,4(sp)
8020f3cc:	dc000015 	stw	r16,0(sp)
8020f3d0:	1887c83a 	sub	r3,r3,r2
8020f3d4:	2825883a 	mov	r18,r5
8020f3d8:	3027883a 	mov	r19,r6
8020f3dc:	1800141e 	bne	r3,zero,8020f430 <__mdiff+0x84>
8020f3e0:	1085883a 	add	r2,r2,r2
8020f3e4:	1085883a 	add	r2,r2,r2
8020f3e8:	2a000504 	addi	r8,r5,20
8020f3ec:	34000504 	addi	r16,r6,20
8020f3f0:	4087883a 	add	r3,r8,r2
8020f3f4:	8085883a 	add	r2,r16,r2
8020f3f8:	00000106 	br	8020f400 <__mdiff+0x54>
8020f3fc:	40c0592e 	bgeu	r8,r3,8020f564 <__mdiff+0x1b8>
8020f400:	18ffff04 	addi	r3,r3,-4
8020f404:	10bfff04 	addi	r2,r2,-4
8020f408:	19c00017 	ldw	r7,0(r3)
8020f40c:	11400017 	ldw	r5,0(r2)
8020f410:	397ffa26 	beq	r7,r5,8020f3fc <__reset+0xfa1ef3fc>
8020f414:	3940592e 	bgeu	r7,r5,8020f57c <__mdiff+0x1d0>
8020f418:	9005883a 	mov	r2,r18
8020f41c:	4023883a 	mov	r17,r8
8020f420:	9825883a 	mov	r18,r19
8020f424:	05000044 	movi	r20,1
8020f428:	1027883a 	mov	r19,r2
8020f42c:	00000406 	br	8020f440 <__mdiff+0x94>
8020f430:	18005616 	blt	r3,zero,8020f58c <__mdiff+0x1e0>
8020f434:	34400504 	addi	r17,r6,20
8020f438:	2c000504 	addi	r16,r5,20
8020f43c:	0029883a 	mov	r20,zero
8020f440:	91400117 	ldw	r5,4(r18)
8020f444:	020ea840 	call	8020ea84 <_Balloc>
8020f448:	92400417 	ldw	r9,16(r18)
8020f44c:	9b000417 	ldw	r12,16(r19)
8020f450:	12c00504 	addi	r11,r2,20
8020f454:	4a51883a 	add	r8,r9,r9
8020f458:	6319883a 	add	r12,r12,r12
8020f45c:	4211883a 	add	r8,r8,r8
8020f460:	6319883a 	add	r12,r12,r12
8020f464:	15000315 	stw	r20,12(r2)
8020f468:	8211883a 	add	r8,r16,r8
8020f46c:	8b19883a 	add	r12,r17,r12
8020f470:	0007883a 	mov	r3,zero
8020f474:	81400017 	ldw	r5,0(r16)
8020f478:	89c00017 	ldw	r7,0(r17)
8020f47c:	59800104 	addi	r6,r11,4
8020f480:	293fffcc 	andi	r4,r5,65535
8020f484:	20c7883a 	add	r3,r4,r3
8020f488:	393fffcc 	andi	r4,r7,65535
8020f48c:	1909c83a 	sub	r4,r3,r4
8020f490:	280ad43a 	srli	r5,r5,16
8020f494:	380ed43a 	srli	r7,r7,16
8020f498:	2007d43a 	srai	r3,r4,16
8020f49c:	213fffcc 	andi	r4,r4,65535
8020f4a0:	29cbc83a 	sub	r5,r5,r7
8020f4a4:	28c7883a 	add	r3,r5,r3
8020f4a8:	180a943a 	slli	r5,r3,16
8020f4ac:	8c400104 	addi	r17,r17,4
8020f4b0:	84000104 	addi	r16,r16,4
8020f4b4:	2908b03a 	or	r4,r5,r4
8020f4b8:	59000015 	stw	r4,0(r11)
8020f4bc:	1807d43a 	srai	r3,r3,16
8020f4c0:	3015883a 	mov	r10,r6
8020f4c4:	3017883a 	mov	r11,r6
8020f4c8:	8b3fea36 	bltu	r17,r12,8020f474 <__reset+0xfa1ef474>
8020f4cc:	8200162e 	bgeu	r16,r8,8020f528 <__mdiff+0x17c>
8020f4d0:	8017883a 	mov	r11,r16
8020f4d4:	59400017 	ldw	r5,0(r11)
8020f4d8:	31800104 	addi	r6,r6,4
8020f4dc:	5ac00104 	addi	r11,r11,4
8020f4e0:	293fffcc 	andi	r4,r5,65535
8020f4e4:	20c7883a 	add	r3,r4,r3
8020f4e8:	280ed43a 	srli	r7,r5,16
8020f4ec:	180bd43a 	srai	r5,r3,16
8020f4f0:	193fffcc 	andi	r4,r3,65535
8020f4f4:	3947883a 	add	r3,r7,r5
8020f4f8:	180a943a 	slli	r5,r3,16
8020f4fc:	1807d43a 	srai	r3,r3,16
8020f500:	2908b03a 	or	r4,r5,r4
8020f504:	313fff15 	stw	r4,-4(r6)
8020f508:	5a3ff236 	bltu	r11,r8,8020f4d4 <__reset+0xfa1ef4d4>
8020f50c:	0406303a 	nor	r3,zero,r16
8020f510:	1a07883a 	add	r3,r3,r8
8020f514:	1806d0ba 	srli	r3,r3,2
8020f518:	18c00044 	addi	r3,r3,1
8020f51c:	18c7883a 	add	r3,r3,r3
8020f520:	18c7883a 	add	r3,r3,r3
8020f524:	50d5883a 	add	r10,r10,r3
8020f528:	50ffff04 	addi	r3,r10,-4
8020f52c:	2000041e 	bne	r4,zero,8020f540 <__mdiff+0x194>
8020f530:	18ffff04 	addi	r3,r3,-4
8020f534:	19000017 	ldw	r4,0(r3)
8020f538:	4a7fffc4 	addi	r9,r9,-1
8020f53c:	203ffc26 	beq	r4,zero,8020f530 <__reset+0xfa1ef530>
8020f540:	12400415 	stw	r9,16(r2)
8020f544:	dfc00517 	ldw	ra,20(sp)
8020f548:	dd000417 	ldw	r20,16(sp)
8020f54c:	dcc00317 	ldw	r19,12(sp)
8020f550:	dc800217 	ldw	r18,8(sp)
8020f554:	dc400117 	ldw	r17,4(sp)
8020f558:	dc000017 	ldw	r16,0(sp)
8020f55c:	dec00604 	addi	sp,sp,24
8020f560:	f800283a 	ret
8020f564:	000b883a 	mov	r5,zero
8020f568:	020ea840 	call	8020ea84 <_Balloc>
8020f56c:	00c00044 	movi	r3,1
8020f570:	10c00415 	stw	r3,16(r2)
8020f574:	10000515 	stw	zero,20(r2)
8020f578:	003ff206 	br	8020f544 <__reset+0xfa1ef544>
8020f57c:	8023883a 	mov	r17,r16
8020f580:	0029883a 	mov	r20,zero
8020f584:	4021883a 	mov	r16,r8
8020f588:	003fad06 	br	8020f440 <__reset+0xfa1ef440>
8020f58c:	9005883a 	mov	r2,r18
8020f590:	94400504 	addi	r17,r18,20
8020f594:	9c000504 	addi	r16,r19,20
8020f598:	9825883a 	mov	r18,r19
8020f59c:	05000044 	movi	r20,1
8020f5a0:	1027883a 	mov	r19,r2
8020f5a4:	003fa606 	br	8020f440 <__reset+0xfa1ef440>

8020f5a8 <__ulp>:
8020f5a8:	295ffc2c 	andhi	r5,r5,32752
8020f5ac:	00bf3034 	movhi	r2,64704
8020f5b0:	2887883a 	add	r3,r5,r2
8020f5b4:	00c0020e 	bge	zero,r3,8020f5c0 <__ulp+0x18>
8020f5b8:	0005883a 	mov	r2,zero
8020f5bc:	f800283a 	ret
8020f5c0:	00c7c83a 	sub	r3,zero,r3
8020f5c4:	1807d53a 	srai	r3,r3,20
8020f5c8:	008004c4 	movi	r2,19
8020f5cc:	10c00b0e 	bge	r2,r3,8020f5fc <__ulp+0x54>
8020f5d0:	18bffb04 	addi	r2,r3,-20
8020f5d4:	01000784 	movi	r4,30
8020f5d8:	0007883a 	mov	r3,zero
8020f5dc:	20800516 	blt	r4,r2,8020f5f4 <__ulp+0x4c>
8020f5e0:	010007c4 	movi	r4,31
8020f5e4:	2089c83a 	sub	r4,r4,r2
8020f5e8:	00800044 	movi	r2,1
8020f5ec:	1104983a 	sll	r2,r2,r4
8020f5f0:	f800283a 	ret
8020f5f4:	00800044 	movi	r2,1
8020f5f8:	f800283a 	ret
8020f5fc:	01400234 	movhi	r5,8
8020f600:	28c7d83a 	sra	r3,r5,r3
8020f604:	0005883a 	mov	r2,zero
8020f608:	f800283a 	ret

8020f60c <__b2d>:
8020f60c:	defffa04 	addi	sp,sp,-24
8020f610:	dc000015 	stw	r16,0(sp)
8020f614:	24000417 	ldw	r16,16(r4)
8020f618:	dc400115 	stw	r17,4(sp)
8020f61c:	24400504 	addi	r17,r4,20
8020f620:	8421883a 	add	r16,r16,r16
8020f624:	8421883a 	add	r16,r16,r16
8020f628:	8c21883a 	add	r16,r17,r16
8020f62c:	dc800215 	stw	r18,8(sp)
8020f630:	84bfff17 	ldw	r18,-4(r16)
8020f634:	dd000415 	stw	r20,16(sp)
8020f638:	dcc00315 	stw	r19,12(sp)
8020f63c:	9009883a 	mov	r4,r18
8020f640:	2829883a 	mov	r20,r5
8020f644:	dfc00515 	stw	ra,20(sp)
8020f648:	020ed780 	call	8020ed78 <__hi0bits>
8020f64c:	00c00804 	movi	r3,32
8020f650:	1889c83a 	sub	r4,r3,r2
8020f654:	a1000015 	stw	r4,0(r20)
8020f658:	01000284 	movi	r4,10
8020f65c:	84ffff04 	addi	r19,r16,-4
8020f660:	20801216 	blt	r4,r2,8020f6ac <__b2d+0xa0>
8020f664:	018002c4 	movi	r6,11
8020f668:	308dc83a 	sub	r6,r6,r2
8020f66c:	9186d83a 	srl	r3,r18,r6
8020f670:	18cffc34 	orhi	r3,r3,16368
8020f674:	8cc0212e 	bgeu	r17,r19,8020f6fc <__b2d+0xf0>
8020f678:	813ffe17 	ldw	r4,-8(r16)
8020f67c:	218cd83a 	srl	r6,r4,r6
8020f680:	10800544 	addi	r2,r2,21
8020f684:	9084983a 	sll	r2,r18,r2
8020f688:	1184b03a 	or	r2,r2,r6
8020f68c:	dfc00517 	ldw	ra,20(sp)
8020f690:	dd000417 	ldw	r20,16(sp)
8020f694:	dcc00317 	ldw	r19,12(sp)
8020f698:	dc800217 	ldw	r18,8(sp)
8020f69c:	dc400117 	ldw	r17,4(sp)
8020f6a0:	dc000017 	ldw	r16,0(sp)
8020f6a4:	dec00604 	addi	sp,sp,24
8020f6a8:	f800283a 	ret
8020f6ac:	8cc00f2e 	bgeu	r17,r19,8020f6ec <__b2d+0xe0>
8020f6b0:	117ffd44 	addi	r5,r2,-11
8020f6b4:	80bffe17 	ldw	r2,-8(r16)
8020f6b8:	28000e26 	beq	r5,zero,8020f6f4 <__b2d+0xe8>
8020f6bc:	1949c83a 	sub	r4,r3,r5
8020f6c0:	9164983a 	sll	r18,r18,r5
8020f6c4:	1106d83a 	srl	r3,r2,r4
8020f6c8:	81bffe04 	addi	r6,r16,-8
8020f6cc:	948ffc34 	orhi	r18,r18,16368
8020f6d0:	90c6b03a 	or	r3,r18,r3
8020f6d4:	89800e2e 	bgeu	r17,r6,8020f710 <__b2d+0x104>
8020f6d8:	81bffd17 	ldw	r6,-12(r16)
8020f6dc:	1144983a 	sll	r2,r2,r5
8020f6e0:	310ad83a 	srl	r5,r6,r4
8020f6e4:	2884b03a 	or	r2,r5,r2
8020f6e8:	003fe806 	br	8020f68c <__reset+0xfa1ef68c>
8020f6ec:	10bffd44 	addi	r2,r2,-11
8020f6f0:	1000041e 	bne	r2,zero,8020f704 <__b2d+0xf8>
8020f6f4:	90cffc34 	orhi	r3,r18,16368
8020f6f8:	003fe406 	br	8020f68c <__reset+0xfa1ef68c>
8020f6fc:	000d883a 	mov	r6,zero
8020f700:	003fdf06 	br	8020f680 <__reset+0xfa1ef680>
8020f704:	90a4983a 	sll	r18,r18,r2
8020f708:	0005883a 	mov	r2,zero
8020f70c:	003ff906 	br	8020f6f4 <__reset+0xfa1ef6f4>
8020f710:	1144983a 	sll	r2,r2,r5
8020f714:	003fdd06 	br	8020f68c <__reset+0xfa1ef68c>

8020f718 <__d2b>:
8020f718:	defff804 	addi	sp,sp,-32
8020f71c:	dc000215 	stw	r16,8(sp)
8020f720:	3021883a 	mov	r16,r6
8020f724:	dc400315 	stw	r17,12(sp)
8020f728:	8022907a 	slli	r17,r16,1
8020f72c:	dd000615 	stw	r20,24(sp)
8020f730:	2829883a 	mov	r20,r5
8020f734:	01400044 	movi	r5,1
8020f738:	dcc00515 	stw	r19,20(sp)
8020f73c:	dc800415 	stw	r18,16(sp)
8020f740:	dfc00715 	stw	ra,28(sp)
8020f744:	3825883a 	mov	r18,r7
8020f748:	8822d57a 	srli	r17,r17,21
8020f74c:	020ea840 	call	8020ea84 <_Balloc>
8020f750:	1027883a 	mov	r19,r2
8020f754:	00800434 	movhi	r2,16
8020f758:	10bfffc4 	addi	r2,r2,-1
8020f75c:	808c703a 	and	r6,r16,r2
8020f760:	88000126 	beq	r17,zero,8020f768 <__d2b+0x50>
8020f764:	31800434 	orhi	r6,r6,16
8020f768:	d9800015 	stw	r6,0(sp)
8020f76c:	a0002426 	beq	r20,zero,8020f800 <__d2b+0xe8>
8020f770:	d9000104 	addi	r4,sp,4
8020f774:	dd000115 	stw	r20,4(sp)
8020f778:	020ede00 	call	8020ede0 <__lo0bits>
8020f77c:	d8c00017 	ldw	r3,0(sp)
8020f780:	10002f1e 	bne	r2,zero,8020f840 <__d2b+0x128>
8020f784:	d9000117 	ldw	r4,4(sp)
8020f788:	99000515 	stw	r4,20(r19)
8020f78c:	1821003a 	cmpeq	r16,r3,zero
8020f790:	01000084 	movi	r4,2
8020f794:	2421c83a 	sub	r16,r4,r16
8020f798:	98c00615 	stw	r3,24(r19)
8020f79c:	9c000415 	stw	r16,16(r19)
8020f7a0:	88001f1e 	bne	r17,zero,8020f820 <__d2b+0x108>
8020f7a4:	10bef384 	addi	r2,r2,-1074
8020f7a8:	90800015 	stw	r2,0(r18)
8020f7ac:	00900034 	movhi	r2,16384
8020f7b0:	10bfffc4 	addi	r2,r2,-1
8020f7b4:	8085883a 	add	r2,r16,r2
8020f7b8:	1085883a 	add	r2,r2,r2
8020f7bc:	1085883a 	add	r2,r2,r2
8020f7c0:	9885883a 	add	r2,r19,r2
8020f7c4:	11000517 	ldw	r4,20(r2)
8020f7c8:	8020917a 	slli	r16,r16,5
8020f7cc:	020ed780 	call	8020ed78 <__hi0bits>
8020f7d0:	d8c00817 	ldw	r3,32(sp)
8020f7d4:	8085c83a 	sub	r2,r16,r2
8020f7d8:	18800015 	stw	r2,0(r3)
8020f7dc:	9805883a 	mov	r2,r19
8020f7e0:	dfc00717 	ldw	ra,28(sp)
8020f7e4:	dd000617 	ldw	r20,24(sp)
8020f7e8:	dcc00517 	ldw	r19,20(sp)
8020f7ec:	dc800417 	ldw	r18,16(sp)
8020f7f0:	dc400317 	ldw	r17,12(sp)
8020f7f4:	dc000217 	ldw	r16,8(sp)
8020f7f8:	dec00804 	addi	sp,sp,32
8020f7fc:	f800283a 	ret
8020f800:	d809883a 	mov	r4,sp
8020f804:	020ede00 	call	8020ede0 <__lo0bits>
8020f808:	d8c00017 	ldw	r3,0(sp)
8020f80c:	04000044 	movi	r16,1
8020f810:	9c000415 	stw	r16,16(r19)
8020f814:	98c00515 	stw	r3,20(r19)
8020f818:	10800804 	addi	r2,r2,32
8020f81c:	883fe126 	beq	r17,zero,8020f7a4 <__reset+0xfa1ef7a4>
8020f820:	00c00d44 	movi	r3,53
8020f824:	8c7ef344 	addi	r17,r17,-1075
8020f828:	88a3883a 	add	r17,r17,r2
8020f82c:	1885c83a 	sub	r2,r3,r2
8020f830:	d8c00817 	ldw	r3,32(sp)
8020f834:	94400015 	stw	r17,0(r18)
8020f838:	18800015 	stw	r2,0(r3)
8020f83c:	003fe706 	br	8020f7dc <__reset+0xfa1ef7dc>
8020f840:	01000804 	movi	r4,32
8020f844:	2089c83a 	sub	r4,r4,r2
8020f848:	1908983a 	sll	r4,r3,r4
8020f84c:	d9400117 	ldw	r5,4(sp)
8020f850:	1886d83a 	srl	r3,r3,r2
8020f854:	2148b03a 	or	r4,r4,r5
8020f858:	99000515 	stw	r4,20(r19)
8020f85c:	d8c00015 	stw	r3,0(sp)
8020f860:	003fca06 	br	8020f78c <__reset+0xfa1ef78c>

8020f864 <__ratio>:
8020f864:	defff904 	addi	sp,sp,-28
8020f868:	dc400315 	stw	r17,12(sp)
8020f86c:	2823883a 	mov	r17,r5
8020f870:	d9400104 	addi	r5,sp,4
8020f874:	dfc00615 	stw	ra,24(sp)
8020f878:	dcc00515 	stw	r19,20(sp)
8020f87c:	dc800415 	stw	r18,16(sp)
8020f880:	2027883a 	mov	r19,r4
8020f884:	dc000215 	stw	r16,8(sp)
8020f888:	020f60c0 	call	8020f60c <__b2d>
8020f88c:	d80b883a 	mov	r5,sp
8020f890:	8809883a 	mov	r4,r17
8020f894:	1025883a 	mov	r18,r2
8020f898:	1821883a 	mov	r16,r3
8020f89c:	020f60c0 	call	8020f60c <__b2d>
8020f8a0:	8a000417 	ldw	r8,16(r17)
8020f8a4:	99000417 	ldw	r4,16(r19)
8020f8a8:	d9400117 	ldw	r5,4(sp)
8020f8ac:	2209c83a 	sub	r4,r4,r8
8020f8b0:	2010917a 	slli	r8,r4,5
8020f8b4:	d9000017 	ldw	r4,0(sp)
8020f8b8:	2909c83a 	sub	r4,r5,r4
8020f8bc:	4109883a 	add	r4,r8,r4
8020f8c0:	01000e0e 	bge	zero,r4,8020f8fc <__ratio+0x98>
8020f8c4:	2008953a 	slli	r4,r4,20
8020f8c8:	2421883a 	add	r16,r4,r16
8020f8cc:	100d883a 	mov	r6,r2
8020f8d0:	180f883a 	mov	r7,r3
8020f8d4:	9009883a 	mov	r4,r18
8020f8d8:	800b883a 	mov	r5,r16
8020f8dc:	0214b5c0 	call	80214b5c <__divdf3>
8020f8e0:	dfc00617 	ldw	ra,24(sp)
8020f8e4:	dcc00517 	ldw	r19,20(sp)
8020f8e8:	dc800417 	ldw	r18,16(sp)
8020f8ec:	dc400317 	ldw	r17,12(sp)
8020f8f0:	dc000217 	ldw	r16,8(sp)
8020f8f4:	dec00704 	addi	sp,sp,28
8020f8f8:	f800283a 	ret
8020f8fc:	2008953a 	slli	r4,r4,20
8020f900:	1907c83a 	sub	r3,r3,r4
8020f904:	003ff106 	br	8020f8cc <__reset+0xfa1ef8cc>

8020f908 <_mprec_log10>:
8020f908:	defffe04 	addi	sp,sp,-8
8020f90c:	dc000015 	stw	r16,0(sp)
8020f910:	dfc00115 	stw	ra,4(sp)
8020f914:	008005c4 	movi	r2,23
8020f918:	2021883a 	mov	r16,r4
8020f91c:	11000d0e 	bge	r2,r4,8020f954 <_mprec_log10+0x4c>
8020f920:	0005883a 	mov	r2,zero
8020f924:	00cffc34 	movhi	r3,16368
8020f928:	843fffc4 	addi	r16,r16,-1
8020f92c:	000d883a 	mov	r6,zero
8020f930:	01d00934 	movhi	r7,16420
8020f934:	1009883a 	mov	r4,r2
8020f938:	180b883a 	mov	r5,r3
8020f93c:	021569c0 	call	8021569c <__muldf3>
8020f940:	803ff91e 	bne	r16,zero,8020f928 <__reset+0xfa1ef928>
8020f944:	dfc00117 	ldw	ra,4(sp)
8020f948:	dc000017 	ldw	r16,0(sp)
8020f94c:	dec00204 	addi	sp,sp,8
8020f950:	f800283a 	ret
8020f954:	202090fa 	slli	r16,r4,3
8020f958:	00a008b4 	movhi	r2,32802
8020f95c:	10b62104 	addi	r2,r2,-10108
8020f960:	1421883a 	add	r16,r2,r16
8020f964:	80800017 	ldw	r2,0(r16)
8020f968:	80c00117 	ldw	r3,4(r16)
8020f96c:	dfc00117 	ldw	ra,4(sp)
8020f970:	dc000017 	ldw	r16,0(sp)
8020f974:	dec00204 	addi	sp,sp,8
8020f978:	f800283a 	ret

8020f97c <__copybits>:
8020f97c:	297fffc4 	addi	r5,r5,-1
8020f980:	280fd17a 	srai	r7,r5,5
8020f984:	30c00417 	ldw	r3,16(r6)
8020f988:	30800504 	addi	r2,r6,20
8020f98c:	39c00044 	addi	r7,r7,1
8020f990:	18c7883a 	add	r3,r3,r3
8020f994:	39cf883a 	add	r7,r7,r7
8020f998:	18c7883a 	add	r3,r3,r3
8020f99c:	39cf883a 	add	r7,r7,r7
8020f9a0:	10c7883a 	add	r3,r2,r3
8020f9a4:	21cf883a 	add	r7,r4,r7
8020f9a8:	10c00d2e 	bgeu	r2,r3,8020f9e0 <__copybits+0x64>
8020f9ac:	200b883a 	mov	r5,r4
8020f9b0:	12000017 	ldw	r8,0(r2)
8020f9b4:	29400104 	addi	r5,r5,4
8020f9b8:	10800104 	addi	r2,r2,4
8020f9bc:	2a3fff15 	stw	r8,-4(r5)
8020f9c0:	10fffb36 	bltu	r2,r3,8020f9b0 <__reset+0xfa1ef9b0>
8020f9c4:	1985c83a 	sub	r2,r3,r6
8020f9c8:	10bffac4 	addi	r2,r2,-21
8020f9cc:	1004d0ba 	srli	r2,r2,2
8020f9d0:	10800044 	addi	r2,r2,1
8020f9d4:	1085883a 	add	r2,r2,r2
8020f9d8:	1085883a 	add	r2,r2,r2
8020f9dc:	2089883a 	add	r4,r4,r2
8020f9e0:	21c0032e 	bgeu	r4,r7,8020f9f0 <__copybits+0x74>
8020f9e4:	20000015 	stw	zero,0(r4)
8020f9e8:	21000104 	addi	r4,r4,4
8020f9ec:	21fffd36 	bltu	r4,r7,8020f9e4 <__reset+0xfa1ef9e4>
8020f9f0:	f800283a 	ret

8020f9f4 <__any_on>:
8020f9f4:	20c00417 	ldw	r3,16(r4)
8020f9f8:	2805d17a 	srai	r2,r5,5
8020f9fc:	21000504 	addi	r4,r4,20
8020fa00:	18800d0e 	bge	r3,r2,8020fa38 <__any_on+0x44>
8020fa04:	18c7883a 	add	r3,r3,r3
8020fa08:	18c7883a 	add	r3,r3,r3
8020fa0c:	20c7883a 	add	r3,r4,r3
8020fa10:	20c0192e 	bgeu	r4,r3,8020fa78 <__any_on+0x84>
8020fa14:	18bfff17 	ldw	r2,-4(r3)
8020fa18:	18ffff04 	addi	r3,r3,-4
8020fa1c:	1000041e 	bne	r2,zero,8020fa30 <__any_on+0x3c>
8020fa20:	20c0142e 	bgeu	r4,r3,8020fa74 <__any_on+0x80>
8020fa24:	18ffff04 	addi	r3,r3,-4
8020fa28:	19400017 	ldw	r5,0(r3)
8020fa2c:	283ffc26 	beq	r5,zero,8020fa20 <__reset+0xfa1efa20>
8020fa30:	00800044 	movi	r2,1
8020fa34:	f800283a 	ret
8020fa38:	10c00a0e 	bge	r2,r3,8020fa64 <__any_on+0x70>
8020fa3c:	1085883a 	add	r2,r2,r2
8020fa40:	1085883a 	add	r2,r2,r2
8020fa44:	294007cc 	andi	r5,r5,31
8020fa48:	2087883a 	add	r3,r4,r2
8020fa4c:	283ff026 	beq	r5,zero,8020fa10 <__reset+0xfa1efa10>
8020fa50:	19800017 	ldw	r6,0(r3)
8020fa54:	3144d83a 	srl	r2,r6,r5
8020fa58:	114a983a 	sll	r5,r2,r5
8020fa5c:	317ff41e 	bne	r6,r5,8020fa30 <__reset+0xfa1efa30>
8020fa60:	003feb06 	br	8020fa10 <__reset+0xfa1efa10>
8020fa64:	1085883a 	add	r2,r2,r2
8020fa68:	1085883a 	add	r2,r2,r2
8020fa6c:	2087883a 	add	r3,r4,r2
8020fa70:	003fe706 	br	8020fa10 <__reset+0xfa1efa10>
8020fa74:	f800283a 	ret
8020fa78:	0005883a 	mov	r2,zero
8020fa7c:	f800283a 	ret

8020fa80 <_realloc_r>:
8020fa80:	defff604 	addi	sp,sp,-40
8020fa84:	dc800215 	stw	r18,8(sp)
8020fa88:	dfc00915 	stw	ra,36(sp)
8020fa8c:	df000815 	stw	fp,32(sp)
8020fa90:	ddc00715 	stw	r23,28(sp)
8020fa94:	dd800615 	stw	r22,24(sp)
8020fa98:	dd400515 	stw	r21,20(sp)
8020fa9c:	dd000415 	stw	r20,16(sp)
8020faa0:	dcc00315 	stw	r19,12(sp)
8020faa4:	dc400115 	stw	r17,4(sp)
8020faa8:	dc000015 	stw	r16,0(sp)
8020faac:	3025883a 	mov	r18,r6
8020fab0:	2800b726 	beq	r5,zero,8020fd90 <_realloc_r+0x310>
8020fab4:	282b883a 	mov	r21,r5
8020fab8:	2029883a 	mov	r20,r4
8020fabc:	021700c0 	call	8021700c <__malloc_lock>
8020fac0:	a8bfff17 	ldw	r2,-4(r21)
8020fac4:	043fff04 	movi	r16,-4
8020fac8:	90c002c4 	addi	r3,r18,11
8020facc:	01000584 	movi	r4,22
8020fad0:	acfffe04 	addi	r19,r21,-8
8020fad4:	1420703a 	and	r16,r2,r16
8020fad8:	20c0332e 	bgeu	r4,r3,8020fba8 <_realloc_r+0x128>
8020fadc:	047ffe04 	movi	r17,-8
8020fae0:	1c62703a 	and	r17,r3,r17
8020fae4:	8807883a 	mov	r3,r17
8020fae8:	88005816 	blt	r17,zero,8020fc4c <_realloc_r+0x1cc>
8020faec:	8c805736 	bltu	r17,r18,8020fc4c <_realloc_r+0x1cc>
8020faf0:	80c0300e 	bge	r16,r3,8020fbb4 <_realloc_r+0x134>
8020faf4:	072008b4 	movhi	fp,32802
8020faf8:	e7383304 	addi	fp,fp,-7988
8020fafc:	e1c00217 	ldw	r7,8(fp)
8020fb00:	9c09883a 	add	r4,r19,r16
8020fb04:	22000117 	ldw	r8,4(r4)
8020fb08:	21c06326 	beq	r4,r7,8020fc98 <_realloc_r+0x218>
8020fb0c:	017fff84 	movi	r5,-2
8020fb10:	414a703a 	and	r5,r8,r5
8020fb14:	214b883a 	add	r5,r4,r5
8020fb18:	29800117 	ldw	r6,4(r5)
8020fb1c:	3180004c 	andi	r6,r6,1
8020fb20:	30003f26 	beq	r6,zero,8020fc20 <_realloc_r+0x1a0>
8020fb24:	1080004c 	andi	r2,r2,1
8020fb28:	10008326 	beq	r2,zero,8020fd38 <_realloc_r+0x2b8>
8020fb2c:	900b883a 	mov	r5,r18
8020fb30:	a009883a 	mov	r4,r20
8020fb34:	020df100 	call	8020df10 <_malloc_r>
8020fb38:	1025883a 	mov	r18,r2
8020fb3c:	10011e26 	beq	r2,zero,8020ffb8 <_realloc_r+0x538>
8020fb40:	a93fff17 	ldw	r4,-4(r21)
8020fb44:	10fffe04 	addi	r3,r2,-8
8020fb48:	00bfff84 	movi	r2,-2
8020fb4c:	2084703a 	and	r2,r4,r2
8020fb50:	9885883a 	add	r2,r19,r2
8020fb54:	1880ee26 	beq	r3,r2,8020ff10 <_realloc_r+0x490>
8020fb58:	81bfff04 	addi	r6,r16,-4
8020fb5c:	00800904 	movi	r2,36
8020fb60:	1180b836 	bltu	r2,r6,8020fe44 <_realloc_r+0x3c4>
8020fb64:	00c004c4 	movi	r3,19
8020fb68:	19809636 	bltu	r3,r6,8020fdc4 <_realloc_r+0x344>
8020fb6c:	9005883a 	mov	r2,r18
8020fb70:	a807883a 	mov	r3,r21
8020fb74:	19000017 	ldw	r4,0(r3)
8020fb78:	11000015 	stw	r4,0(r2)
8020fb7c:	19000117 	ldw	r4,4(r3)
8020fb80:	11000115 	stw	r4,4(r2)
8020fb84:	18c00217 	ldw	r3,8(r3)
8020fb88:	10c00215 	stw	r3,8(r2)
8020fb8c:	a80b883a 	mov	r5,r21
8020fb90:	a009883a 	mov	r4,r20
8020fb94:	020d3240 	call	8020d324 <_free_r>
8020fb98:	a009883a 	mov	r4,r20
8020fb9c:	02170300 	call	80217030 <__malloc_unlock>
8020fba0:	9005883a 	mov	r2,r18
8020fba4:	00001206 	br	8020fbf0 <_realloc_r+0x170>
8020fba8:	00c00404 	movi	r3,16
8020fbac:	1823883a 	mov	r17,r3
8020fbb0:	003fce06 	br	8020faec <__reset+0xfa1efaec>
8020fbb4:	a825883a 	mov	r18,r21
8020fbb8:	8445c83a 	sub	r2,r16,r17
8020fbbc:	00c003c4 	movi	r3,15
8020fbc0:	18802636 	bltu	r3,r2,8020fc5c <_realloc_r+0x1dc>
8020fbc4:	99800117 	ldw	r6,4(r19)
8020fbc8:	9c07883a 	add	r3,r19,r16
8020fbcc:	3180004c 	andi	r6,r6,1
8020fbd0:	3420b03a 	or	r16,r6,r16
8020fbd4:	9c000115 	stw	r16,4(r19)
8020fbd8:	18800117 	ldw	r2,4(r3)
8020fbdc:	10800054 	ori	r2,r2,1
8020fbe0:	18800115 	stw	r2,4(r3)
8020fbe4:	a009883a 	mov	r4,r20
8020fbe8:	02170300 	call	80217030 <__malloc_unlock>
8020fbec:	9005883a 	mov	r2,r18
8020fbf0:	dfc00917 	ldw	ra,36(sp)
8020fbf4:	df000817 	ldw	fp,32(sp)
8020fbf8:	ddc00717 	ldw	r23,28(sp)
8020fbfc:	dd800617 	ldw	r22,24(sp)
8020fc00:	dd400517 	ldw	r21,20(sp)
8020fc04:	dd000417 	ldw	r20,16(sp)
8020fc08:	dcc00317 	ldw	r19,12(sp)
8020fc0c:	dc800217 	ldw	r18,8(sp)
8020fc10:	dc400117 	ldw	r17,4(sp)
8020fc14:	dc000017 	ldw	r16,0(sp)
8020fc18:	dec00a04 	addi	sp,sp,40
8020fc1c:	f800283a 	ret
8020fc20:	017fff04 	movi	r5,-4
8020fc24:	414a703a 	and	r5,r8,r5
8020fc28:	814d883a 	add	r6,r16,r5
8020fc2c:	30c01f16 	blt	r6,r3,8020fcac <_realloc_r+0x22c>
8020fc30:	20800317 	ldw	r2,12(r4)
8020fc34:	20c00217 	ldw	r3,8(r4)
8020fc38:	a825883a 	mov	r18,r21
8020fc3c:	3021883a 	mov	r16,r6
8020fc40:	18800315 	stw	r2,12(r3)
8020fc44:	10c00215 	stw	r3,8(r2)
8020fc48:	003fdb06 	br	8020fbb8 <__reset+0xfa1efbb8>
8020fc4c:	00800304 	movi	r2,12
8020fc50:	a0800015 	stw	r2,0(r20)
8020fc54:	0005883a 	mov	r2,zero
8020fc58:	003fe506 	br	8020fbf0 <__reset+0xfa1efbf0>
8020fc5c:	98c00117 	ldw	r3,4(r19)
8020fc60:	9c4b883a 	add	r5,r19,r17
8020fc64:	11000054 	ori	r4,r2,1
8020fc68:	18c0004c 	andi	r3,r3,1
8020fc6c:	1c62b03a 	or	r17,r3,r17
8020fc70:	9c400115 	stw	r17,4(r19)
8020fc74:	29000115 	stw	r4,4(r5)
8020fc78:	2885883a 	add	r2,r5,r2
8020fc7c:	10c00117 	ldw	r3,4(r2)
8020fc80:	29400204 	addi	r5,r5,8
8020fc84:	a009883a 	mov	r4,r20
8020fc88:	18c00054 	ori	r3,r3,1
8020fc8c:	10c00115 	stw	r3,4(r2)
8020fc90:	020d3240 	call	8020d324 <_free_r>
8020fc94:	003fd306 	br	8020fbe4 <__reset+0xfa1efbe4>
8020fc98:	017fff04 	movi	r5,-4
8020fc9c:	414a703a 	and	r5,r8,r5
8020fca0:	89800404 	addi	r6,r17,16
8020fca4:	8151883a 	add	r8,r16,r5
8020fca8:	4180590e 	bge	r8,r6,8020fe10 <_realloc_r+0x390>
8020fcac:	1080004c 	andi	r2,r2,1
8020fcb0:	103f9e1e 	bne	r2,zero,8020fb2c <__reset+0xfa1efb2c>
8020fcb4:	adbffe17 	ldw	r22,-8(r21)
8020fcb8:	00bfff04 	movi	r2,-4
8020fcbc:	9dadc83a 	sub	r22,r19,r22
8020fcc0:	b1800117 	ldw	r6,4(r22)
8020fcc4:	3084703a 	and	r2,r6,r2
8020fcc8:	20002026 	beq	r4,zero,8020fd4c <_realloc_r+0x2cc>
8020fccc:	80af883a 	add	r23,r16,r2
8020fcd0:	b96f883a 	add	r23,r23,r5
8020fcd4:	21c05f26 	beq	r4,r7,8020fe54 <_realloc_r+0x3d4>
8020fcd8:	b8c01c16 	blt	r23,r3,8020fd4c <_realloc_r+0x2cc>
8020fcdc:	20800317 	ldw	r2,12(r4)
8020fce0:	20c00217 	ldw	r3,8(r4)
8020fce4:	81bfff04 	addi	r6,r16,-4
8020fce8:	01000904 	movi	r4,36
8020fcec:	18800315 	stw	r2,12(r3)
8020fcf0:	10c00215 	stw	r3,8(r2)
8020fcf4:	b0c00217 	ldw	r3,8(r22)
8020fcf8:	b0800317 	ldw	r2,12(r22)
8020fcfc:	b4800204 	addi	r18,r22,8
8020fd00:	18800315 	stw	r2,12(r3)
8020fd04:	10c00215 	stw	r3,8(r2)
8020fd08:	21801b36 	bltu	r4,r6,8020fd78 <_realloc_r+0x2f8>
8020fd0c:	008004c4 	movi	r2,19
8020fd10:	1180352e 	bgeu	r2,r6,8020fde8 <_realloc_r+0x368>
8020fd14:	a8800017 	ldw	r2,0(r21)
8020fd18:	b0800215 	stw	r2,8(r22)
8020fd1c:	a8800117 	ldw	r2,4(r21)
8020fd20:	b0800315 	stw	r2,12(r22)
8020fd24:	008006c4 	movi	r2,27
8020fd28:	11807f36 	bltu	r2,r6,8020ff28 <_realloc_r+0x4a8>
8020fd2c:	b0800404 	addi	r2,r22,16
8020fd30:	ad400204 	addi	r21,r21,8
8020fd34:	00002d06 	br	8020fdec <_realloc_r+0x36c>
8020fd38:	adbffe17 	ldw	r22,-8(r21)
8020fd3c:	00bfff04 	movi	r2,-4
8020fd40:	9dadc83a 	sub	r22,r19,r22
8020fd44:	b1000117 	ldw	r4,4(r22)
8020fd48:	2084703a 	and	r2,r4,r2
8020fd4c:	b03f7726 	beq	r22,zero,8020fb2c <__reset+0xfa1efb2c>
8020fd50:	80af883a 	add	r23,r16,r2
8020fd54:	b8ff7516 	blt	r23,r3,8020fb2c <__reset+0xfa1efb2c>
8020fd58:	b0800317 	ldw	r2,12(r22)
8020fd5c:	b0c00217 	ldw	r3,8(r22)
8020fd60:	81bfff04 	addi	r6,r16,-4
8020fd64:	01000904 	movi	r4,36
8020fd68:	18800315 	stw	r2,12(r3)
8020fd6c:	10c00215 	stw	r3,8(r2)
8020fd70:	b4800204 	addi	r18,r22,8
8020fd74:	21bfe52e 	bgeu	r4,r6,8020fd0c <__reset+0xfa1efd0c>
8020fd78:	a80b883a 	mov	r5,r21
8020fd7c:	9009883a 	mov	r4,r18
8020fd80:	020e8000 	call	8020e800 <memmove>
8020fd84:	b821883a 	mov	r16,r23
8020fd88:	b027883a 	mov	r19,r22
8020fd8c:	003f8a06 	br	8020fbb8 <__reset+0xfa1efbb8>
8020fd90:	300b883a 	mov	r5,r6
8020fd94:	dfc00917 	ldw	ra,36(sp)
8020fd98:	df000817 	ldw	fp,32(sp)
8020fd9c:	ddc00717 	ldw	r23,28(sp)
8020fda0:	dd800617 	ldw	r22,24(sp)
8020fda4:	dd400517 	ldw	r21,20(sp)
8020fda8:	dd000417 	ldw	r20,16(sp)
8020fdac:	dcc00317 	ldw	r19,12(sp)
8020fdb0:	dc800217 	ldw	r18,8(sp)
8020fdb4:	dc400117 	ldw	r17,4(sp)
8020fdb8:	dc000017 	ldw	r16,0(sp)
8020fdbc:	dec00a04 	addi	sp,sp,40
8020fdc0:	020df101 	jmpi	8020df10 <_malloc_r>
8020fdc4:	a8c00017 	ldw	r3,0(r21)
8020fdc8:	90c00015 	stw	r3,0(r18)
8020fdcc:	a8c00117 	ldw	r3,4(r21)
8020fdd0:	90c00115 	stw	r3,4(r18)
8020fdd4:	00c006c4 	movi	r3,27
8020fdd8:	19804536 	bltu	r3,r6,8020fef0 <_realloc_r+0x470>
8020fddc:	90800204 	addi	r2,r18,8
8020fde0:	a8c00204 	addi	r3,r21,8
8020fde4:	003f6306 	br	8020fb74 <__reset+0xfa1efb74>
8020fde8:	9005883a 	mov	r2,r18
8020fdec:	a8c00017 	ldw	r3,0(r21)
8020fdf0:	b821883a 	mov	r16,r23
8020fdf4:	b027883a 	mov	r19,r22
8020fdf8:	10c00015 	stw	r3,0(r2)
8020fdfc:	a8c00117 	ldw	r3,4(r21)
8020fe00:	10c00115 	stw	r3,4(r2)
8020fe04:	a8c00217 	ldw	r3,8(r21)
8020fe08:	10c00215 	stw	r3,8(r2)
8020fe0c:	003f6a06 	br	8020fbb8 <__reset+0xfa1efbb8>
8020fe10:	9c67883a 	add	r19,r19,r17
8020fe14:	4445c83a 	sub	r2,r8,r17
8020fe18:	e4c00215 	stw	r19,8(fp)
8020fe1c:	10800054 	ori	r2,r2,1
8020fe20:	98800115 	stw	r2,4(r19)
8020fe24:	a8bfff17 	ldw	r2,-4(r21)
8020fe28:	a009883a 	mov	r4,r20
8020fe2c:	1080004c 	andi	r2,r2,1
8020fe30:	1462b03a 	or	r17,r2,r17
8020fe34:	ac7fff15 	stw	r17,-4(r21)
8020fe38:	02170300 	call	80217030 <__malloc_unlock>
8020fe3c:	a805883a 	mov	r2,r21
8020fe40:	003f6b06 	br	8020fbf0 <__reset+0xfa1efbf0>
8020fe44:	a80b883a 	mov	r5,r21
8020fe48:	9009883a 	mov	r4,r18
8020fe4c:	020e8000 	call	8020e800 <memmove>
8020fe50:	003f4e06 	br	8020fb8c <__reset+0xfa1efb8c>
8020fe54:	89000404 	addi	r4,r17,16
8020fe58:	b93fbc16 	blt	r23,r4,8020fd4c <__reset+0xfa1efd4c>
8020fe5c:	b0800317 	ldw	r2,12(r22)
8020fe60:	b0c00217 	ldw	r3,8(r22)
8020fe64:	81bfff04 	addi	r6,r16,-4
8020fe68:	01000904 	movi	r4,36
8020fe6c:	18800315 	stw	r2,12(r3)
8020fe70:	10c00215 	stw	r3,8(r2)
8020fe74:	b4800204 	addi	r18,r22,8
8020fe78:	21804336 	bltu	r4,r6,8020ff88 <_realloc_r+0x508>
8020fe7c:	008004c4 	movi	r2,19
8020fe80:	11803f2e 	bgeu	r2,r6,8020ff80 <_realloc_r+0x500>
8020fe84:	a8800017 	ldw	r2,0(r21)
8020fe88:	b0800215 	stw	r2,8(r22)
8020fe8c:	a8800117 	ldw	r2,4(r21)
8020fe90:	b0800315 	stw	r2,12(r22)
8020fe94:	008006c4 	movi	r2,27
8020fe98:	11803f36 	bltu	r2,r6,8020ff98 <_realloc_r+0x518>
8020fe9c:	b0800404 	addi	r2,r22,16
8020fea0:	ad400204 	addi	r21,r21,8
8020fea4:	a8c00017 	ldw	r3,0(r21)
8020fea8:	10c00015 	stw	r3,0(r2)
8020feac:	a8c00117 	ldw	r3,4(r21)
8020feb0:	10c00115 	stw	r3,4(r2)
8020feb4:	a8c00217 	ldw	r3,8(r21)
8020feb8:	10c00215 	stw	r3,8(r2)
8020febc:	b447883a 	add	r3,r22,r17
8020fec0:	bc45c83a 	sub	r2,r23,r17
8020fec4:	e0c00215 	stw	r3,8(fp)
8020fec8:	10800054 	ori	r2,r2,1
8020fecc:	18800115 	stw	r2,4(r3)
8020fed0:	b0800117 	ldw	r2,4(r22)
8020fed4:	a009883a 	mov	r4,r20
8020fed8:	1080004c 	andi	r2,r2,1
8020fedc:	1462b03a 	or	r17,r2,r17
8020fee0:	b4400115 	stw	r17,4(r22)
8020fee4:	02170300 	call	80217030 <__malloc_unlock>
8020fee8:	9005883a 	mov	r2,r18
8020feec:	003f4006 	br	8020fbf0 <__reset+0xfa1efbf0>
8020fef0:	a8c00217 	ldw	r3,8(r21)
8020fef4:	90c00215 	stw	r3,8(r18)
8020fef8:	a8c00317 	ldw	r3,12(r21)
8020fefc:	90c00315 	stw	r3,12(r18)
8020ff00:	30801126 	beq	r6,r2,8020ff48 <_realloc_r+0x4c8>
8020ff04:	90800404 	addi	r2,r18,16
8020ff08:	a8c00404 	addi	r3,r21,16
8020ff0c:	003f1906 	br	8020fb74 <__reset+0xfa1efb74>
8020ff10:	90ffff17 	ldw	r3,-4(r18)
8020ff14:	00bfff04 	movi	r2,-4
8020ff18:	a825883a 	mov	r18,r21
8020ff1c:	1884703a 	and	r2,r3,r2
8020ff20:	80a1883a 	add	r16,r16,r2
8020ff24:	003f2406 	br	8020fbb8 <__reset+0xfa1efbb8>
8020ff28:	a8800217 	ldw	r2,8(r21)
8020ff2c:	b0800415 	stw	r2,16(r22)
8020ff30:	a8800317 	ldw	r2,12(r21)
8020ff34:	b0800515 	stw	r2,20(r22)
8020ff38:	31000a26 	beq	r6,r4,8020ff64 <_realloc_r+0x4e4>
8020ff3c:	b0800604 	addi	r2,r22,24
8020ff40:	ad400404 	addi	r21,r21,16
8020ff44:	003fa906 	br	8020fdec <__reset+0xfa1efdec>
8020ff48:	a9000417 	ldw	r4,16(r21)
8020ff4c:	90800604 	addi	r2,r18,24
8020ff50:	a8c00604 	addi	r3,r21,24
8020ff54:	91000415 	stw	r4,16(r18)
8020ff58:	a9000517 	ldw	r4,20(r21)
8020ff5c:	91000515 	stw	r4,20(r18)
8020ff60:	003f0406 	br	8020fb74 <__reset+0xfa1efb74>
8020ff64:	a8c00417 	ldw	r3,16(r21)
8020ff68:	ad400604 	addi	r21,r21,24
8020ff6c:	b0800804 	addi	r2,r22,32
8020ff70:	b0c00615 	stw	r3,24(r22)
8020ff74:	a8ffff17 	ldw	r3,-4(r21)
8020ff78:	b0c00715 	stw	r3,28(r22)
8020ff7c:	003f9b06 	br	8020fdec <__reset+0xfa1efdec>
8020ff80:	9005883a 	mov	r2,r18
8020ff84:	003fc706 	br	8020fea4 <__reset+0xfa1efea4>
8020ff88:	a80b883a 	mov	r5,r21
8020ff8c:	9009883a 	mov	r4,r18
8020ff90:	020e8000 	call	8020e800 <memmove>
8020ff94:	003fc906 	br	8020febc <__reset+0xfa1efebc>
8020ff98:	a8800217 	ldw	r2,8(r21)
8020ff9c:	b0800415 	stw	r2,16(r22)
8020ffa0:	a8800317 	ldw	r2,12(r21)
8020ffa4:	b0800515 	stw	r2,20(r22)
8020ffa8:	31000726 	beq	r6,r4,8020ffc8 <_realloc_r+0x548>
8020ffac:	b0800604 	addi	r2,r22,24
8020ffb0:	ad400404 	addi	r21,r21,16
8020ffb4:	003fbb06 	br	8020fea4 <__reset+0xfa1efea4>
8020ffb8:	a009883a 	mov	r4,r20
8020ffbc:	02170300 	call	80217030 <__malloc_unlock>
8020ffc0:	0005883a 	mov	r2,zero
8020ffc4:	003f0a06 	br	8020fbf0 <__reset+0xfa1efbf0>
8020ffc8:	a8c00417 	ldw	r3,16(r21)
8020ffcc:	ad400604 	addi	r21,r21,24
8020ffd0:	b0800804 	addi	r2,r22,32
8020ffd4:	b0c00615 	stw	r3,24(r22)
8020ffd8:	a8ffff17 	ldw	r3,-4(r21)
8020ffdc:	b0c00715 	stw	r3,28(r22)
8020ffe0:	003fb006 	br	8020fea4 <__reset+0xfa1efea4>

8020ffe4 <__fpclassifyd>:
8020ffe4:	00a00034 	movhi	r2,32768
8020ffe8:	10bfffc4 	addi	r2,r2,-1
8020ffec:	2884703a 	and	r2,r5,r2
8020fff0:	10000726 	beq	r2,zero,80210010 <__fpclassifyd+0x2c>
8020fff4:	00fffc34 	movhi	r3,65520
8020fff8:	019ff834 	movhi	r6,32736
8020fffc:	28c7883a 	add	r3,r5,r3
80210000:	31bfffc4 	addi	r6,r6,-1
80210004:	30c00536 	bltu	r6,r3,8021001c <__fpclassifyd+0x38>
80210008:	00800104 	movi	r2,4
8021000c:	f800283a 	ret
80210010:	2000021e 	bne	r4,zero,8021001c <__fpclassifyd+0x38>
80210014:	00800084 	movi	r2,2
80210018:	f800283a 	ret
8021001c:	00dffc34 	movhi	r3,32752
80210020:	019ff834 	movhi	r6,32736
80210024:	28cb883a 	add	r5,r5,r3
80210028:	31bfffc4 	addi	r6,r6,-1
8021002c:	317ff62e 	bgeu	r6,r5,80210008 <__reset+0xfa1f0008>
80210030:	01400434 	movhi	r5,16
80210034:	297fffc4 	addi	r5,r5,-1
80210038:	28800236 	bltu	r5,r2,80210044 <__fpclassifyd+0x60>
8021003c:	008000c4 	movi	r2,3
80210040:	f800283a 	ret
80210044:	10c00226 	beq	r2,r3,80210050 <__fpclassifyd+0x6c>
80210048:	0005883a 	mov	r2,zero
8021004c:	f800283a 	ret
80210050:	2005003a 	cmpeq	r2,r4,zero
80210054:	f800283a 	ret

80210058 <_sbrk_r>:
80210058:	defffd04 	addi	sp,sp,-12
8021005c:	dc000015 	stw	r16,0(sp)
80210060:	042008b4 	movhi	r16,32802
80210064:	dc400115 	stw	r17,4(sp)
80210068:	843e4c04 	addi	r16,r16,-1744
8021006c:	2023883a 	mov	r17,r4
80210070:	2809883a 	mov	r4,r5
80210074:	dfc00215 	stw	ra,8(sp)
80210078:	80000015 	stw	zero,0(r16)
8021007c:	02171f00 	call	802171f0 <sbrk>
80210080:	00ffffc4 	movi	r3,-1
80210084:	10c00526 	beq	r2,r3,8021009c <_sbrk_r+0x44>
80210088:	dfc00217 	ldw	ra,8(sp)
8021008c:	dc400117 	ldw	r17,4(sp)
80210090:	dc000017 	ldw	r16,0(sp)
80210094:	dec00304 	addi	sp,sp,12
80210098:	f800283a 	ret
8021009c:	80c00017 	ldw	r3,0(r16)
802100a0:	183ff926 	beq	r3,zero,80210088 <__reset+0xfa1f0088>
802100a4:	88c00015 	stw	r3,0(r17)
802100a8:	003ff706 	br	80210088 <__reset+0xfa1f0088>

802100ac <__sread>:
802100ac:	defffe04 	addi	sp,sp,-8
802100b0:	dc000015 	stw	r16,0(sp)
802100b4:	2821883a 	mov	r16,r5
802100b8:	2940038f 	ldh	r5,14(r5)
802100bc:	dfc00115 	stw	ra,4(sp)
802100c0:	02132ac0 	call	802132ac <_read_r>
802100c4:	10000716 	blt	r2,zero,802100e4 <__sread+0x38>
802100c8:	80c01417 	ldw	r3,80(r16)
802100cc:	1887883a 	add	r3,r3,r2
802100d0:	80c01415 	stw	r3,80(r16)
802100d4:	dfc00117 	ldw	ra,4(sp)
802100d8:	dc000017 	ldw	r16,0(sp)
802100dc:	dec00204 	addi	sp,sp,8
802100e0:	f800283a 	ret
802100e4:	80c0030b 	ldhu	r3,12(r16)
802100e8:	18fbffcc 	andi	r3,r3,61439
802100ec:	80c0030d 	sth	r3,12(r16)
802100f0:	dfc00117 	ldw	ra,4(sp)
802100f4:	dc000017 	ldw	r16,0(sp)
802100f8:	dec00204 	addi	sp,sp,8
802100fc:	f800283a 	ret

80210100 <__seofread>:
80210100:	0005883a 	mov	r2,zero
80210104:	f800283a 	ret

80210108 <__swrite>:
80210108:	2880030b 	ldhu	r2,12(r5)
8021010c:	defffb04 	addi	sp,sp,-20
80210110:	dcc00315 	stw	r19,12(sp)
80210114:	dc800215 	stw	r18,8(sp)
80210118:	dc400115 	stw	r17,4(sp)
8021011c:	dc000015 	stw	r16,0(sp)
80210120:	dfc00415 	stw	ra,16(sp)
80210124:	10c0400c 	andi	r3,r2,256
80210128:	2821883a 	mov	r16,r5
8021012c:	2023883a 	mov	r17,r4
80210130:	3025883a 	mov	r18,r6
80210134:	3827883a 	mov	r19,r7
80210138:	18000526 	beq	r3,zero,80210150 <__swrite+0x48>
8021013c:	2940038f 	ldh	r5,14(r5)
80210140:	01c00084 	movi	r7,2
80210144:	000d883a 	mov	r6,zero
80210148:	021324c0 	call	8021324c <_lseek_r>
8021014c:	8080030b 	ldhu	r2,12(r16)
80210150:	8140038f 	ldh	r5,14(r16)
80210154:	10bbffcc 	andi	r2,r2,61439
80210158:	980f883a 	mov	r7,r19
8021015c:	900d883a 	mov	r6,r18
80210160:	8809883a 	mov	r4,r17
80210164:	8080030d 	sth	r2,12(r16)
80210168:	dfc00417 	ldw	ra,16(sp)
8021016c:	dcc00317 	ldw	r19,12(sp)
80210170:	dc800217 	ldw	r18,8(sp)
80210174:	dc400117 	ldw	r17,4(sp)
80210178:	dc000017 	ldw	r16,0(sp)
8021017c:	dec00504 	addi	sp,sp,20
80210180:	0212d181 	jmpi	80212d18 <_write_r>

80210184 <__sseek>:
80210184:	defffe04 	addi	sp,sp,-8
80210188:	dc000015 	stw	r16,0(sp)
8021018c:	2821883a 	mov	r16,r5
80210190:	2940038f 	ldh	r5,14(r5)
80210194:	dfc00115 	stw	ra,4(sp)
80210198:	021324c0 	call	8021324c <_lseek_r>
8021019c:	00ffffc4 	movi	r3,-1
802101a0:	10c00826 	beq	r2,r3,802101c4 <__sseek+0x40>
802101a4:	80c0030b 	ldhu	r3,12(r16)
802101a8:	80801415 	stw	r2,80(r16)
802101ac:	18c40014 	ori	r3,r3,4096
802101b0:	80c0030d 	sth	r3,12(r16)
802101b4:	dfc00117 	ldw	ra,4(sp)
802101b8:	dc000017 	ldw	r16,0(sp)
802101bc:	dec00204 	addi	sp,sp,8
802101c0:	f800283a 	ret
802101c4:	80c0030b 	ldhu	r3,12(r16)
802101c8:	18fbffcc 	andi	r3,r3,61439
802101cc:	80c0030d 	sth	r3,12(r16)
802101d0:	dfc00117 	ldw	ra,4(sp)
802101d4:	dc000017 	ldw	r16,0(sp)
802101d8:	dec00204 	addi	sp,sp,8
802101dc:	f800283a 	ret

802101e0 <__sclose>:
802101e0:	2940038f 	ldh	r5,14(r5)
802101e4:	0212d781 	jmpi	80212d78 <_close_r>

802101e8 <strcmp>:
802101e8:	2144b03a 	or	r2,r4,r5
802101ec:	108000cc 	andi	r2,r2,3
802101f0:	1000171e 	bne	r2,zero,80210250 <strcmp+0x68>
802101f4:	20800017 	ldw	r2,0(r4)
802101f8:	28c00017 	ldw	r3,0(r5)
802101fc:	10c0141e 	bne	r2,r3,80210250 <strcmp+0x68>
80210200:	027fbff4 	movhi	r9,65279
80210204:	4a7fbfc4 	addi	r9,r9,-257
80210208:	0086303a 	nor	r3,zero,r2
8021020c:	02202074 	movhi	r8,32897
80210210:	1245883a 	add	r2,r2,r9
80210214:	42202004 	addi	r8,r8,-32640
80210218:	10c4703a 	and	r2,r2,r3
8021021c:	1204703a 	and	r2,r2,r8
80210220:	10000226 	beq	r2,zero,8021022c <strcmp+0x44>
80210224:	00002306 	br	802102b4 <strcmp+0xcc>
80210228:	1000221e 	bne	r2,zero,802102b4 <strcmp+0xcc>
8021022c:	21000104 	addi	r4,r4,4
80210230:	20c00017 	ldw	r3,0(r4)
80210234:	29400104 	addi	r5,r5,4
80210238:	29800017 	ldw	r6,0(r5)
8021023c:	1a4f883a 	add	r7,r3,r9
80210240:	00c4303a 	nor	r2,zero,r3
80210244:	3884703a 	and	r2,r7,r2
80210248:	1204703a 	and	r2,r2,r8
8021024c:	19bff626 	beq	r3,r6,80210228 <__reset+0xfa1f0228>
80210250:	20800003 	ldbu	r2,0(r4)
80210254:	10c03fcc 	andi	r3,r2,255
80210258:	18c0201c 	xori	r3,r3,128
8021025c:	18ffe004 	addi	r3,r3,-128
80210260:	18000c26 	beq	r3,zero,80210294 <strcmp+0xac>
80210264:	29800007 	ldb	r6,0(r5)
80210268:	19800326 	beq	r3,r6,80210278 <strcmp+0x90>
8021026c:	00001306 	br	802102bc <strcmp+0xd4>
80210270:	29800007 	ldb	r6,0(r5)
80210274:	11800b1e 	bne	r2,r6,802102a4 <strcmp+0xbc>
80210278:	21000044 	addi	r4,r4,1
8021027c:	20c00003 	ldbu	r3,0(r4)
80210280:	29400044 	addi	r5,r5,1
80210284:	18803fcc 	andi	r2,r3,255
80210288:	1080201c 	xori	r2,r2,128
8021028c:	10bfe004 	addi	r2,r2,-128
80210290:	103ff71e 	bne	r2,zero,80210270 <__reset+0xfa1f0270>
80210294:	0007883a 	mov	r3,zero
80210298:	28800003 	ldbu	r2,0(r5)
8021029c:	1885c83a 	sub	r2,r3,r2
802102a0:	f800283a 	ret
802102a4:	28800003 	ldbu	r2,0(r5)
802102a8:	18c03fcc 	andi	r3,r3,255
802102ac:	1885c83a 	sub	r2,r3,r2
802102b0:	f800283a 	ret
802102b4:	0005883a 	mov	r2,zero
802102b8:	f800283a 	ret
802102bc:	10c03fcc 	andi	r3,r2,255
802102c0:	003ff506 	br	80210298 <__reset+0xfa1f0298>

802102c4 <__ssprint_r>:
802102c4:	30800217 	ldw	r2,8(r6)
802102c8:	defff604 	addi	sp,sp,-40
802102cc:	dc800215 	stw	r18,8(sp)
802102d0:	dfc00915 	stw	ra,36(sp)
802102d4:	df000815 	stw	fp,32(sp)
802102d8:	ddc00715 	stw	r23,28(sp)
802102dc:	dd800615 	stw	r22,24(sp)
802102e0:	dd400515 	stw	r21,20(sp)
802102e4:	dd000415 	stw	r20,16(sp)
802102e8:	dcc00315 	stw	r19,12(sp)
802102ec:	dc400115 	stw	r17,4(sp)
802102f0:	dc000015 	stw	r16,0(sp)
802102f4:	3025883a 	mov	r18,r6
802102f8:	10005826 	beq	r2,zero,8021045c <__ssprint_r+0x198>
802102fc:	2027883a 	mov	r19,r4
80210300:	35c00017 	ldw	r23,0(r6)
80210304:	29000017 	ldw	r4,0(r5)
80210308:	28800217 	ldw	r2,8(r5)
8021030c:	2823883a 	mov	r17,r5
80210310:	0039883a 	mov	fp,zero
80210314:	0021883a 	mov	r16,zero
80210318:	80003926 	beq	r16,zero,80210400 <__ssprint_r+0x13c>
8021031c:	102b883a 	mov	r21,r2
80210320:	102d883a 	mov	r22,r2
80210324:	80803a36 	bltu	r16,r2,80210410 <__ssprint_r+0x14c>
80210328:	88c0030b 	ldhu	r3,12(r17)
8021032c:	1881200c 	andi	r2,r3,1152
80210330:	10002626 	beq	r2,zero,802103cc <__ssprint_r+0x108>
80210334:	88800517 	ldw	r2,20(r17)
80210338:	89400417 	ldw	r5,16(r17)
8021033c:	81800044 	addi	r6,r16,1
80210340:	108f883a 	add	r7,r2,r2
80210344:	3885883a 	add	r2,r7,r2
80210348:	100ed7fa 	srli	r7,r2,31
8021034c:	216dc83a 	sub	r22,r4,r5
80210350:	3589883a 	add	r4,r6,r22
80210354:	3885883a 	add	r2,r7,r2
80210358:	102bd07a 	srai	r21,r2,1
8021035c:	a80d883a 	mov	r6,r21
80210360:	a900022e 	bgeu	r21,r4,8021036c <__ssprint_r+0xa8>
80210364:	202b883a 	mov	r21,r4
80210368:	200d883a 	mov	r6,r4
8021036c:	18c1000c 	andi	r3,r3,1024
80210370:	18002a26 	beq	r3,zero,8021041c <__ssprint_r+0x158>
80210374:	300b883a 	mov	r5,r6
80210378:	9809883a 	mov	r4,r19
8021037c:	020df100 	call	8020df10 <_malloc_r>
80210380:	1029883a 	mov	r20,r2
80210384:	10002c26 	beq	r2,zero,80210438 <__ssprint_r+0x174>
80210388:	89400417 	ldw	r5,16(r17)
8021038c:	b00d883a 	mov	r6,r22
80210390:	1009883a 	mov	r4,r2
80210394:	02069500 	call	80206950 <memcpy>
80210398:	8880030b 	ldhu	r2,12(r17)
8021039c:	00fedfc4 	movi	r3,-1153
802103a0:	10c4703a 	and	r2,r2,r3
802103a4:	10802014 	ori	r2,r2,128
802103a8:	8880030d 	sth	r2,12(r17)
802103ac:	a589883a 	add	r4,r20,r22
802103b0:	adadc83a 	sub	r22,r21,r22
802103b4:	8d400515 	stw	r21,20(r17)
802103b8:	8d800215 	stw	r22,8(r17)
802103bc:	8d000415 	stw	r20,16(r17)
802103c0:	89000015 	stw	r4,0(r17)
802103c4:	802b883a 	mov	r21,r16
802103c8:	802d883a 	mov	r22,r16
802103cc:	b00d883a 	mov	r6,r22
802103d0:	e00b883a 	mov	r5,fp
802103d4:	020e8000 	call	8020e800 <memmove>
802103d8:	88800217 	ldw	r2,8(r17)
802103dc:	89000017 	ldw	r4,0(r17)
802103e0:	90c00217 	ldw	r3,8(r18)
802103e4:	1545c83a 	sub	r2,r2,r21
802103e8:	2589883a 	add	r4,r4,r22
802103ec:	88800215 	stw	r2,8(r17)
802103f0:	89000015 	stw	r4,0(r17)
802103f4:	1c21c83a 	sub	r16,r3,r16
802103f8:	94000215 	stw	r16,8(r18)
802103fc:	80001726 	beq	r16,zero,8021045c <__ssprint_r+0x198>
80210400:	bf000017 	ldw	fp,0(r23)
80210404:	bc000117 	ldw	r16,4(r23)
80210408:	bdc00204 	addi	r23,r23,8
8021040c:	003fc206 	br	80210318 <__reset+0xfa1f0318>
80210410:	802b883a 	mov	r21,r16
80210414:	802d883a 	mov	r22,r16
80210418:	003fec06 	br	802103cc <__reset+0xfa1f03cc>
8021041c:	9809883a 	mov	r4,r19
80210420:	020fa800 	call	8020fa80 <_realloc_r>
80210424:	1029883a 	mov	r20,r2
80210428:	103fe01e 	bne	r2,zero,802103ac <__reset+0xfa1f03ac>
8021042c:	89400417 	ldw	r5,16(r17)
80210430:	9809883a 	mov	r4,r19
80210434:	020d3240 	call	8020d324 <_free_r>
80210438:	88c0030b 	ldhu	r3,12(r17)
8021043c:	00800304 	movi	r2,12
80210440:	98800015 	stw	r2,0(r19)
80210444:	18c01014 	ori	r3,r3,64
80210448:	88c0030d 	sth	r3,12(r17)
8021044c:	00bfffc4 	movi	r2,-1
80210450:	90000215 	stw	zero,8(r18)
80210454:	90000115 	stw	zero,4(r18)
80210458:	00000206 	br	80210464 <__ssprint_r+0x1a0>
8021045c:	90000115 	stw	zero,4(r18)
80210460:	0005883a 	mov	r2,zero
80210464:	dfc00917 	ldw	ra,36(sp)
80210468:	df000817 	ldw	fp,32(sp)
8021046c:	ddc00717 	ldw	r23,28(sp)
80210470:	dd800617 	ldw	r22,24(sp)
80210474:	dd400517 	ldw	r21,20(sp)
80210478:	dd000417 	ldw	r20,16(sp)
8021047c:	dcc00317 	ldw	r19,12(sp)
80210480:	dc800217 	ldw	r18,8(sp)
80210484:	dc400117 	ldw	r17,4(sp)
80210488:	dc000017 	ldw	r16,0(sp)
8021048c:	dec00a04 	addi	sp,sp,40
80210490:	f800283a 	ret

80210494 <___svfiprintf_internal_r>:
80210494:	2880030b 	ldhu	r2,12(r5)
80210498:	deffc804 	addi	sp,sp,-224
8021049c:	dcc03115 	stw	r19,196(sp)
802104a0:	dfc03715 	stw	ra,220(sp)
802104a4:	df003615 	stw	fp,216(sp)
802104a8:	ddc03515 	stw	r23,212(sp)
802104ac:	dd803415 	stw	r22,208(sp)
802104b0:	dd403315 	stw	r21,204(sp)
802104b4:	dd003215 	stw	r20,200(sp)
802104b8:	dc803015 	stw	r18,192(sp)
802104bc:	dc402f15 	stw	r17,188(sp)
802104c0:	dc002e15 	stw	r16,184(sp)
802104c4:	d9402715 	stw	r5,156(sp)
802104c8:	d9002a15 	stw	r4,168(sp)
802104cc:	1080200c 	andi	r2,r2,128
802104d0:	d9c02315 	stw	r7,140(sp)
802104d4:	3027883a 	mov	r19,r6
802104d8:	10000226 	beq	r2,zero,802104e4 <___svfiprintf_internal_r+0x50>
802104dc:	28800417 	ldw	r2,16(r5)
802104e0:	10041d26 	beq	r2,zero,80211558 <___svfiprintf_internal_r+0x10c4>
802104e4:	dac01a04 	addi	r11,sp,104
802104e8:	dac01e15 	stw	r11,120(sp)
802104ec:	d8801e17 	ldw	r2,120(sp)
802104f0:	dac019c4 	addi	r11,sp,103
802104f4:	dd402a17 	ldw	r21,168(sp)
802104f8:	ddc02717 	ldw	r23,156(sp)
802104fc:	05a008b4 	movhi	r22,32802
80210500:	052008b4 	movhi	r20,32802
80210504:	dac01f15 	stw	r11,124(sp)
80210508:	12d7c83a 	sub	r11,r2,r11
8021050c:	b5b65704 	addi	r22,r22,-9892
80210510:	a5365304 	addi	r20,r20,-9908
80210514:	dec01a15 	stw	sp,104(sp)
80210518:	d8001c15 	stw	zero,112(sp)
8021051c:	d8001b15 	stw	zero,108(sp)
80210520:	d811883a 	mov	r8,sp
80210524:	d8002915 	stw	zero,164(sp)
80210528:	d8002515 	stw	zero,148(sp)
8021052c:	dac02b15 	stw	r11,172(sp)
80210530:	98800007 	ldb	r2,0(r19)
80210534:	1002dd26 	beq	r2,zero,802110ac <___svfiprintf_internal_r+0xc18>
80210538:	00c00944 	movi	r3,37
8021053c:	9823883a 	mov	r17,r19
80210540:	10c0021e 	bne	r2,r3,8021054c <___svfiprintf_internal_r+0xb8>
80210544:	00001406 	br	80210598 <___svfiprintf_internal_r+0x104>
80210548:	10c00326 	beq	r2,r3,80210558 <___svfiprintf_internal_r+0xc4>
8021054c:	8c400044 	addi	r17,r17,1
80210550:	88800007 	ldb	r2,0(r17)
80210554:	103ffc1e 	bne	r2,zero,80210548 <__reset+0xfa1f0548>
80210558:	8ce1c83a 	sub	r16,r17,r19
8021055c:	80000e26 	beq	r16,zero,80210598 <___svfiprintf_internal_r+0x104>
80210560:	d8c01c17 	ldw	r3,112(sp)
80210564:	d8801b17 	ldw	r2,108(sp)
80210568:	44c00015 	stw	r19,0(r8)
8021056c:	1c07883a 	add	r3,r3,r16
80210570:	10800044 	addi	r2,r2,1
80210574:	d8c01c15 	stw	r3,112(sp)
80210578:	44000115 	stw	r16,4(r8)
8021057c:	d8801b15 	stw	r2,108(sp)
80210580:	00c001c4 	movi	r3,7
80210584:	18831e16 	blt	r3,r2,80211200 <___svfiprintf_internal_r+0xd6c>
80210588:	42000204 	addi	r8,r8,8
8021058c:	dac02517 	ldw	r11,148(sp)
80210590:	5c17883a 	add	r11,r11,r16
80210594:	dac02515 	stw	r11,148(sp)
80210598:	88800007 	ldb	r2,0(r17)
8021059c:	1002c526 	beq	r2,zero,802110b4 <___svfiprintf_internal_r+0xc20>
802105a0:	88c00047 	ldb	r3,1(r17)
802105a4:	8cc00044 	addi	r19,r17,1
802105a8:	d8001d85 	stb	zero,118(sp)
802105ac:	0009883a 	mov	r4,zero
802105b0:	000f883a 	mov	r7,zero
802105b4:	043fffc4 	movi	r16,-1
802105b8:	d8002415 	stw	zero,144(sp)
802105bc:	0025883a 	mov	r18,zero
802105c0:	01401604 	movi	r5,88
802105c4:	01800244 	movi	r6,9
802105c8:	02800a84 	movi	r10,42
802105cc:	02401b04 	movi	r9,108
802105d0:	9cc00044 	addi	r19,r19,1
802105d4:	18bff804 	addi	r2,r3,-32
802105d8:	2881dd36 	bltu	r5,r2,80210d50 <___svfiprintf_internal_r+0x8bc>
802105dc:	100490ba 	slli	r2,r2,2
802105e0:	02e00874 	movhi	r11,32801
802105e4:	5ac17d04 	addi	r11,r11,1524
802105e8:	12c5883a 	add	r2,r2,r11
802105ec:	10800017 	ldw	r2,0(r2)
802105f0:	1000683a 	jmp	r2
802105f4:	802107f0 	cmpltui	zero,r16,33823
802105f8:	80210d50 	cmplti	zero,r16,-31691
802105fc:	80210d50 	cmplti	zero,r16,-31691
80210600:	802107e4 	muli	zero,r16,-31713
80210604:	80210d50 	cmplti	zero,r16,-31691
80210608:	80210d50 	cmplti	zero,r16,-31691
8021060c:	80210d50 	cmplti	zero,r16,-31691
80210610:	80210d50 	cmplti	zero,r16,-31691
80210614:	80210d50 	cmplti	zero,r16,-31691
80210618:	80210d50 	cmplti	zero,r16,-31691
8021061c:	80210758 	cmpnei	zero,r16,-31715
80210620:	80210934 	orhi	zero,r16,33828
80210624:	80210d50 	cmplti	zero,r16,-31691
80210628:	80210784 	addi	zero,r16,-31714
8021062c:	80210d84 	addi	zero,r16,-31690
80210630:	80210d50 	cmplti	zero,r16,-31691
80210634:	80210d78 	rdprs	zero,r16,-31691
80210638:	80210d18 	cmpnei	zero,r16,-31692
8021063c:	80210d18 	cmpnei	zero,r16,-31692
80210640:	80210d18 	cmpnei	zero,r16,-31692
80210644:	80210d18 	cmpnei	zero,r16,-31692
80210648:	80210d18 	cmpnei	zero,r16,-31692
8021064c:	80210d18 	cmpnei	zero,r16,-31692
80210650:	80210d18 	cmpnei	zero,r16,-31692
80210654:	80210d18 	cmpnei	zero,r16,-31692
80210658:	80210d18 	cmpnei	zero,r16,-31692
8021065c:	80210d50 	cmplti	zero,r16,-31691
80210660:	80210d50 	cmplti	zero,r16,-31691
80210664:	80210d50 	cmplti	zero,r16,-31691
80210668:	80210d50 	cmplti	zero,r16,-31691
8021066c:	80210d50 	cmplti	zero,r16,-31691
80210670:	80210d50 	cmplti	zero,r16,-31691
80210674:	80210d50 	cmplti	zero,r16,-31691
80210678:	80210d50 	cmplti	zero,r16,-31691
8021067c:	80210d50 	cmplti	zero,r16,-31691
80210680:	80210d50 	cmplti	zero,r16,-31691
80210684:	80210cb4 	orhi	zero,r16,33842
80210688:	80210d50 	cmplti	zero,r16,-31691
8021068c:	80210d50 	cmplti	zero,r16,-31691
80210690:	80210d50 	cmplti	zero,r16,-31691
80210694:	80210d50 	cmplti	zero,r16,-31691
80210698:	80210d50 	cmplti	zero,r16,-31691
8021069c:	80210d50 	cmplti	zero,r16,-31691
802106a0:	80210d50 	cmplti	zero,r16,-31691
802106a4:	80210d50 	cmplti	zero,r16,-31691
802106a8:	80210d50 	cmplti	zero,r16,-31691
802106ac:	80210d50 	cmplti	zero,r16,-31691
802106b0:	80210e2c 	andhi	zero,r16,33848
802106b4:	80210d50 	cmplti	zero,r16,-31691
802106b8:	80210d50 	cmplti	zero,r16,-31691
802106bc:	80210d50 	cmplti	zero,r16,-31691
802106c0:	80210d50 	cmplti	zero,r16,-31691
802106c4:	80210d50 	cmplti	zero,r16,-31691
802106c8:	80210dc4 	addi	zero,r16,-31689
802106cc:	80210d50 	cmplti	zero,r16,-31691
802106d0:	80210d50 	cmplti	zero,r16,-31691
802106d4:	80210af8 	rdprs	zero,r16,-31701
802106d8:	80210d50 	cmplti	zero,r16,-31691
802106dc:	80210d50 	cmplti	zero,r16,-31691
802106e0:	80210d50 	cmplti	zero,r16,-31691
802106e4:	80210d50 	cmplti	zero,r16,-31691
802106e8:	80210d50 	cmplti	zero,r16,-31691
802106ec:	80210d50 	cmplti	zero,r16,-31691
802106f0:	80210d50 	cmplti	zero,r16,-31691
802106f4:	80210d50 	cmplti	zero,r16,-31691
802106f8:	80210d50 	cmplti	zero,r16,-31691
802106fc:	80210d50 	cmplti	zero,r16,-31691
80210700:	802109e8 	cmpgeui	zero,r16,33831
80210704:	80210b94 	ori	zero,r16,33838
80210708:	80210d50 	cmplti	zero,r16,-31691
8021070c:	80210d50 	cmplti	zero,r16,-31691
80210710:	80210d50 	cmplti	zero,r16,-31691
80210714:	80210b88 	cmpgei	zero,r16,-31698
80210718:	80210b94 	ori	zero,r16,33838
8021071c:	80210d50 	cmplti	zero,r16,-31691
80210720:	80210d50 	cmplti	zero,r16,-31691
80210724:	80210b78 	rdprs	zero,r16,-31699
80210728:	80210d50 	cmplti	zero,r16,-31691
8021072c:	80210b3c 	xorhi	zero,r16,33836
80210730:	80210944 	addi	zero,r16,-31707
80210734:	80210790 	cmplti	zero,r16,-31714
80210738:	80210ca8 	cmpgeui	zero,r16,33842
8021073c:	80210d50 	cmplti	zero,r16,-31691
80210740:	80210c5c 	xori	zero,r16,33841
80210744:	80210d50 	cmplti	zero,r16,-31691
80210748:	802108b4 	orhi	zero,r16,33826
8021074c:	80210d50 	cmplti	zero,r16,-31691
80210750:	80210d50 	cmplti	zero,r16,-31691
80210754:	80210810 	cmplti	zero,r16,-31712
80210758:	dac02317 	ldw	r11,140(sp)
8021075c:	5ac00017 	ldw	r11,0(r11)
80210760:	dac02415 	stw	r11,144(sp)
80210764:	dac02317 	ldw	r11,140(sp)
80210768:	58800104 	addi	r2,r11,4
8021076c:	dac02417 	ldw	r11,144(sp)
80210770:	5802e90e 	bge	r11,zero,80211318 <___svfiprintf_internal_r+0xe84>
80210774:	dac02417 	ldw	r11,144(sp)
80210778:	d8802315 	stw	r2,140(sp)
8021077c:	02d7c83a 	sub	r11,zero,r11
80210780:	dac02415 	stw	r11,144(sp)
80210784:	94800114 	ori	r18,r18,4
80210788:	98c00007 	ldb	r3,0(r19)
8021078c:	003f9006 	br	802105d0 <__reset+0xfa1f05d0>
80210790:	00800c04 	movi	r2,48
80210794:	dac02317 	ldw	r11,140(sp)
80210798:	d8801d05 	stb	r2,116(sp)
8021079c:	00801e04 	movi	r2,120
802107a0:	d8801d45 	stb	r2,117(sp)
802107a4:	d8001d85 	stb	zero,118(sp)
802107a8:	58c00104 	addi	r3,r11,4
802107ac:	5f000017 	ldw	fp,0(r11)
802107b0:	0013883a 	mov	r9,zero
802107b4:	90800094 	ori	r2,r18,2
802107b8:	80032b16 	blt	r16,zero,80211468 <___svfiprintf_internal_r+0xfd4>
802107bc:	00bfdfc4 	movi	r2,-129
802107c0:	90a4703a 	and	r18,r18,r2
802107c4:	d8c02315 	stw	r3,140(sp)
802107c8:	94800094 	ori	r18,r18,2
802107cc:	e002dc26 	beq	fp,zero,80211340 <___svfiprintf_internal_r+0xeac>
802107d0:	012008b4 	movhi	r4,32802
802107d4:	2135eb04 	addi	r4,r4,-10324
802107d8:	0015883a 	mov	r10,zero
802107dc:	d9002915 	stw	r4,164(sp)
802107e0:	00002306 	br	80210870 <___svfiprintf_internal_r+0x3dc>
802107e4:	94800054 	ori	r18,r18,1
802107e8:	98c00007 	ldb	r3,0(r19)
802107ec:	003f7806 	br	802105d0 <__reset+0xfa1f05d0>
802107f0:	38803fcc 	andi	r2,r7,255
802107f4:	1080201c 	xori	r2,r2,128
802107f8:	10bfe004 	addi	r2,r2,-128
802107fc:	1002f31e 	bne	r2,zero,802113cc <___svfiprintf_internal_r+0xf38>
80210800:	01000044 	movi	r4,1
80210804:	01c00804 	movi	r7,32
80210808:	98c00007 	ldb	r3,0(r19)
8021080c:	003f7006 	br	802105d0 <__reset+0xfa1f05d0>
80210810:	21003fcc 	andi	r4,r4,255
80210814:	2003aa1e 	bne	r4,zero,802116c0 <___svfiprintf_internal_r+0x122c>
80210818:	00a008b4 	movhi	r2,32802
8021081c:	10b5eb04 	addi	r2,r2,-10324
80210820:	d8802915 	stw	r2,164(sp)
80210824:	9080080c 	andi	r2,r18,32
80210828:	1000ba26 	beq	r2,zero,80210b14 <___svfiprintf_internal_r+0x680>
8021082c:	dac02317 	ldw	r11,140(sp)
80210830:	5f000017 	ldw	fp,0(r11)
80210834:	5a400117 	ldw	r9,4(r11)
80210838:	5ac00204 	addi	r11,r11,8
8021083c:	dac02315 	stw	r11,140(sp)
80210840:	9080004c 	andi	r2,r18,1
80210844:	10029026 	beq	r2,zero,80211288 <___svfiprintf_internal_r+0xdf4>
80210848:	e244b03a 	or	r2,fp,r9
8021084c:	1002d41e 	bne	r2,zero,802113a0 <___svfiprintf_internal_r+0xf0c>
80210850:	d8001d85 	stb	zero,118(sp)
80210854:	80030b16 	blt	r16,zero,80211484 <___svfiprintf_internal_r+0xff0>
80210858:	00bfdfc4 	movi	r2,-129
8021085c:	90a4703a 	and	r18,r18,r2
80210860:	0015883a 	mov	r10,zero
80210864:	80002426 	beq	r16,zero,802108f8 <___svfiprintf_internal_r+0x464>
80210868:	0039883a 	mov	fp,zero
8021086c:	0013883a 	mov	r9,zero
80210870:	d9002917 	ldw	r4,164(sp)
80210874:	dc401a04 	addi	r17,sp,104
80210878:	e08003cc 	andi	r2,fp,15
8021087c:	4806973a 	slli	r3,r9,28
80210880:	2085883a 	add	r2,r4,r2
80210884:	e038d13a 	srli	fp,fp,4
80210888:	10800003 	ldbu	r2,0(r2)
8021088c:	4812d13a 	srli	r9,r9,4
80210890:	8c7fffc4 	addi	r17,r17,-1
80210894:	1f38b03a 	or	fp,r3,fp
80210898:	88800005 	stb	r2,0(r17)
8021089c:	e244b03a 	or	r2,fp,r9
802108a0:	103ff51e 	bne	r2,zero,80210878 <__reset+0xfa1f0878>
802108a4:	dac01e17 	ldw	r11,120(sp)
802108a8:	5c57c83a 	sub	r11,r11,r17
802108ac:	dac02115 	stw	r11,132(sp)
802108b0:	00001406 	br	80210904 <___svfiprintf_internal_r+0x470>
802108b4:	21003fcc 	andi	r4,r4,255
802108b8:	2003741e 	bne	r4,zero,8021168c <___svfiprintf_internal_r+0x11f8>
802108bc:	9080080c 	andi	r2,r18,32
802108c0:	10014526 	beq	r2,zero,80210dd8 <___svfiprintf_internal_r+0x944>
802108c4:	dac02317 	ldw	r11,140(sp)
802108c8:	d8001d85 	stb	zero,118(sp)
802108cc:	58c00204 	addi	r3,r11,8
802108d0:	5f000017 	ldw	fp,0(r11)
802108d4:	5a400117 	ldw	r9,4(r11)
802108d8:	8002d916 	blt	r16,zero,80211440 <___svfiprintf_internal_r+0xfac>
802108dc:	013fdfc4 	movi	r4,-129
802108e0:	e244b03a 	or	r2,fp,r9
802108e4:	d8c02315 	stw	r3,140(sp)
802108e8:	9124703a 	and	r18,r18,r4
802108ec:	0015883a 	mov	r10,zero
802108f0:	1000b91e 	bne	r2,zero,80210bd8 <___svfiprintf_internal_r+0x744>
802108f4:	8002e61e 	bne	r16,zero,80211490 <___svfiprintf_internal_r+0xffc>
802108f8:	0021883a 	mov	r16,zero
802108fc:	d8002115 	stw	zero,132(sp)
80210900:	dc401a04 	addi	r17,sp,104
80210904:	d8c02117 	ldw	r3,132(sp)
80210908:	dc002015 	stw	r16,128(sp)
8021090c:	80c0010e 	bge	r16,r3,80210914 <___svfiprintf_internal_r+0x480>
80210910:	d8c02015 	stw	r3,128(sp)
80210914:	52803fcc 	andi	r10,r10,255
80210918:	5280201c 	xori	r10,r10,128
8021091c:	52bfe004 	addi	r10,r10,-128
80210920:	50003c26 	beq	r10,zero,80210a14 <___svfiprintf_internal_r+0x580>
80210924:	dac02017 	ldw	r11,128(sp)
80210928:	5ac00044 	addi	r11,r11,1
8021092c:	dac02015 	stw	r11,128(sp)
80210930:	00003806 	br	80210a14 <___svfiprintf_internal_r+0x580>
80210934:	01000044 	movi	r4,1
80210938:	01c00ac4 	movi	r7,43
8021093c:	98c00007 	ldb	r3,0(r19)
80210940:	003f2306 	br	802105d0 <__reset+0xfa1f05d0>
80210944:	21003fcc 	andi	r4,r4,255
80210948:	2003481e 	bne	r4,zero,8021166c <___svfiprintf_internal_r+0x11d8>
8021094c:	9080080c 	andi	r2,r18,32
80210950:	10013b26 	beq	r2,zero,80210e40 <___svfiprintf_internal_r+0x9ac>
80210954:	dac02317 	ldw	r11,140(sp)
80210958:	d8001d85 	stb	zero,118(sp)
8021095c:	58800204 	addi	r2,r11,8
80210960:	5f000017 	ldw	fp,0(r11)
80210964:	5a400117 	ldw	r9,4(r11)
80210968:	8002a816 	blt	r16,zero,8021140c <___svfiprintf_internal_r+0xf78>
8021096c:	013fdfc4 	movi	r4,-129
80210970:	e246b03a 	or	r3,fp,r9
80210974:	d8802315 	stw	r2,140(sp)
80210978:	9124703a 	and	r18,r18,r4
8021097c:	18013c26 	beq	r3,zero,80210e70 <___svfiprintf_internal_r+0x9dc>
80210980:	0015883a 	mov	r10,zero
80210984:	dc401a04 	addi	r17,sp,104
80210988:	e006d0fa 	srli	r3,fp,3
8021098c:	4808977a 	slli	r4,r9,29
80210990:	4812d0fa 	srli	r9,r9,3
80210994:	e70001cc 	andi	fp,fp,7
80210998:	e0800c04 	addi	r2,fp,48
8021099c:	8c7fffc4 	addi	r17,r17,-1
802109a0:	20f8b03a 	or	fp,r4,r3
802109a4:	88800005 	stb	r2,0(r17)
802109a8:	e246b03a 	or	r3,fp,r9
802109ac:	183ff61e 	bne	r3,zero,80210988 <__reset+0xfa1f0988>
802109b0:	90c0004c 	andi	r3,r18,1
802109b4:	1800a526 	beq	r3,zero,80210c4c <___svfiprintf_internal_r+0x7b8>
802109b8:	10803fcc 	andi	r2,r2,255
802109bc:	1080201c 	xori	r2,r2,128
802109c0:	10bfe004 	addi	r2,r2,-128
802109c4:	00c00c04 	movi	r3,48
802109c8:	10ffb626 	beq	r2,r3,802108a4 <__reset+0xfa1f08a4>
802109cc:	88ffffc5 	stb	r3,-1(r17)
802109d0:	d8c01e17 	ldw	r3,120(sp)
802109d4:	88bfffc4 	addi	r2,r17,-1
802109d8:	1023883a 	mov	r17,r2
802109dc:	1887c83a 	sub	r3,r3,r2
802109e0:	d8c02115 	stw	r3,132(sp)
802109e4:	003fc706 	br	80210904 <__reset+0xfa1f0904>
802109e8:	dac02317 	ldw	r11,140(sp)
802109ec:	00c00044 	movi	r3,1
802109f0:	d8c02015 	stw	r3,128(sp)
802109f4:	58800017 	ldw	r2,0(r11)
802109f8:	5ac00104 	addi	r11,r11,4
802109fc:	d8001d85 	stb	zero,118(sp)
80210a00:	d8801005 	stb	r2,64(sp)
80210a04:	dac02315 	stw	r11,140(sp)
80210a08:	d8c02115 	stw	r3,132(sp)
80210a0c:	dc401004 	addi	r17,sp,64
80210a10:	0021883a 	mov	r16,zero
80210a14:	90c0008c 	andi	r3,r18,2
80210a18:	d8c02215 	stw	r3,136(sp)
80210a1c:	18000326 	beq	r3,zero,80210a2c <___svfiprintf_internal_r+0x598>
80210a20:	dac02017 	ldw	r11,128(sp)
80210a24:	5ac00084 	addi	r11,r11,2
80210a28:	dac02015 	stw	r11,128(sp)
80210a2c:	90c0210c 	andi	r3,r18,132
80210a30:	d8c02615 	stw	r3,152(sp)
80210a34:	1801131e 	bne	r3,zero,80210e84 <___svfiprintf_internal_r+0x9f0>
80210a38:	dac02417 	ldw	r11,144(sp)
80210a3c:	d8c02017 	ldw	r3,128(sp)
80210a40:	58f9c83a 	sub	fp,r11,r3
80210a44:	07010f0e 	bge	zero,fp,80210e84 <___svfiprintf_internal_r+0x9f0>
80210a48:	02400404 	movi	r9,16
80210a4c:	d8c01c17 	ldw	r3,112(sp)
80210a50:	d8801b17 	ldw	r2,108(sp)
80210a54:	4f02d60e 	bge	r9,fp,802115b0 <___svfiprintf_internal_r+0x111c>
80210a58:	016008b4 	movhi	r5,32802
80210a5c:	29765704 	addi	r5,r5,-9892
80210a60:	d9402815 	stw	r5,160(sp)
80210a64:	028001c4 	movi	r10,7
80210a68:	00000306 	br	80210a78 <___svfiprintf_internal_r+0x5e4>
80210a6c:	e73ffc04 	addi	fp,fp,-16
80210a70:	42000204 	addi	r8,r8,8
80210a74:	4f00150e 	bge	r9,fp,80210acc <___svfiprintf_internal_r+0x638>
80210a78:	18c00404 	addi	r3,r3,16
80210a7c:	10800044 	addi	r2,r2,1
80210a80:	45800015 	stw	r22,0(r8)
80210a84:	42400115 	stw	r9,4(r8)
80210a88:	d8c01c15 	stw	r3,112(sp)
80210a8c:	d8801b15 	stw	r2,108(sp)
80210a90:	50bff60e 	bge	r10,r2,80210a6c <__reset+0xfa1f0a6c>
80210a94:	d9801a04 	addi	r6,sp,104
80210a98:	b80b883a 	mov	r5,r23
80210a9c:	a809883a 	mov	r4,r21
80210aa0:	da402c15 	stw	r9,176(sp)
80210aa4:	da802d15 	stw	r10,180(sp)
80210aa8:	02102c40 	call	802102c4 <__ssprint_r>
80210aac:	da402c17 	ldw	r9,176(sp)
80210ab0:	da802d17 	ldw	r10,180(sp)
80210ab4:	1001851e 	bne	r2,zero,802110cc <___svfiprintf_internal_r+0xc38>
80210ab8:	e73ffc04 	addi	fp,fp,-16
80210abc:	d8c01c17 	ldw	r3,112(sp)
80210ac0:	d8801b17 	ldw	r2,108(sp)
80210ac4:	d811883a 	mov	r8,sp
80210ac8:	4f3feb16 	blt	r9,fp,80210a78 <__reset+0xfa1f0a78>
80210acc:	dac02817 	ldw	r11,160(sp)
80210ad0:	e0c7883a 	add	r3,fp,r3
80210ad4:	10800044 	addi	r2,r2,1
80210ad8:	42c00015 	stw	r11,0(r8)
80210adc:	47000115 	stw	fp,4(r8)
80210ae0:	d8c01c15 	stw	r3,112(sp)
80210ae4:	d8801b15 	stw	r2,108(sp)
80210ae8:	010001c4 	movi	r4,7
80210aec:	2081ee16 	blt	r4,r2,802112a8 <___svfiprintf_internal_r+0xe14>
80210af0:	42000204 	addi	r8,r8,8
80210af4:	0000e506 	br	80210e8c <___svfiprintf_internal_r+0x9f8>
80210af8:	21003fcc 	andi	r4,r4,255
80210afc:	2002dd1e 	bne	r4,zero,80211674 <___svfiprintf_internal_r+0x11e0>
80210b00:	00a008b4 	movhi	r2,32802
80210b04:	10b5e604 	addi	r2,r2,-10344
80210b08:	d8802915 	stw	r2,164(sp)
80210b0c:	9080080c 	andi	r2,r18,32
80210b10:	103f461e 	bne	r2,zero,8021082c <__reset+0xfa1f082c>
80210b14:	9080040c 	andi	r2,r18,16
80210b18:	10022e1e 	bne	r2,zero,802113d4 <___svfiprintf_internal_r+0xf40>
80210b1c:	9080100c 	andi	r2,r18,64
80210b20:	dac02317 	ldw	r11,140(sp)
80210b24:	10027326 	beq	r2,zero,802114f4 <___svfiprintf_internal_r+0x1060>
80210b28:	5f00000b 	ldhu	fp,0(r11)
80210b2c:	5ac00104 	addi	r11,r11,4
80210b30:	0013883a 	mov	r9,zero
80210b34:	dac02315 	stw	r11,140(sp)
80210b38:	003f4106 	br	80210840 <__reset+0xfa1f0840>
80210b3c:	21003fcc 	andi	r4,r4,255
80210b40:	2002e11e 	bne	r4,zero,802116c8 <___svfiprintf_internal_r+0x1234>
80210b44:	9080080c 	andi	r2,r18,32
80210b48:	1002011e 	bne	r2,zero,80211350 <___svfiprintf_internal_r+0xebc>
80210b4c:	9080040c 	andi	r2,r18,16
80210b50:	10023e1e 	bne	r2,zero,8021144c <___svfiprintf_internal_r+0xfb8>
80210b54:	9480100c 	andi	r18,r18,64
80210b58:	90023c26 	beq	r18,zero,8021144c <___svfiprintf_internal_r+0xfb8>
80210b5c:	dac02317 	ldw	r11,140(sp)
80210b60:	58800017 	ldw	r2,0(r11)
80210b64:	5ac00104 	addi	r11,r11,4
80210b68:	dac02315 	stw	r11,140(sp)
80210b6c:	dac02517 	ldw	r11,148(sp)
80210b70:	12c0000d 	sth	r11,0(r2)
80210b74:	003e6e06 	br	80210530 <__reset+0xfa1f0530>
80210b78:	98c00007 	ldb	r3,0(r19)
80210b7c:	1a422926 	beq	r3,r9,80211424 <___svfiprintf_internal_r+0xf90>
80210b80:	94800414 	ori	r18,r18,16
80210b84:	003e9206 	br	802105d0 <__reset+0xfa1f05d0>
80210b88:	94801014 	ori	r18,r18,64
80210b8c:	98c00007 	ldb	r3,0(r19)
80210b90:	003e8f06 	br	802105d0 <__reset+0xfa1f05d0>
80210b94:	21003fcc 	andi	r4,r4,255
80210b98:	2002c71e 	bne	r4,zero,802116b8 <___svfiprintf_internal_r+0x1224>
80210b9c:	9080080c 	andi	r2,r18,32
80210ba0:	10004926 	beq	r2,zero,80210cc8 <___svfiprintf_internal_r+0x834>
80210ba4:	dac02317 	ldw	r11,140(sp)
80210ba8:	58800117 	ldw	r2,4(r11)
80210bac:	5f000017 	ldw	fp,0(r11)
80210bb0:	5ac00204 	addi	r11,r11,8
80210bb4:	dac02315 	stw	r11,140(sp)
80210bb8:	1013883a 	mov	r9,r2
80210bbc:	10004b16 	blt	r2,zero,80210cec <___svfiprintf_internal_r+0x858>
80210bc0:	da801d83 	ldbu	r10,118(sp)
80210bc4:	8001cb16 	blt	r16,zero,802112f4 <___svfiprintf_internal_r+0xe60>
80210bc8:	00ffdfc4 	movi	r3,-129
80210bcc:	e244b03a 	or	r2,fp,r9
80210bd0:	90e4703a 	and	r18,r18,r3
80210bd4:	103f4726 	beq	r2,zero,802108f4 <__reset+0xfa1f08f4>
80210bd8:	48008c26 	beq	r9,zero,80210e0c <___svfiprintf_internal_r+0x978>
80210bdc:	dc802015 	stw	r18,128(sp)
80210be0:	dc002115 	stw	r16,132(sp)
80210be4:	dc401a04 	addi	r17,sp,104
80210be8:	e021883a 	mov	r16,fp
80210bec:	da002215 	stw	r8,136(sp)
80210bf0:	5039883a 	mov	fp,r10
80210bf4:	4825883a 	mov	r18,r9
80210bf8:	8009883a 	mov	r4,r16
80210bfc:	900b883a 	mov	r5,r18
80210c00:	01800284 	movi	r6,10
80210c04:	000f883a 	mov	r7,zero
80210c08:	0213bc40 	call	80213bc4 <__umoddi3>
80210c0c:	10800c04 	addi	r2,r2,48
80210c10:	8c7fffc4 	addi	r17,r17,-1
80210c14:	8009883a 	mov	r4,r16
80210c18:	900b883a 	mov	r5,r18
80210c1c:	88800005 	stb	r2,0(r17)
80210c20:	01800284 	movi	r6,10
80210c24:	000f883a 	mov	r7,zero
80210c28:	021364c0 	call	8021364c <__udivdi3>
80210c2c:	1021883a 	mov	r16,r2
80210c30:	10c4b03a 	or	r2,r2,r3
80210c34:	1825883a 	mov	r18,r3
80210c38:	103fef1e 	bne	r2,zero,80210bf8 <__reset+0xfa1f0bf8>
80210c3c:	dc802017 	ldw	r18,128(sp)
80210c40:	dc002117 	ldw	r16,132(sp)
80210c44:	da002217 	ldw	r8,136(sp)
80210c48:	e015883a 	mov	r10,fp
80210c4c:	d8c01e17 	ldw	r3,120(sp)
80210c50:	1c47c83a 	sub	r3,r3,r17
80210c54:	d8c02115 	stw	r3,132(sp)
80210c58:	003f2a06 	br	80210904 <__reset+0xfa1f0904>
80210c5c:	dac02317 	ldw	r11,140(sp)
80210c60:	d8001d85 	stb	zero,118(sp)
80210c64:	5c400017 	ldw	r17,0(r11)
80210c68:	5f000104 	addi	fp,r11,4
80210c6c:	88022f26 	beq	r17,zero,8021152c <___svfiprintf_internal_r+0x1098>
80210c70:	80022516 	blt	r16,zero,80211508 <___svfiprintf_internal_r+0x1074>
80210c74:	800d883a 	mov	r6,r16
80210c78:	000b883a 	mov	r5,zero
80210c7c:	8809883a 	mov	r4,r17
80210c80:	da002c15 	stw	r8,176(sp)
80210c84:	020e71c0 	call	8020e71c <memchr>
80210c88:	da002c17 	ldw	r8,176(sp)
80210c8c:	10026426 	beq	r2,zero,80211620 <___svfiprintf_internal_r+0x118c>
80210c90:	1445c83a 	sub	r2,r2,r17
80210c94:	d8802115 	stw	r2,132(sp)
80210c98:	da801d83 	ldbu	r10,118(sp)
80210c9c:	df002315 	stw	fp,140(sp)
80210ca0:	0021883a 	mov	r16,zero
80210ca4:	003f1706 	br	80210904 <__reset+0xfa1f0904>
80210ca8:	94800814 	ori	r18,r18,32
80210cac:	98c00007 	ldb	r3,0(r19)
80210cb0:	003e4706 	br	802105d0 <__reset+0xfa1f05d0>
80210cb4:	21003fcc 	andi	r4,r4,255
80210cb8:	2002701e 	bne	r4,zero,8021167c <___svfiprintf_internal_r+0x11e8>
80210cbc:	94800414 	ori	r18,r18,16
80210cc0:	9080080c 	andi	r2,r18,32
80210cc4:	103fb71e 	bne	r2,zero,80210ba4 <__reset+0xfa1f0ba4>
80210cc8:	9080040c 	andi	r2,r18,16
80210ccc:	1001ab26 	beq	r2,zero,8021137c <___svfiprintf_internal_r+0xee8>
80210cd0:	dac02317 	ldw	r11,140(sp)
80210cd4:	5f000017 	ldw	fp,0(r11)
80210cd8:	5ac00104 	addi	r11,r11,4
80210cdc:	dac02315 	stw	r11,140(sp)
80210ce0:	e013d7fa 	srai	r9,fp,31
80210ce4:	4805883a 	mov	r2,r9
80210ce8:	103fb50e 	bge	r2,zero,80210bc0 <__reset+0xfa1f0bc0>
80210cec:	0739c83a 	sub	fp,zero,fp
80210cf0:	02800b44 	movi	r10,45
80210cf4:	e004c03a 	cmpne	r2,fp,zero
80210cf8:	0253c83a 	sub	r9,zero,r9
80210cfc:	da801d85 	stb	r10,118(sp)
80210d00:	4893c83a 	sub	r9,r9,r2
80210d04:	80023016 	blt	r16,zero,802115c8 <___svfiprintf_internal_r+0x1134>
80210d08:	00bfdfc4 	movi	r2,-129
80210d0c:	90a4703a 	and	r18,r18,r2
80210d10:	483fb21e 	bne	r9,zero,80210bdc <__reset+0xfa1f0bdc>
80210d14:	00003d06 	br	80210e0c <___svfiprintf_internal_r+0x978>
80210d18:	9817883a 	mov	r11,r19
80210d1c:	d8002415 	stw	zero,144(sp)
80210d20:	18bff404 	addi	r2,r3,-48
80210d24:	0019883a 	mov	r12,zero
80210d28:	58c00007 	ldb	r3,0(r11)
80210d2c:	630002a4 	muli	r12,r12,10
80210d30:	9cc00044 	addi	r19,r19,1
80210d34:	9817883a 	mov	r11,r19
80210d38:	1319883a 	add	r12,r2,r12
80210d3c:	18bff404 	addi	r2,r3,-48
80210d40:	30bff92e 	bgeu	r6,r2,80210d28 <__reset+0xfa1f0d28>
80210d44:	db002415 	stw	r12,144(sp)
80210d48:	18bff804 	addi	r2,r3,-32
80210d4c:	28be232e 	bgeu	r5,r2,802105dc <__reset+0xfa1f05dc>
80210d50:	21003fcc 	andi	r4,r4,255
80210d54:	20024b1e 	bne	r4,zero,80211684 <___svfiprintf_internal_r+0x11f0>
80210d58:	1800d626 	beq	r3,zero,802110b4 <___svfiprintf_internal_r+0xc20>
80210d5c:	02c00044 	movi	r11,1
80210d60:	dac02015 	stw	r11,128(sp)
80210d64:	d8c01005 	stb	r3,64(sp)
80210d68:	d8001d85 	stb	zero,118(sp)
80210d6c:	dac02115 	stw	r11,132(sp)
80210d70:	dc401004 	addi	r17,sp,64
80210d74:	003f2606 	br	80210a10 <__reset+0xfa1f0a10>
80210d78:	94802014 	ori	r18,r18,128
80210d7c:	98c00007 	ldb	r3,0(r19)
80210d80:	003e1306 	br	802105d0 <__reset+0xfa1f05d0>
80210d84:	98c00007 	ldb	r3,0(r19)
80210d88:	9ac00044 	addi	r11,r19,1
80210d8c:	1a822b26 	beq	r3,r10,8021163c <___svfiprintf_internal_r+0x11a8>
80210d90:	18bff404 	addi	r2,r3,-48
80210d94:	0021883a 	mov	r16,zero
80210d98:	30821e36 	bltu	r6,r2,80211614 <___svfiprintf_internal_r+0x1180>
80210d9c:	58c00007 	ldb	r3,0(r11)
80210da0:	840002a4 	muli	r16,r16,10
80210da4:	5cc00044 	addi	r19,r11,1
80210da8:	9817883a 	mov	r11,r19
80210dac:	80a1883a 	add	r16,r16,r2
80210db0:	18bff404 	addi	r2,r3,-48
80210db4:	30bff92e 	bgeu	r6,r2,80210d9c <__reset+0xfa1f0d9c>
80210db8:	803e060e 	bge	r16,zero,802105d4 <__reset+0xfa1f05d4>
80210dbc:	043fffc4 	movi	r16,-1
80210dc0:	003e0406 	br	802105d4 <__reset+0xfa1f05d4>
80210dc4:	21003fcc 	andi	r4,r4,255
80210dc8:	2002371e 	bne	r4,zero,802116a8 <___svfiprintf_internal_r+0x1214>
80210dcc:	94800414 	ori	r18,r18,16
80210dd0:	9080080c 	andi	r2,r18,32
80210dd4:	103ebb1e 	bne	r2,zero,802108c4 <__reset+0xfa1f08c4>
80210dd8:	9080040c 	andi	r2,r18,16
80210ddc:	10013b26 	beq	r2,zero,802112cc <___svfiprintf_internal_r+0xe38>
80210de0:	dac02317 	ldw	r11,140(sp)
80210de4:	d8001d85 	stb	zero,118(sp)
80210de8:	0013883a 	mov	r9,zero
80210dec:	58800104 	addi	r2,r11,4
80210df0:	5f000017 	ldw	fp,0(r11)
80210df4:	80013d16 	blt	r16,zero,802112ec <___svfiprintf_internal_r+0xe58>
80210df8:	00ffdfc4 	movi	r3,-129
80210dfc:	d8802315 	stw	r2,140(sp)
80210e00:	90e4703a 	and	r18,r18,r3
80210e04:	0015883a 	mov	r10,zero
80210e08:	e03eba26 	beq	fp,zero,802108f4 <__reset+0xfa1f08f4>
80210e0c:	00800244 	movi	r2,9
80210e10:	173f7236 	bltu	r2,fp,80210bdc <__reset+0xfa1f0bdc>
80210e14:	dac02b17 	ldw	r11,172(sp)
80210e18:	e7000c04 	addi	fp,fp,48
80210e1c:	df0019c5 	stb	fp,103(sp)
80210e20:	dac02115 	stw	r11,132(sp)
80210e24:	dc4019c4 	addi	r17,sp,103
80210e28:	003eb606 	br	80210904 <__reset+0xfa1f0904>
80210e2c:	21003fcc 	andi	r4,r4,255
80210e30:	20021f1e 	bne	r4,zero,802116b0 <___svfiprintf_internal_r+0x121c>
80210e34:	94800414 	ori	r18,r18,16
80210e38:	9080080c 	andi	r2,r18,32
80210e3c:	103ec51e 	bne	r2,zero,80210954 <__reset+0xfa1f0954>
80210e40:	9080040c 	andi	r2,r18,16
80210e44:	10016926 	beq	r2,zero,802113ec <___svfiprintf_internal_r+0xf58>
80210e48:	dac02317 	ldw	r11,140(sp)
80210e4c:	d8001d85 	stb	zero,118(sp)
80210e50:	0013883a 	mov	r9,zero
80210e54:	58800104 	addi	r2,r11,4
80210e58:	5f000017 	ldw	fp,0(r11)
80210e5c:	80016b16 	blt	r16,zero,8021140c <___svfiprintf_internal_r+0xf78>
80210e60:	00ffdfc4 	movi	r3,-129
80210e64:	d8802315 	stw	r2,140(sp)
80210e68:	90e4703a 	and	r18,r18,r3
80210e6c:	e03ec41e 	bne	fp,zero,80210980 <__reset+0xfa1f0980>
80210e70:	0015883a 	mov	r10,zero
80210e74:	8001c226 	beq	r16,zero,80211580 <___svfiprintf_internal_r+0x10ec>
80210e78:	0039883a 	mov	fp,zero
80210e7c:	0013883a 	mov	r9,zero
80210e80:	003ec006 	br	80210984 <__reset+0xfa1f0984>
80210e84:	d8c01c17 	ldw	r3,112(sp)
80210e88:	d8801b17 	ldw	r2,108(sp)
80210e8c:	d9001d87 	ldb	r4,118(sp)
80210e90:	20000b26 	beq	r4,zero,80210ec0 <___svfiprintf_internal_r+0xa2c>
80210e94:	d9001d84 	addi	r4,sp,118
80210e98:	18c00044 	addi	r3,r3,1
80210e9c:	10800044 	addi	r2,r2,1
80210ea0:	41000015 	stw	r4,0(r8)
80210ea4:	01000044 	movi	r4,1
80210ea8:	41000115 	stw	r4,4(r8)
80210eac:	d8c01c15 	stw	r3,112(sp)
80210eb0:	d8801b15 	stw	r2,108(sp)
80210eb4:	010001c4 	movi	r4,7
80210eb8:	2080e116 	blt	r4,r2,80211240 <___svfiprintf_internal_r+0xdac>
80210ebc:	42000204 	addi	r8,r8,8
80210ec0:	dac02217 	ldw	r11,136(sp)
80210ec4:	58000b26 	beq	r11,zero,80210ef4 <___svfiprintf_internal_r+0xa60>
80210ec8:	d9001d04 	addi	r4,sp,116
80210ecc:	18c00084 	addi	r3,r3,2
80210ed0:	10800044 	addi	r2,r2,1
80210ed4:	41000015 	stw	r4,0(r8)
80210ed8:	01000084 	movi	r4,2
80210edc:	41000115 	stw	r4,4(r8)
80210ee0:	d8c01c15 	stw	r3,112(sp)
80210ee4:	d8801b15 	stw	r2,108(sp)
80210ee8:	010001c4 	movi	r4,7
80210eec:	2080dd16 	blt	r4,r2,80211264 <___svfiprintf_internal_r+0xdd0>
80210ef0:	42000204 	addi	r8,r8,8
80210ef4:	dac02617 	ldw	r11,152(sp)
80210ef8:	01002004 	movi	r4,128
80210efc:	59008426 	beq	r11,r4,80211110 <___svfiprintf_internal_r+0xc7c>
80210f00:	dac02117 	ldw	r11,132(sp)
80210f04:	82e1c83a 	sub	r16,r16,r11
80210f08:	0400270e 	bge	zero,r16,80210fa8 <___svfiprintf_internal_r+0xb14>
80210f0c:	01c00404 	movi	r7,16
80210f10:	3c016a0e 	bge	r7,r16,802114bc <___svfiprintf_internal_r+0x1028>
80210f14:	016008b4 	movhi	r5,32802
80210f18:	29765304 	addi	r5,r5,-9908
80210f1c:	d9402215 	stw	r5,136(sp)
80210f20:	070001c4 	movi	fp,7
80210f24:	00000306 	br	80210f34 <___svfiprintf_internal_r+0xaa0>
80210f28:	843ffc04 	addi	r16,r16,-16
80210f2c:	42000204 	addi	r8,r8,8
80210f30:	3c00130e 	bge	r7,r16,80210f80 <___svfiprintf_internal_r+0xaec>
80210f34:	18c00404 	addi	r3,r3,16
80210f38:	10800044 	addi	r2,r2,1
80210f3c:	45000015 	stw	r20,0(r8)
80210f40:	41c00115 	stw	r7,4(r8)
80210f44:	d8c01c15 	stw	r3,112(sp)
80210f48:	d8801b15 	stw	r2,108(sp)
80210f4c:	e0bff60e 	bge	fp,r2,80210f28 <__reset+0xfa1f0f28>
80210f50:	d9801a04 	addi	r6,sp,104
80210f54:	b80b883a 	mov	r5,r23
80210f58:	a809883a 	mov	r4,r21
80210f5c:	d9c02c15 	stw	r7,176(sp)
80210f60:	02102c40 	call	802102c4 <__ssprint_r>
80210f64:	d9c02c17 	ldw	r7,176(sp)
80210f68:	1000581e 	bne	r2,zero,802110cc <___svfiprintf_internal_r+0xc38>
80210f6c:	843ffc04 	addi	r16,r16,-16
80210f70:	d8c01c17 	ldw	r3,112(sp)
80210f74:	d8801b17 	ldw	r2,108(sp)
80210f78:	d811883a 	mov	r8,sp
80210f7c:	3c3fed16 	blt	r7,r16,80210f34 <__reset+0xfa1f0f34>
80210f80:	dac02217 	ldw	r11,136(sp)
80210f84:	1c07883a 	add	r3,r3,r16
80210f88:	10800044 	addi	r2,r2,1
80210f8c:	42c00015 	stw	r11,0(r8)
80210f90:	44000115 	stw	r16,4(r8)
80210f94:	d8c01c15 	stw	r3,112(sp)
80210f98:	d8801b15 	stw	r2,108(sp)
80210f9c:	010001c4 	movi	r4,7
80210fa0:	20809e16 	blt	r4,r2,8021121c <___svfiprintf_internal_r+0xd88>
80210fa4:	42000204 	addi	r8,r8,8
80210fa8:	dac02117 	ldw	r11,132(sp)
80210fac:	10800044 	addi	r2,r2,1
80210fb0:	44400015 	stw	r17,0(r8)
80210fb4:	58c7883a 	add	r3,r11,r3
80210fb8:	42c00115 	stw	r11,4(r8)
80210fbc:	d8c01c15 	stw	r3,112(sp)
80210fc0:	d8801b15 	stw	r2,108(sp)
80210fc4:	010001c4 	movi	r4,7
80210fc8:	20807f16 	blt	r4,r2,802111c8 <___svfiprintf_internal_r+0xd34>
80210fcc:	42000204 	addi	r8,r8,8
80210fd0:	9480010c 	andi	r18,r18,4
80210fd4:	90002926 	beq	r18,zero,8021107c <___svfiprintf_internal_r+0xbe8>
80210fd8:	dac02417 	ldw	r11,144(sp)
80210fdc:	d8802017 	ldw	r2,128(sp)
80210fe0:	58a1c83a 	sub	r16,r11,r2
80210fe4:	0400250e 	bge	zero,r16,8021107c <___svfiprintf_internal_r+0xbe8>
80210fe8:	04400404 	movi	r17,16
80210fec:	d8801b17 	ldw	r2,108(sp)
80210ff0:	8c017c0e 	bge	r17,r16,802115e4 <___svfiprintf_internal_r+0x1150>
80210ff4:	016008b4 	movhi	r5,32802
80210ff8:	29765704 	addi	r5,r5,-9892
80210ffc:	d9402815 	stw	r5,160(sp)
80211000:	048001c4 	movi	r18,7
80211004:	00000306 	br	80211014 <___svfiprintf_internal_r+0xb80>
80211008:	843ffc04 	addi	r16,r16,-16
8021100c:	42000204 	addi	r8,r8,8
80211010:	8c00110e 	bge	r17,r16,80211058 <___svfiprintf_internal_r+0xbc4>
80211014:	18c00404 	addi	r3,r3,16
80211018:	10800044 	addi	r2,r2,1
8021101c:	45800015 	stw	r22,0(r8)
80211020:	44400115 	stw	r17,4(r8)
80211024:	d8c01c15 	stw	r3,112(sp)
80211028:	d8801b15 	stw	r2,108(sp)
8021102c:	90bff60e 	bge	r18,r2,80211008 <__reset+0xfa1f1008>
80211030:	d9801a04 	addi	r6,sp,104
80211034:	b80b883a 	mov	r5,r23
80211038:	a809883a 	mov	r4,r21
8021103c:	02102c40 	call	802102c4 <__ssprint_r>
80211040:	1000221e 	bne	r2,zero,802110cc <___svfiprintf_internal_r+0xc38>
80211044:	843ffc04 	addi	r16,r16,-16
80211048:	d8c01c17 	ldw	r3,112(sp)
8021104c:	d8801b17 	ldw	r2,108(sp)
80211050:	d811883a 	mov	r8,sp
80211054:	8c3fef16 	blt	r17,r16,80211014 <__reset+0xfa1f1014>
80211058:	dac02817 	ldw	r11,160(sp)
8021105c:	1c07883a 	add	r3,r3,r16
80211060:	10800044 	addi	r2,r2,1
80211064:	42c00015 	stw	r11,0(r8)
80211068:	44000115 	stw	r16,4(r8)
8021106c:	d8c01c15 	stw	r3,112(sp)
80211070:	d8801b15 	stw	r2,108(sp)
80211074:	010001c4 	movi	r4,7
80211078:	2080aa16 	blt	r4,r2,80211324 <___svfiprintf_internal_r+0xe90>
8021107c:	d8802417 	ldw	r2,144(sp)
80211080:	dac02017 	ldw	r11,128(sp)
80211084:	12c0010e 	bge	r2,r11,8021108c <___svfiprintf_internal_r+0xbf8>
80211088:	5805883a 	mov	r2,r11
8021108c:	dac02517 	ldw	r11,148(sp)
80211090:	5897883a 	add	r11,r11,r2
80211094:	dac02515 	stw	r11,148(sp)
80211098:	1800531e 	bne	r3,zero,802111e8 <___svfiprintf_internal_r+0xd54>
8021109c:	98800007 	ldb	r2,0(r19)
802110a0:	d8001b15 	stw	zero,108(sp)
802110a4:	d811883a 	mov	r8,sp
802110a8:	103d231e 	bne	r2,zero,80210538 <__reset+0xfa1f0538>
802110ac:	9823883a 	mov	r17,r19
802110b0:	003d3906 	br	80210598 <__reset+0xfa1f0598>
802110b4:	d8801c17 	ldw	r2,112(sp)
802110b8:	10000426 	beq	r2,zero,802110cc <___svfiprintf_internal_r+0xc38>
802110bc:	d9402717 	ldw	r5,156(sp)
802110c0:	d9002a17 	ldw	r4,168(sp)
802110c4:	d9801a04 	addi	r6,sp,104
802110c8:	02102c40 	call	802102c4 <__ssprint_r>
802110cc:	dac02717 	ldw	r11,156(sp)
802110d0:	d8802517 	ldw	r2,148(sp)
802110d4:	58c0030b 	ldhu	r3,12(r11)
802110d8:	18c0100c 	andi	r3,r3,64
802110dc:	1801381e 	bne	r3,zero,802115c0 <___svfiprintf_internal_r+0x112c>
802110e0:	dfc03717 	ldw	ra,220(sp)
802110e4:	df003617 	ldw	fp,216(sp)
802110e8:	ddc03517 	ldw	r23,212(sp)
802110ec:	dd803417 	ldw	r22,208(sp)
802110f0:	dd403317 	ldw	r21,204(sp)
802110f4:	dd003217 	ldw	r20,200(sp)
802110f8:	dcc03117 	ldw	r19,196(sp)
802110fc:	dc803017 	ldw	r18,192(sp)
80211100:	dc402f17 	ldw	r17,188(sp)
80211104:	dc002e17 	ldw	r16,184(sp)
80211108:	dec03804 	addi	sp,sp,224
8021110c:	f800283a 	ret
80211110:	dac02417 	ldw	r11,144(sp)
80211114:	d9002017 	ldw	r4,128(sp)
80211118:	5939c83a 	sub	fp,r11,r4
8021111c:	073f780e 	bge	zero,fp,80210f00 <__reset+0xfa1f0f00>
80211120:	02400404 	movi	r9,16
80211124:	4f01370e 	bge	r9,fp,80211604 <___svfiprintf_internal_r+0x1170>
80211128:	02e008b4 	movhi	r11,32802
8021112c:	5af65304 	addi	r11,r11,-9908
80211130:	dac02215 	stw	r11,136(sp)
80211134:	028001c4 	movi	r10,7
80211138:	00000306 	br	80211148 <___svfiprintf_internal_r+0xcb4>
8021113c:	e73ffc04 	addi	fp,fp,-16
80211140:	42000204 	addi	r8,r8,8
80211144:	4f00150e 	bge	r9,fp,8021119c <___svfiprintf_internal_r+0xd08>
80211148:	18c00404 	addi	r3,r3,16
8021114c:	10800044 	addi	r2,r2,1
80211150:	45000015 	stw	r20,0(r8)
80211154:	42400115 	stw	r9,4(r8)
80211158:	d8c01c15 	stw	r3,112(sp)
8021115c:	d8801b15 	stw	r2,108(sp)
80211160:	50bff60e 	bge	r10,r2,8021113c <__reset+0xfa1f113c>
80211164:	d9801a04 	addi	r6,sp,104
80211168:	b80b883a 	mov	r5,r23
8021116c:	a809883a 	mov	r4,r21
80211170:	da402c15 	stw	r9,176(sp)
80211174:	da802d15 	stw	r10,180(sp)
80211178:	02102c40 	call	802102c4 <__ssprint_r>
8021117c:	da402c17 	ldw	r9,176(sp)
80211180:	da802d17 	ldw	r10,180(sp)
80211184:	103fd11e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211188:	e73ffc04 	addi	fp,fp,-16
8021118c:	d8c01c17 	ldw	r3,112(sp)
80211190:	d8801b17 	ldw	r2,108(sp)
80211194:	d811883a 	mov	r8,sp
80211198:	4f3feb16 	blt	r9,fp,80211148 <__reset+0xfa1f1148>
8021119c:	dac02217 	ldw	r11,136(sp)
802111a0:	1f07883a 	add	r3,r3,fp
802111a4:	10800044 	addi	r2,r2,1
802111a8:	42c00015 	stw	r11,0(r8)
802111ac:	47000115 	stw	fp,4(r8)
802111b0:	d8c01c15 	stw	r3,112(sp)
802111b4:	d8801b15 	stw	r2,108(sp)
802111b8:	010001c4 	movi	r4,7
802111bc:	2080b616 	blt	r4,r2,80211498 <___svfiprintf_internal_r+0x1004>
802111c0:	42000204 	addi	r8,r8,8
802111c4:	003f4e06 	br	80210f00 <__reset+0xfa1f0f00>
802111c8:	d9801a04 	addi	r6,sp,104
802111cc:	b80b883a 	mov	r5,r23
802111d0:	a809883a 	mov	r4,r21
802111d4:	02102c40 	call	802102c4 <__ssprint_r>
802111d8:	103fbc1e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
802111dc:	d8c01c17 	ldw	r3,112(sp)
802111e0:	d811883a 	mov	r8,sp
802111e4:	003f7a06 	br	80210fd0 <__reset+0xfa1f0fd0>
802111e8:	d9801a04 	addi	r6,sp,104
802111ec:	b80b883a 	mov	r5,r23
802111f0:	a809883a 	mov	r4,r21
802111f4:	02102c40 	call	802102c4 <__ssprint_r>
802111f8:	103fa826 	beq	r2,zero,8021109c <__reset+0xfa1f109c>
802111fc:	003fb306 	br	802110cc <__reset+0xfa1f10cc>
80211200:	d9801a04 	addi	r6,sp,104
80211204:	b80b883a 	mov	r5,r23
80211208:	a809883a 	mov	r4,r21
8021120c:	02102c40 	call	802102c4 <__ssprint_r>
80211210:	103fae1e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211214:	d811883a 	mov	r8,sp
80211218:	003cdc06 	br	8021058c <__reset+0xfa1f058c>
8021121c:	d9801a04 	addi	r6,sp,104
80211220:	b80b883a 	mov	r5,r23
80211224:	a809883a 	mov	r4,r21
80211228:	02102c40 	call	802102c4 <__ssprint_r>
8021122c:	103fa71e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211230:	d8c01c17 	ldw	r3,112(sp)
80211234:	d8801b17 	ldw	r2,108(sp)
80211238:	d811883a 	mov	r8,sp
8021123c:	003f5a06 	br	80210fa8 <__reset+0xfa1f0fa8>
80211240:	d9801a04 	addi	r6,sp,104
80211244:	b80b883a 	mov	r5,r23
80211248:	a809883a 	mov	r4,r21
8021124c:	02102c40 	call	802102c4 <__ssprint_r>
80211250:	103f9e1e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211254:	d8c01c17 	ldw	r3,112(sp)
80211258:	d8801b17 	ldw	r2,108(sp)
8021125c:	d811883a 	mov	r8,sp
80211260:	003f1706 	br	80210ec0 <__reset+0xfa1f0ec0>
80211264:	d9801a04 	addi	r6,sp,104
80211268:	b80b883a 	mov	r5,r23
8021126c:	a809883a 	mov	r4,r21
80211270:	02102c40 	call	802102c4 <__ssprint_r>
80211274:	103f951e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211278:	d8c01c17 	ldw	r3,112(sp)
8021127c:	d8801b17 	ldw	r2,108(sp)
80211280:	d811883a 	mov	r8,sp
80211284:	003f1b06 	br	80210ef4 <__reset+0xfa1f0ef4>
80211288:	d8001d85 	stb	zero,118(sp)
8021128c:	80007b16 	blt	r16,zero,8021147c <___svfiprintf_internal_r+0xfe8>
80211290:	00ffdfc4 	movi	r3,-129
80211294:	e244b03a 	or	r2,fp,r9
80211298:	90e4703a 	and	r18,r18,r3
8021129c:	103d7026 	beq	r2,zero,80210860 <__reset+0xfa1f0860>
802112a0:	0015883a 	mov	r10,zero
802112a4:	003d7206 	br	80210870 <__reset+0xfa1f0870>
802112a8:	d9801a04 	addi	r6,sp,104
802112ac:	b80b883a 	mov	r5,r23
802112b0:	a809883a 	mov	r4,r21
802112b4:	02102c40 	call	802102c4 <__ssprint_r>
802112b8:	103f841e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
802112bc:	d8c01c17 	ldw	r3,112(sp)
802112c0:	d8801b17 	ldw	r2,108(sp)
802112c4:	d811883a 	mov	r8,sp
802112c8:	003ef006 	br	80210e8c <__reset+0xfa1f0e8c>
802112cc:	9080100c 	andi	r2,r18,64
802112d0:	d8001d85 	stb	zero,118(sp)
802112d4:	dac02317 	ldw	r11,140(sp)
802112d8:	10008126 	beq	r2,zero,802114e0 <___svfiprintf_internal_r+0x104c>
802112dc:	58800104 	addi	r2,r11,4
802112e0:	5f00000b 	ldhu	fp,0(r11)
802112e4:	0013883a 	mov	r9,zero
802112e8:	803ec30e 	bge	r16,zero,80210df8 <__reset+0xfa1f0df8>
802112ec:	d8802315 	stw	r2,140(sp)
802112f0:	0015883a 	mov	r10,zero
802112f4:	e244b03a 	or	r2,fp,r9
802112f8:	103e371e 	bne	r2,zero,80210bd8 <__reset+0xfa1f0bd8>
802112fc:	00800044 	movi	r2,1
80211300:	10803fcc 	andi	r2,r2,255
80211304:	00c00044 	movi	r3,1
80211308:	10c06126 	beq	r2,r3,80211490 <___svfiprintf_internal_r+0xffc>
8021130c:	00c00084 	movi	r3,2
80211310:	10fd5526 	beq	r2,r3,80210868 <__reset+0xfa1f0868>
80211314:	003ed806 	br	80210e78 <__reset+0xfa1f0e78>
80211318:	d8802315 	stw	r2,140(sp)
8021131c:	98c00007 	ldb	r3,0(r19)
80211320:	003cab06 	br	802105d0 <__reset+0xfa1f05d0>
80211324:	d9801a04 	addi	r6,sp,104
80211328:	b80b883a 	mov	r5,r23
8021132c:	a809883a 	mov	r4,r21
80211330:	02102c40 	call	802102c4 <__ssprint_r>
80211334:	103f651e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
80211338:	d8c01c17 	ldw	r3,112(sp)
8021133c:	003f4f06 	br	8021107c <__reset+0xfa1f107c>
80211340:	00a008b4 	movhi	r2,32802
80211344:	10b5eb04 	addi	r2,r2,-10324
80211348:	d8802915 	stw	r2,164(sp)
8021134c:	003d4406 	br	80210860 <__reset+0xfa1f0860>
80211350:	dac02317 	ldw	r11,140(sp)
80211354:	58800017 	ldw	r2,0(r11)
80211358:	dac02517 	ldw	r11,148(sp)
8021135c:	5807d7fa 	srai	r3,r11,31
80211360:	dac02317 	ldw	r11,140(sp)
80211364:	10c00115 	stw	r3,4(r2)
80211368:	5ac00104 	addi	r11,r11,4
8021136c:	dac02315 	stw	r11,140(sp)
80211370:	dac02517 	ldw	r11,148(sp)
80211374:	12c00015 	stw	r11,0(r2)
80211378:	003c6d06 	br	80210530 <__reset+0xfa1f0530>
8021137c:	9080100c 	andi	r2,r18,64
80211380:	dac02317 	ldw	r11,140(sp)
80211384:	103e5326 	beq	r2,zero,80210cd4 <__reset+0xfa1f0cd4>
80211388:	5f00000f 	ldh	fp,0(r11)
8021138c:	5ac00104 	addi	r11,r11,4
80211390:	dac02315 	stw	r11,140(sp)
80211394:	e013d7fa 	srai	r9,fp,31
80211398:	4805883a 	mov	r2,r9
8021139c:	003e0706 	br	80210bbc <__reset+0xfa1f0bbc>
802113a0:	00800c04 	movi	r2,48
802113a4:	d8801d05 	stb	r2,116(sp)
802113a8:	d8c01d45 	stb	r3,117(sp)
802113ac:	d8001d85 	stb	zero,118(sp)
802113b0:	90800094 	ori	r2,r18,2
802113b4:	80008f16 	blt	r16,zero,802115f4 <___svfiprintf_internal_r+0x1160>
802113b8:	00bfdfc4 	movi	r2,-129
802113bc:	90a4703a 	and	r18,r18,r2
802113c0:	94800094 	ori	r18,r18,2
802113c4:	0015883a 	mov	r10,zero
802113c8:	003d2906 	br	80210870 <__reset+0xfa1f0870>
802113cc:	98c00007 	ldb	r3,0(r19)
802113d0:	003c7f06 	br	802105d0 <__reset+0xfa1f05d0>
802113d4:	dac02317 	ldw	r11,140(sp)
802113d8:	0013883a 	mov	r9,zero
802113dc:	5f000017 	ldw	fp,0(r11)
802113e0:	5ac00104 	addi	r11,r11,4
802113e4:	dac02315 	stw	r11,140(sp)
802113e8:	003d1506 	br	80210840 <__reset+0xfa1f0840>
802113ec:	9080100c 	andi	r2,r18,64
802113f0:	d8001d85 	stb	zero,118(sp)
802113f4:	dac02317 	ldw	r11,140(sp)
802113f8:	10003426 	beq	r2,zero,802114cc <___svfiprintf_internal_r+0x1038>
802113fc:	58800104 	addi	r2,r11,4
80211400:	5f00000b 	ldhu	fp,0(r11)
80211404:	0013883a 	mov	r9,zero
80211408:	803e950e 	bge	r16,zero,80210e60 <__reset+0xfa1f0e60>
8021140c:	e246b03a 	or	r3,fp,r9
80211410:	d8802315 	stw	r2,140(sp)
80211414:	183d5a1e 	bne	r3,zero,80210980 <__reset+0xfa1f0980>
80211418:	0015883a 	mov	r10,zero
8021141c:	0005883a 	mov	r2,zero
80211420:	003fb706 	br	80211300 <__reset+0xfa1f1300>
80211424:	98c00043 	ldbu	r3,1(r19)
80211428:	94800814 	ori	r18,r18,32
8021142c:	9cc00044 	addi	r19,r19,1
80211430:	18c03fcc 	andi	r3,r3,255
80211434:	18c0201c 	xori	r3,r3,128
80211438:	18ffe004 	addi	r3,r3,-128
8021143c:	003c6406 	br	802105d0 <__reset+0xfa1f05d0>
80211440:	d8c02315 	stw	r3,140(sp)
80211444:	0015883a 	mov	r10,zero
80211448:	003faa06 	br	802112f4 <__reset+0xfa1f12f4>
8021144c:	dac02317 	ldw	r11,140(sp)
80211450:	58800017 	ldw	r2,0(r11)
80211454:	5ac00104 	addi	r11,r11,4
80211458:	dac02315 	stw	r11,140(sp)
8021145c:	dac02517 	ldw	r11,148(sp)
80211460:	12c00015 	stw	r11,0(r2)
80211464:	003c3206 	br	80210530 <__reset+0xfa1f0530>
80211468:	012008b4 	movhi	r4,32802
8021146c:	2135eb04 	addi	r4,r4,-10324
80211470:	d9002915 	stw	r4,164(sp)
80211474:	d8c02315 	stw	r3,140(sp)
80211478:	1025883a 	mov	r18,r2
8021147c:	e244b03a 	or	r2,fp,r9
80211480:	103f871e 	bne	r2,zero,802112a0 <__reset+0xfa1f12a0>
80211484:	0015883a 	mov	r10,zero
80211488:	00800084 	movi	r2,2
8021148c:	003f9c06 	br	80211300 <__reset+0xfa1f1300>
80211490:	0039883a 	mov	fp,zero
80211494:	003e5f06 	br	80210e14 <__reset+0xfa1f0e14>
80211498:	d9801a04 	addi	r6,sp,104
8021149c:	b80b883a 	mov	r5,r23
802114a0:	a809883a 	mov	r4,r21
802114a4:	02102c40 	call	802102c4 <__ssprint_r>
802114a8:	103f081e 	bne	r2,zero,802110cc <__reset+0xfa1f10cc>
802114ac:	d8c01c17 	ldw	r3,112(sp)
802114b0:	d8801b17 	ldw	r2,108(sp)
802114b4:	d811883a 	mov	r8,sp
802114b8:	003e9106 	br	80210f00 <__reset+0xfa1f0f00>
802114bc:	012008b4 	movhi	r4,32802
802114c0:	21365304 	addi	r4,r4,-9908
802114c4:	d9002215 	stw	r4,136(sp)
802114c8:	003ead06 	br	80210f80 <__reset+0xfa1f0f80>
802114cc:	58800104 	addi	r2,r11,4
802114d0:	5f000017 	ldw	fp,0(r11)
802114d4:	0013883a 	mov	r9,zero
802114d8:	803e610e 	bge	r16,zero,80210e60 <__reset+0xfa1f0e60>
802114dc:	003fcb06 	br	8021140c <__reset+0xfa1f140c>
802114e0:	58800104 	addi	r2,r11,4
802114e4:	5f000017 	ldw	fp,0(r11)
802114e8:	0013883a 	mov	r9,zero
802114ec:	803e420e 	bge	r16,zero,80210df8 <__reset+0xfa1f0df8>
802114f0:	003f7e06 	br	802112ec <__reset+0xfa1f12ec>
802114f4:	5f000017 	ldw	fp,0(r11)
802114f8:	5ac00104 	addi	r11,r11,4
802114fc:	0013883a 	mov	r9,zero
80211500:	dac02315 	stw	r11,140(sp)
80211504:	003cce06 	br	80210840 <__reset+0xfa1f0840>
80211508:	8809883a 	mov	r4,r17
8021150c:	da002c15 	stw	r8,176(sp)
80211510:	0206c9c0 	call	80206c9c <strlen>
80211514:	d8802115 	stw	r2,132(sp)
80211518:	da801d83 	ldbu	r10,118(sp)
8021151c:	df002315 	stw	fp,140(sp)
80211520:	0021883a 	mov	r16,zero
80211524:	da002c17 	ldw	r8,176(sp)
80211528:	003cf606 	br	80210904 <__reset+0xfa1f0904>
8021152c:	00800184 	movi	r2,6
80211530:	1400012e 	bgeu	r2,r16,80211538 <___svfiprintf_internal_r+0x10a4>
80211534:	1021883a 	mov	r16,r2
80211538:	dc002115 	stw	r16,132(sp)
8021153c:	8005883a 	mov	r2,r16
80211540:	80003c16 	blt	r16,zero,80211634 <___svfiprintf_internal_r+0x11a0>
80211544:	046008b4 	movhi	r17,32802
80211548:	d8802015 	stw	r2,128(sp)
8021154c:	df002315 	stw	fp,140(sp)
80211550:	8c75f004 	addi	r17,r17,-10304
80211554:	003d2e06 	br	80210a10 <__reset+0xfa1f0a10>
80211558:	04001004 	movi	r16,64
8021155c:	800b883a 	mov	r5,r16
80211560:	020df100 	call	8020df10 <_malloc_r>
80211564:	dac02717 	ldw	r11,156(sp)
80211568:	58800015 	stw	r2,0(r11)
8021156c:	58800415 	stw	r2,16(r11)
80211570:	10004826 	beq	r2,zero,80211694 <___svfiprintf_internal_r+0x1200>
80211574:	dac02717 	ldw	r11,156(sp)
80211578:	5c000515 	stw	r16,20(r11)
8021157c:	003bd906 	br	802104e4 <__reset+0xfa1f04e4>
80211580:	9080004c 	andi	r2,r18,1
80211584:	0015883a 	mov	r10,zero
80211588:	10000626 	beq	r2,zero,802115a4 <___svfiprintf_internal_r+0x1110>
8021158c:	dac02b17 	ldw	r11,172(sp)
80211590:	00800c04 	movi	r2,48
80211594:	d88019c5 	stb	r2,103(sp)
80211598:	dac02115 	stw	r11,132(sp)
8021159c:	dc4019c4 	addi	r17,sp,103
802115a0:	003cd806 	br	80210904 <__reset+0xfa1f0904>
802115a4:	d8002115 	stw	zero,132(sp)
802115a8:	dc401a04 	addi	r17,sp,104
802115ac:	003cd506 	br	80210904 <__reset+0xfa1f0904>
802115b0:	012008b4 	movhi	r4,32802
802115b4:	21365704 	addi	r4,r4,-9892
802115b8:	d9002815 	stw	r4,160(sp)
802115bc:	003d4306 	br	80210acc <__reset+0xfa1f0acc>
802115c0:	00bfffc4 	movi	r2,-1
802115c4:	003ec606 	br	802110e0 <__reset+0xfa1f10e0>
802115c8:	00800044 	movi	r2,1
802115cc:	10803fcc 	andi	r2,r2,255
802115d0:	00c00044 	movi	r3,1
802115d4:	10fd8026 	beq	r2,r3,80210bd8 <__reset+0xfa1f0bd8>
802115d8:	00c00084 	movi	r3,2
802115dc:	10fca426 	beq	r2,r3,80210870 <__reset+0xfa1f0870>
802115e0:	003ce806 	br	80210984 <__reset+0xfa1f0984>
802115e4:	012008b4 	movhi	r4,32802
802115e8:	21365704 	addi	r4,r4,-9892
802115ec:	d9002815 	stw	r4,160(sp)
802115f0:	003e9906 	br	80211058 <__reset+0xfa1f1058>
802115f4:	1025883a 	mov	r18,r2
802115f8:	0015883a 	mov	r10,zero
802115fc:	00800084 	movi	r2,2
80211600:	003ff206 	br	802115cc <__reset+0xfa1f15cc>
80211604:	016008b4 	movhi	r5,32802
80211608:	29765304 	addi	r5,r5,-9908
8021160c:	d9402215 	stw	r5,136(sp)
80211610:	003ee206 	br	8021119c <__reset+0xfa1f119c>
80211614:	5827883a 	mov	r19,r11
80211618:	0021883a 	mov	r16,zero
8021161c:	003bed06 	br	802105d4 <__reset+0xfa1f05d4>
80211620:	dc002115 	stw	r16,132(sp)
80211624:	da801d83 	ldbu	r10,118(sp)
80211628:	df002315 	stw	fp,140(sp)
8021162c:	0021883a 	mov	r16,zero
80211630:	003cb406 	br	80210904 <__reset+0xfa1f0904>
80211634:	0005883a 	mov	r2,zero
80211638:	003fc206 	br	80211544 <__reset+0xfa1f1544>
8021163c:	d8802317 	ldw	r2,140(sp)
80211640:	98c00043 	ldbu	r3,1(r19)
80211644:	5827883a 	mov	r19,r11
80211648:	14000017 	ldw	r16,0(r2)
8021164c:	10800104 	addi	r2,r2,4
80211650:	d8802315 	stw	r2,140(sp)
80211654:	803f760e 	bge	r16,zero,80211430 <__reset+0xfa1f1430>
80211658:	18c03fcc 	andi	r3,r3,255
8021165c:	18c0201c 	xori	r3,r3,128
80211660:	043fffc4 	movi	r16,-1
80211664:	18ffe004 	addi	r3,r3,-128
80211668:	003bd906 	br	802105d0 <__reset+0xfa1f05d0>
8021166c:	d9c01d85 	stb	r7,118(sp)
80211670:	003cb606 	br	8021094c <__reset+0xfa1f094c>
80211674:	d9c01d85 	stb	r7,118(sp)
80211678:	003d2106 	br	80210b00 <__reset+0xfa1f0b00>
8021167c:	d9c01d85 	stb	r7,118(sp)
80211680:	003d8e06 	br	80210cbc <__reset+0xfa1f0cbc>
80211684:	d9c01d85 	stb	r7,118(sp)
80211688:	003db306 	br	80210d58 <__reset+0xfa1f0d58>
8021168c:	d9c01d85 	stb	r7,118(sp)
80211690:	003c8a06 	br	802108bc <__reset+0xfa1f08bc>
80211694:	dac02a17 	ldw	r11,168(sp)
80211698:	00800304 	movi	r2,12
8021169c:	58800015 	stw	r2,0(r11)
802116a0:	00bfffc4 	movi	r2,-1
802116a4:	003e8e06 	br	802110e0 <__reset+0xfa1f10e0>
802116a8:	d9c01d85 	stb	r7,118(sp)
802116ac:	003dc706 	br	80210dcc <__reset+0xfa1f0dcc>
802116b0:	d9c01d85 	stb	r7,118(sp)
802116b4:	003ddf06 	br	80210e34 <__reset+0xfa1f0e34>
802116b8:	d9c01d85 	stb	r7,118(sp)
802116bc:	003d3706 	br	80210b9c <__reset+0xfa1f0b9c>
802116c0:	d9c01d85 	stb	r7,118(sp)
802116c4:	003c5406 	br	80210818 <__reset+0xfa1f0818>
802116c8:	d9c01d85 	stb	r7,118(sp)
802116cc:	003d1d06 	br	80210b44 <__reset+0xfa1f0b44>

802116d0 <__sprint_r.part.0>:
802116d0:	28801917 	ldw	r2,100(r5)
802116d4:	defff604 	addi	sp,sp,-40
802116d8:	dd400515 	stw	r21,20(sp)
802116dc:	dfc00915 	stw	ra,36(sp)
802116e0:	df000815 	stw	fp,32(sp)
802116e4:	ddc00715 	stw	r23,28(sp)
802116e8:	dd800615 	stw	r22,24(sp)
802116ec:	dd000415 	stw	r20,16(sp)
802116f0:	dcc00315 	stw	r19,12(sp)
802116f4:	dc800215 	stw	r18,8(sp)
802116f8:	dc400115 	stw	r17,4(sp)
802116fc:	dc000015 	stw	r16,0(sp)
80211700:	1088000c 	andi	r2,r2,8192
80211704:	302b883a 	mov	r21,r6
80211708:	10002e26 	beq	r2,zero,802117c4 <__sprint_r.part.0+0xf4>
8021170c:	30800217 	ldw	r2,8(r6)
80211710:	35800017 	ldw	r22,0(r6)
80211714:	10002926 	beq	r2,zero,802117bc <__sprint_r.part.0+0xec>
80211718:	2827883a 	mov	r19,r5
8021171c:	2029883a 	mov	r20,r4
80211720:	b5c00104 	addi	r23,r22,4
80211724:	04bfffc4 	movi	r18,-1
80211728:	bc400017 	ldw	r17,0(r23)
8021172c:	b4000017 	ldw	r16,0(r22)
80211730:	0039883a 	mov	fp,zero
80211734:	8822d0ba 	srli	r17,r17,2
80211738:	8800031e 	bne	r17,zero,80211748 <__sprint_r.part.0+0x78>
8021173c:	00001806 	br	802117a0 <__sprint_r.part.0+0xd0>
80211740:	84000104 	addi	r16,r16,4
80211744:	8f001526 	beq	r17,fp,8021179c <__sprint_r.part.0+0xcc>
80211748:	81400017 	ldw	r5,0(r16)
8021174c:	980d883a 	mov	r6,r19
80211750:	a009883a 	mov	r4,r20
80211754:	02130f80 	call	802130f8 <_fputwc_r>
80211758:	e7000044 	addi	fp,fp,1
8021175c:	14bff81e 	bne	r2,r18,80211740 <__reset+0xfa1f1740>
80211760:	9005883a 	mov	r2,r18
80211764:	a8000215 	stw	zero,8(r21)
80211768:	a8000115 	stw	zero,4(r21)
8021176c:	dfc00917 	ldw	ra,36(sp)
80211770:	df000817 	ldw	fp,32(sp)
80211774:	ddc00717 	ldw	r23,28(sp)
80211778:	dd800617 	ldw	r22,24(sp)
8021177c:	dd400517 	ldw	r21,20(sp)
80211780:	dd000417 	ldw	r20,16(sp)
80211784:	dcc00317 	ldw	r19,12(sp)
80211788:	dc800217 	ldw	r18,8(sp)
8021178c:	dc400117 	ldw	r17,4(sp)
80211790:	dc000017 	ldw	r16,0(sp)
80211794:	dec00a04 	addi	sp,sp,40
80211798:	f800283a 	ret
8021179c:	a8800217 	ldw	r2,8(r21)
802117a0:	8c63883a 	add	r17,r17,r17
802117a4:	8c63883a 	add	r17,r17,r17
802117a8:	1445c83a 	sub	r2,r2,r17
802117ac:	a8800215 	stw	r2,8(r21)
802117b0:	b5800204 	addi	r22,r22,8
802117b4:	bdc00204 	addi	r23,r23,8
802117b8:	103fdb1e 	bne	r2,zero,80211728 <__reset+0xfa1f1728>
802117bc:	0005883a 	mov	r2,zero
802117c0:	003fe806 	br	80211764 <__reset+0xfa1f1764>
802117c4:	020d6340 	call	8020d634 <__sfvwrite_r>
802117c8:	003fe606 	br	80211764 <__reset+0xfa1f1764>

802117cc <__sprint_r>:
802117cc:	30c00217 	ldw	r3,8(r6)
802117d0:	18000126 	beq	r3,zero,802117d8 <__sprint_r+0xc>
802117d4:	02116d01 	jmpi	802116d0 <__sprint_r.part.0>
802117d8:	30000115 	stw	zero,4(r6)
802117dc:	0005883a 	mov	r2,zero
802117e0:	f800283a 	ret

802117e4 <___vfiprintf_internal_r>:
802117e4:	deffc904 	addi	sp,sp,-220
802117e8:	df003515 	stw	fp,212(sp)
802117ec:	dd003115 	stw	r20,196(sp)
802117f0:	dfc03615 	stw	ra,216(sp)
802117f4:	ddc03415 	stw	r23,208(sp)
802117f8:	dd803315 	stw	r22,204(sp)
802117fc:	dd403215 	stw	r21,200(sp)
80211800:	dcc03015 	stw	r19,192(sp)
80211804:	dc802f15 	stw	r18,188(sp)
80211808:	dc402e15 	stw	r17,184(sp)
8021180c:	dc002d15 	stw	r16,180(sp)
80211810:	d9002015 	stw	r4,128(sp)
80211814:	d9c02215 	stw	r7,136(sp)
80211818:	2829883a 	mov	r20,r5
8021181c:	3039883a 	mov	fp,r6
80211820:	20000226 	beq	r4,zero,8021182c <___vfiprintf_internal_r+0x48>
80211824:	20800e17 	ldw	r2,56(r4)
80211828:	1000cf26 	beq	r2,zero,80211b68 <___vfiprintf_internal_r+0x384>
8021182c:	a080030b 	ldhu	r2,12(r20)
80211830:	10c8000c 	andi	r3,r2,8192
80211834:	1800061e 	bne	r3,zero,80211850 <___vfiprintf_internal_r+0x6c>
80211838:	a1001917 	ldw	r4,100(r20)
8021183c:	00f7ffc4 	movi	r3,-8193
80211840:	10880014 	ori	r2,r2,8192
80211844:	20c6703a 	and	r3,r4,r3
80211848:	a080030d 	sth	r2,12(r20)
8021184c:	a0c01915 	stw	r3,100(r20)
80211850:	10c0020c 	andi	r3,r2,8
80211854:	1800a926 	beq	r3,zero,80211afc <___vfiprintf_internal_r+0x318>
80211858:	a0c00417 	ldw	r3,16(r20)
8021185c:	1800a726 	beq	r3,zero,80211afc <___vfiprintf_internal_r+0x318>
80211860:	1080068c 	andi	r2,r2,26
80211864:	00c00284 	movi	r3,10
80211868:	10c0ac26 	beq	r2,r3,80211b1c <___vfiprintf_internal_r+0x338>
8021186c:	da801a04 	addi	r10,sp,104
80211870:	da801e15 	stw	r10,120(sp)
80211874:	d8801e17 	ldw	r2,120(sp)
80211878:	da8019c4 	addi	r10,sp,103
8021187c:	05a008b4 	movhi	r22,32802
80211880:	05e008b4 	movhi	r23,32802
80211884:	da801f15 	stw	r10,124(sp)
80211888:	1295c83a 	sub	r10,r2,r10
8021188c:	b5b65f04 	addi	r22,r22,-9860
80211890:	bdf65b04 	addi	r23,r23,-9876
80211894:	dec01a15 	stw	sp,104(sp)
80211898:	d8001c15 	stw	zero,112(sp)
8021189c:	d8001b15 	stw	zero,108(sp)
802118a0:	d8002615 	stw	zero,152(sp)
802118a4:	d8002315 	stw	zero,140(sp)
802118a8:	da802715 	stw	r10,156(sp)
802118ac:	d811883a 	mov	r8,sp
802118b0:	dd002115 	stw	r20,132(sp)
802118b4:	e021883a 	mov	r16,fp
802118b8:	80800007 	ldb	r2,0(r16)
802118bc:	1003ea26 	beq	r2,zero,80212868 <___vfiprintf_internal_r+0x1084>
802118c0:	00c00944 	movi	r3,37
802118c4:	8025883a 	mov	r18,r16
802118c8:	10c0021e 	bne	r2,r3,802118d4 <___vfiprintf_internal_r+0xf0>
802118cc:	00001606 	br	80211928 <___vfiprintf_internal_r+0x144>
802118d0:	10c00326 	beq	r2,r3,802118e0 <___vfiprintf_internal_r+0xfc>
802118d4:	94800044 	addi	r18,r18,1
802118d8:	90800007 	ldb	r2,0(r18)
802118dc:	103ffc1e 	bne	r2,zero,802118d0 <__reset+0xfa1f18d0>
802118e0:	9423c83a 	sub	r17,r18,r16
802118e4:	88001026 	beq	r17,zero,80211928 <___vfiprintf_internal_r+0x144>
802118e8:	d8c01c17 	ldw	r3,112(sp)
802118ec:	d8801b17 	ldw	r2,108(sp)
802118f0:	44000015 	stw	r16,0(r8)
802118f4:	88c7883a 	add	r3,r17,r3
802118f8:	10800044 	addi	r2,r2,1
802118fc:	44400115 	stw	r17,4(r8)
80211900:	d8c01c15 	stw	r3,112(sp)
80211904:	d8801b15 	stw	r2,108(sp)
80211908:	010001c4 	movi	r4,7
8021190c:	2080760e 	bge	r4,r2,80211ae8 <___vfiprintf_internal_r+0x304>
80211910:	1803821e 	bne	r3,zero,8021271c <___vfiprintf_internal_r+0xf38>
80211914:	da802317 	ldw	r10,140(sp)
80211918:	d8001b15 	stw	zero,108(sp)
8021191c:	d811883a 	mov	r8,sp
80211920:	5455883a 	add	r10,r10,r17
80211924:	da802315 	stw	r10,140(sp)
80211928:	90800007 	ldb	r2,0(r18)
8021192c:	10044626 	beq	r2,zero,80212a48 <___vfiprintf_internal_r+0x1264>
80211930:	90c00047 	ldb	r3,1(r18)
80211934:	94000044 	addi	r16,r18,1
80211938:	d8001d85 	stb	zero,118(sp)
8021193c:	0009883a 	mov	r4,zero
80211940:	000f883a 	mov	r7,zero
80211944:	027fffc4 	movi	r9,-1
80211948:	0023883a 	mov	r17,zero
8021194c:	0029883a 	mov	r20,zero
80211950:	01401604 	movi	r5,88
80211954:	01800244 	movi	r6,9
80211958:	03400a84 	movi	r13,42
8021195c:	03001b04 	movi	r12,108
80211960:	84000044 	addi	r16,r16,1
80211964:	18bff804 	addi	r2,r3,-32
80211968:	28827336 	bltu	r5,r2,80212338 <___vfiprintf_internal_r+0xb54>
8021196c:	100490ba 	slli	r2,r2,2
80211970:	02a00874 	movhi	r10,32801
80211974:	52866104 	addi	r10,r10,6532
80211978:	1285883a 	add	r2,r2,r10
8021197c:	10800017 	ldw	r2,0(r2)
80211980:	1000683a 	jmp	r2
80211984:	8021206c 	andhi	zero,r16,33921
80211988:	80212338 	rdprs	zero,r16,-31604
8021198c:	80212338 	rdprs	zero,r16,-31604
80211990:	8021208c 	andi	zero,r16,33922
80211994:	80212338 	rdprs	zero,r16,-31604
80211998:	80212338 	rdprs	zero,r16,-31604
8021199c:	80212338 	rdprs	zero,r16,-31604
802119a0:	80212338 	rdprs	zero,r16,-31604
802119a4:	80212338 	rdprs	zero,r16,-31604
802119a8:	80212338 	rdprs	zero,r16,-31604
802119ac:	80212274 	orhi	zero,r16,33929
802119b0:	80212290 	cmplti	zero,r16,-31606
802119b4:	80212338 	rdprs	zero,r16,-31604
802119b8:	80211b78 	rdprs	zero,r16,-31635
802119bc:	802122a0 	cmpeqi	zero,r16,-31606
802119c0:	80212338 	rdprs	zero,r16,-31604
802119c4:	80212098 	cmpnei	zero,r16,-31614
802119c8:	802120a4 	muli	zero,r16,-31614
802119cc:	802120a4 	muli	zero,r16,-31614
802119d0:	802120a4 	muli	zero,r16,-31614
802119d4:	802120a4 	muli	zero,r16,-31614
802119d8:	802120a4 	muli	zero,r16,-31614
802119dc:	802120a4 	muli	zero,r16,-31614
802119e0:	802120a4 	muli	zero,r16,-31614
802119e4:	802120a4 	muli	zero,r16,-31614
802119e8:	802120a4 	muli	zero,r16,-31614
802119ec:	80212338 	rdprs	zero,r16,-31604
802119f0:	80212338 	rdprs	zero,r16,-31604
802119f4:	80212338 	rdprs	zero,r16,-31604
802119f8:	80212338 	rdprs	zero,r16,-31604
802119fc:	80212338 	rdprs	zero,r16,-31604
80211a00:	80212338 	rdprs	zero,r16,-31604
80211a04:	80212338 	rdprs	zero,r16,-31604
80211a08:	80212338 	rdprs	zero,r16,-31604
80211a0c:	80212338 	rdprs	zero,r16,-31604
80211a10:	80212338 	rdprs	zero,r16,-31604
80211a14:	802120d0 	cmplti	zero,r16,-31613
80211a18:	80212338 	rdprs	zero,r16,-31604
80211a1c:	80212338 	rdprs	zero,r16,-31604
80211a20:	80212338 	rdprs	zero,r16,-31604
80211a24:	80212338 	rdprs	zero,r16,-31604
80211a28:	80212338 	rdprs	zero,r16,-31604
80211a2c:	80212338 	rdprs	zero,r16,-31604
80211a30:	80212338 	rdprs	zero,r16,-31604
80211a34:	80212338 	rdprs	zero,r16,-31604
80211a38:	80212338 	rdprs	zero,r16,-31604
80211a3c:	80212338 	rdprs	zero,r16,-31604
80211a40:	80212108 	cmpgei	zero,r16,-31612
80211a44:	80212338 	rdprs	zero,r16,-31604
80211a48:	80212338 	rdprs	zero,r16,-31604
80211a4c:	80212338 	rdprs	zero,r16,-31604
80211a50:	80212338 	rdprs	zero,r16,-31604
80211a54:	80212338 	rdprs	zero,r16,-31604
80211a58:	80212160 	cmpeqi	zero,r16,-31611
80211a5c:	80212338 	rdprs	zero,r16,-31604
80211a60:	80212338 	rdprs	zero,r16,-31604
80211a64:	802121d0 	cmplti	zero,r16,-31609
80211a68:	80212338 	rdprs	zero,r16,-31604
80211a6c:	80212338 	rdprs	zero,r16,-31604
80211a70:	80212338 	rdprs	zero,r16,-31604
80211a74:	80212338 	rdprs	zero,r16,-31604
80211a78:	80212338 	rdprs	zero,r16,-31604
80211a7c:	80212338 	rdprs	zero,r16,-31604
80211a80:	80212338 	rdprs	zero,r16,-31604
80211a84:	80212338 	rdprs	zero,r16,-31604
80211a88:	80212338 	rdprs	zero,r16,-31604
80211a8c:	80212338 	rdprs	zero,r16,-31604
80211a90:	80211f7c 	xorhi	zero,r16,33917
80211a94:	80211fa8 	cmpgeui	zero,r16,33918
80211a98:	80212338 	rdprs	zero,r16,-31604
80211a9c:	80212338 	rdprs	zero,r16,-31604
80211aa0:	80212338 	rdprs	zero,r16,-31604
80211aa4:	802122e0 	cmpeqi	zero,r16,-31605
80211aa8:	80211fa8 	cmpgeui	zero,r16,33918
80211aac:	80212338 	rdprs	zero,r16,-31604
80211ab0:	80212338 	rdprs	zero,r16,-31604
80211ab4:	80211e3c 	xorhi	zero,r16,33912
80211ab8:	80212338 	rdprs	zero,r16,-31604
80211abc:	80211e4c 	andi	zero,r16,33913
80211ac0:	80211e88 	cmpgei	zero,r16,-31622
80211ac4:	80211b84 	addi	zero,r16,-31634
80211ac8:	80211e30 	cmpltui	zero,r16,33912
80211acc:	80212338 	rdprs	zero,r16,-31604
80211ad0:	8021220c 	andi	zero,r16,33928
80211ad4:	80212338 	rdprs	zero,r16,-31604
80211ad8:	80212264 	muli	zero,r16,-31607
80211adc:	80212338 	rdprs	zero,r16,-31604
80211ae0:	80212338 	rdprs	zero,r16,-31604
80211ae4:	80211f28 	cmpgeui	zero,r16,33916
80211ae8:	42000204 	addi	r8,r8,8
80211aec:	da802317 	ldw	r10,140(sp)
80211af0:	5455883a 	add	r10,r10,r17
80211af4:	da802315 	stw	r10,140(sp)
80211af8:	003f8b06 	br	80211928 <__reset+0xfa1f1928>
80211afc:	d9002017 	ldw	r4,128(sp)
80211b00:	a00b883a 	mov	r5,r20
80211b04:	020b1dc0 	call	8020b1dc <__swsetup_r>
80211b08:	1003b11e 	bne	r2,zero,802129d0 <___vfiprintf_internal_r+0x11ec>
80211b0c:	a080030b 	ldhu	r2,12(r20)
80211b10:	00c00284 	movi	r3,10
80211b14:	1080068c 	andi	r2,r2,26
80211b18:	10ff541e 	bne	r2,r3,8021186c <__reset+0xfa1f186c>
80211b1c:	a080038f 	ldh	r2,14(r20)
80211b20:	103f5216 	blt	r2,zero,8021186c <__reset+0xfa1f186c>
80211b24:	d9c02217 	ldw	r7,136(sp)
80211b28:	d9002017 	ldw	r4,128(sp)
80211b2c:	e00d883a 	mov	r6,fp
80211b30:	a00b883a 	mov	r5,r20
80211b34:	0212c5c0 	call	80212c5c <__sbprintf>
80211b38:	dfc03617 	ldw	ra,216(sp)
80211b3c:	df003517 	ldw	fp,212(sp)
80211b40:	ddc03417 	ldw	r23,208(sp)
80211b44:	dd803317 	ldw	r22,204(sp)
80211b48:	dd403217 	ldw	r21,200(sp)
80211b4c:	dd003117 	ldw	r20,196(sp)
80211b50:	dcc03017 	ldw	r19,192(sp)
80211b54:	dc802f17 	ldw	r18,188(sp)
80211b58:	dc402e17 	ldw	r17,184(sp)
80211b5c:	dc002d17 	ldw	r16,180(sp)
80211b60:	dec03704 	addi	sp,sp,220
80211b64:	f800283a 	ret
80211b68:	020d1b00 	call	8020d1b0 <__sinit>
80211b6c:	003f2f06 	br	8021182c <__reset+0xfa1f182c>
80211b70:	0463c83a 	sub	r17,zero,r17
80211b74:	d8802215 	stw	r2,136(sp)
80211b78:	a5000114 	ori	r20,r20,4
80211b7c:	80c00007 	ldb	r3,0(r16)
80211b80:	003f7706 	br	80211960 <__reset+0xfa1f1960>
80211b84:	00800c04 	movi	r2,48
80211b88:	da802217 	ldw	r10,136(sp)
80211b8c:	d8801d05 	stb	r2,116(sp)
80211b90:	00801e04 	movi	r2,120
80211b94:	d8801d45 	stb	r2,117(sp)
80211b98:	d8001d85 	stb	zero,118(sp)
80211b9c:	50c00104 	addi	r3,r10,4
80211ba0:	54800017 	ldw	r18,0(r10)
80211ba4:	0027883a 	mov	r19,zero
80211ba8:	a0800094 	ori	r2,r20,2
80211bac:	48030b16 	blt	r9,zero,802127dc <___vfiprintf_internal_r+0xff8>
80211bb0:	00bfdfc4 	movi	r2,-129
80211bb4:	a096703a 	and	r11,r20,r2
80211bb8:	d8c02215 	stw	r3,136(sp)
80211bbc:	5d000094 	ori	r20,r11,2
80211bc0:	90032b1e 	bne	r18,zero,80212870 <___vfiprintf_internal_r+0x108c>
80211bc4:	00a008b4 	movhi	r2,32802
80211bc8:	10b5eb04 	addi	r2,r2,-10324
80211bcc:	d8802615 	stw	r2,152(sp)
80211bd0:	0039883a 	mov	fp,zero
80211bd4:	48017b1e 	bne	r9,zero,802121c4 <___vfiprintf_internal_r+0x9e0>
80211bd8:	0013883a 	mov	r9,zero
80211bdc:	0027883a 	mov	r19,zero
80211be0:	dd401a04 	addi	r21,sp,104
80211be4:	4825883a 	mov	r18,r9
80211be8:	4cc0010e 	bge	r9,r19,80211bf0 <___vfiprintf_internal_r+0x40c>
80211bec:	9825883a 	mov	r18,r19
80211bf0:	e7003fcc 	andi	fp,fp,255
80211bf4:	e700201c 	xori	fp,fp,128
80211bf8:	e73fe004 	addi	fp,fp,-128
80211bfc:	e0000126 	beq	fp,zero,80211c04 <___vfiprintf_internal_r+0x420>
80211c00:	94800044 	addi	r18,r18,1
80211c04:	a380008c 	andi	r14,r20,2
80211c08:	70000126 	beq	r14,zero,80211c10 <___vfiprintf_internal_r+0x42c>
80211c0c:	94800084 	addi	r18,r18,2
80211c10:	a700210c 	andi	fp,r20,132
80211c14:	e001df1e 	bne	fp,zero,80212394 <___vfiprintf_internal_r+0xbb0>
80211c18:	8c87c83a 	sub	r3,r17,r18
80211c1c:	00c1dd0e 	bge	zero,r3,80212394 <___vfiprintf_internal_r+0xbb0>
80211c20:	01c00404 	movi	r7,16
80211c24:	d8801c17 	ldw	r2,112(sp)
80211c28:	38c3ad0e 	bge	r7,r3,80212ae0 <___vfiprintf_internal_r+0x12fc>
80211c2c:	02a008b4 	movhi	r10,32802
80211c30:	52b65f04 	addi	r10,r10,-9860
80211c34:	dc002915 	stw	r16,164(sp)
80211c38:	d9801b17 	ldw	r6,108(sp)
80211c3c:	da802415 	stw	r10,144(sp)
80211c40:	03c001c4 	movi	r15,7
80211c44:	da402515 	stw	r9,148(sp)
80211c48:	db802815 	stw	r14,160(sp)
80211c4c:	1821883a 	mov	r16,r3
80211c50:	00000506 	br	80211c68 <___vfiprintf_internal_r+0x484>
80211c54:	31400084 	addi	r5,r6,2
80211c58:	42000204 	addi	r8,r8,8
80211c5c:	200d883a 	mov	r6,r4
80211c60:	843ffc04 	addi	r16,r16,-16
80211c64:	3c000d0e 	bge	r7,r16,80211c9c <___vfiprintf_internal_r+0x4b8>
80211c68:	10800404 	addi	r2,r2,16
80211c6c:	31000044 	addi	r4,r6,1
80211c70:	45800015 	stw	r22,0(r8)
80211c74:	41c00115 	stw	r7,4(r8)
80211c78:	d8801c15 	stw	r2,112(sp)
80211c7c:	d9001b15 	stw	r4,108(sp)
80211c80:	793ff40e 	bge	r15,r4,80211c54 <__reset+0xfa1f1c54>
80211c84:	1001b51e 	bne	r2,zero,8021235c <___vfiprintf_internal_r+0xb78>
80211c88:	843ffc04 	addi	r16,r16,-16
80211c8c:	000d883a 	mov	r6,zero
80211c90:	01400044 	movi	r5,1
80211c94:	d811883a 	mov	r8,sp
80211c98:	3c3ff316 	blt	r7,r16,80211c68 <__reset+0xfa1f1c68>
80211c9c:	8007883a 	mov	r3,r16
80211ca0:	da402517 	ldw	r9,148(sp)
80211ca4:	db802817 	ldw	r14,160(sp)
80211ca8:	dc002917 	ldw	r16,164(sp)
80211cac:	da802417 	ldw	r10,144(sp)
80211cb0:	1885883a 	add	r2,r3,r2
80211cb4:	40c00115 	stw	r3,4(r8)
80211cb8:	42800015 	stw	r10,0(r8)
80211cbc:	d8801c15 	stw	r2,112(sp)
80211cc0:	d9401b15 	stw	r5,108(sp)
80211cc4:	00c001c4 	movi	r3,7
80211cc8:	19426016 	blt	r3,r5,8021264c <___vfiprintf_internal_r+0xe68>
80211ccc:	d8c01d87 	ldb	r3,118(sp)
80211cd0:	42000204 	addi	r8,r8,8
80211cd4:	29000044 	addi	r4,r5,1
80211cd8:	1801b31e 	bne	r3,zero,802123a8 <___vfiprintf_internal_r+0xbc4>
80211cdc:	7001c026 	beq	r14,zero,802123e0 <___vfiprintf_internal_r+0xbfc>
80211ce0:	d8c01d04 	addi	r3,sp,116
80211ce4:	10800084 	addi	r2,r2,2
80211ce8:	40c00015 	stw	r3,0(r8)
80211cec:	00c00084 	movi	r3,2
80211cf0:	40c00115 	stw	r3,4(r8)
80211cf4:	d8801c15 	stw	r2,112(sp)
80211cf8:	d9001b15 	stw	r4,108(sp)
80211cfc:	00c001c4 	movi	r3,7
80211d00:	1902650e 	bge	r3,r4,80212698 <___vfiprintf_internal_r+0xeb4>
80211d04:	10029a1e 	bne	r2,zero,80212770 <___vfiprintf_internal_r+0xf8c>
80211d08:	00c02004 	movi	r3,128
80211d0c:	01000044 	movi	r4,1
80211d10:	000b883a 	mov	r5,zero
80211d14:	d811883a 	mov	r8,sp
80211d18:	e0c1b31e 	bne	fp,r3,802123e8 <___vfiprintf_internal_r+0xc04>
80211d1c:	8cb9c83a 	sub	fp,r17,r18
80211d20:	0701b10e 	bge	zero,fp,802123e8 <___vfiprintf_internal_r+0xc04>
80211d24:	01c00404 	movi	r7,16
80211d28:	3f03890e 	bge	r7,fp,80212b50 <___vfiprintf_internal_r+0x136c>
80211d2c:	00e008b4 	movhi	r3,32802
80211d30:	18f65b04 	addi	r3,r3,-9876
80211d34:	d8c02415 	stw	r3,144(sp)
80211d38:	8007883a 	mov	r3,r16
80211d3c:	034001c4 	movi	r13,7
80211d40:	e021883a 	mov	r16,fp
80211d44:	da402515 	stw	r9,148(sp)
80211d48:	1839883a 	mov	fp,r3
80211d4c:	00000506 	br	80211d64 <___vfiprintf_internal_r+0x580>
80211d50:	29800084 	addi	r6,r5,2
80211d54:	42000204 	addi	r8,r8,8
80211d58:	180b883a 	mov	r5,r3
80211d5c:	843ffc04 	addi	r16,r16,-16
80211d60:	3c000d0e 	bge	r7,r16,80211d98 <___vfiprintf_internal_r+0x5b4>
80211d64:	10800404 	addi	r2,r2,16
80211d68:	28c00044 	addi	r3,r5,1
80211d6c:	45c00015 	stw	r23,0(r8)
80211d70:	41c00115 	stw	r7,4(r8)
80211d74:	d8801c15 	stw	r2,112(sp)
80211d78:	d8c01b15 	stw	r3,108(sp)
80211d7c:	68fff40e 	bge	r13,r3,80211d50 <__reset+0xfa1f1d50>
80211d80:	1002241e 	bne	r2,zero,80212614 <___vfiprintf_internal_r+0xe30>
80211d84:	843ffc04 	addi	r16,r16,-16
80211d88:	01800044 	movi	r6,1
80211d8c:	000b883a 	mov	r5,zero
80211d90:	d811883a 	mov	r8,sp
80211d94:	3c3ff316 	blt	r7,r16,80211d64 <__reset+0xfa1f1d64>
80211d98:	da402517 	ldw	r9,148(sp)
80211d9c:	e007883a 	mov	r3,fp
80211da0:	8039883a 	mov	fp,r16
80211da4:	1821883a 	mov	r16,r3
80211da8:	d8c02417 	ldw	r3,144(sp)
80211dac:	1705883a 	add	r2,r2,fp
80211db0:	47000115 	stw	fp,4(r8)
80211db4:	40c00015 	stw	r3,0(r8)
80211db8:	d8801c15 	stw	r2,112(sp)
80211dbc:	d9801b15 	stw	r6,108(sp)
80211dc0:	00c001c4 	movi	r3,7
80211dc4:	19827616 	blt	r3,r6,802127a0 <___vfiprintf_internal_r+0xfbc>
80211dc8:	4cf9c83a 	sub	fp,r9,r19
80211dcc:	42000204 	addi	r8,r8,8
80211dd0:	31000044 	addi	r4,r6,1
80211dd4:	300b883a 	mov	r5,r6
80211dd8:	07018516 	blt	zero,fp,802123f0 <___vfiprintf_internal_r+0xc0c>
80211ddc:	9885883a 	add	r2,r19,r2
80211de0:	45400015 	stw	r21,0(r8)
80211de4:	44c00115 	stw	r19,4(r8)
80211de8:	d8801c15 	stw	r2,112(sp)
80211dec:	d9001b15 	stw	r4,108(sp)
80211df0:	00c001c4 	movi	r3,7
80211df4:	1901dd0e 	bge	r3,r4,8021256c <___vfiprintf_internal_r+0xd88>
80211df8:	1002401e 	bne	r2,zero,802126fc <___vfiprintf_internal_r+0xf18>
80211dfc:	d8001b15 	stw	zero,108(sp)
80211e00:	a2c0010c 	andi	r11,r20,4
80211e04:	58000226 	beq	r11,zero,80211e10 <___vfiprintf_internal_r+0x62c>
80211e08:	8ca7c83a 	sub	r19,r17,r18
80211e0c:	04c2f216 	blt	zero,r19,802129d8 <___vfiprintf_internal_r+0x11f4>
80211e10:	8c80010e 	bge	r17,r18,80211e18 <___vfiprintf_internal_r+0x634>
80211e14:	9023883a 	mov	r17,r18
80211e18:	da802317 	ldw	r10,140(sp)
80211e1c:	5455883a 	add	r10,r10,r17
80211e20:	da802315 	stw	r10,140(sp)
80211e24:	d8001b15 	stw	zero,108(sp)
80211e28:	d811883a 	mov	r8,sp
80211e2c:	003ea206 	br	802118b8 <__reset+0xfa1f18b8>
80211e30:	a5000814 	ori	r20,r20,32
80211e34:	80c00007 	ldb	r3,0(r16)
80211e38:	003ec906 	br	80211960 <__reset+0xfa1f1960>
80211e3c:	80c00007 	ldb	r3,0(r16)
80211e40:	1b030926 	beq	r3,r12,80212a68 <___vfiprintf_internal_r+0x1284>
80211e44:	a5000414 	ori	r20,r20,16
80211e48:	003ec506 	br	80211960 <__reset+0xfa1f1960>
80211e4c:	21003fcc 	andi	r4,r4,255
80211e50:	20035e1e 	bne	r4,zero,80212bcc <___vfiprintf_internal_r+0x13e8>
80211e54:	a080080c 	andi	r2,r20,32
80211e58:	1002a526 	beq	r2,zero,802128f0 <___vfiprintf_internal_r+0x110c>
80211e5c:	da802217 	ldw	r10,136(sp)
80211e60:	50800017 	ldw	r2,0(r10)
80211e64:	da802317 	ldw	r10,140(sp)
80211e68:	5007d7fa 	srai	r3,r10,31
80211e6c:	da802217 	ldw	r10,136(sp)
80211e70:	10c00115 	stw	r3,4(r2)
80211e74:	52800104 	addi	r10,r10,4
80211e78:	da802215 	stw	r10,136(sp)
80211e7c:	da802317 	ldw	r10,140(sp)
80211e80:	12800015 	stw	r10,0(r2)
80211e84:	003e8c06 	br	802118b8 <__reset+0xfa1f18b8>
80211e88:	21003fcc 	andi	r4,r4,255
80211e8c:	2003511e 	bne	r4,zero,80212bd4 <___vfiprintf_internal_r+0x13f0>
80211e90:	a080080c 	andi	r2,r20,32
80211e94:	1000a126 	beq	r2,zero,8021211c <___vfiprintf_internal_r+0x938>
80211e98:	da802217 	ldw	r10,136(sp)
80211e9c:	d8001d85 	stb	zero,118(sp)
80211ea0:	50800204 	addi	r2,r10,8
80211ea4:	54800017 	ldw	r18,0(r10)
80211ea8:	54c00117 	ldw	r19,4(r10)
80211eac:	4802b416 	blt	r9,zero,80212980 <___vfiprintf_internal_r+0x119c>
80211eb0:	013fdfc4 	movi	r4,-129
80211eb4:	94c6b03a 	or	r3,r18,r19
80211eb8:	d8802215 	stw	r2,136(sp)
80211ebc:	a128703a 	and	r20,r20,r4
80211ec0:	1800a226 	beq	r3,zero,8021214c <___vfiprintf_internal_r+0x968>
80211ec4:	0039883a 	mov	fp,zero
80211ec8:	dd401a04 	addi	r21,sp,104
80211ecc:	9006d0fa 	srli	r3,r18,3
80211ed0:	9808977a 	slli	r4,r19,29
80211ed4:	9826d0fa 	srli	r19,r19,3
80211ed8:	948001cc 	andi	r18,r18,7
80211edc:	90800c04 	addi	r2,r18,48
80211ee0:	ad7fffc4 	addi	r21,r21,-1
80211ee4:	20e4b03a 	or	r18,r4,r3
80211ee8:	a8800005 	stb	r2,0(r21)
80211eec:	94c6b03a 	or	r3,r18,r19
80211ef0:	183ff61e 	bne	r3,zero,80211ecc <__reset+0xfa1f1ecc>
80211ef4:	a0c0004c 	andi	r3,r20,1
80211ef8:	18005926 	beq	r3,zero,80212060 <___vfiprintf_internal_r+0x87c>
80211efc:	10803fcc 	andi	r2,r2,255
80211f00:	1080201c 	xori	r2,r2,128
80211f04:	10bfe004 	addi	r2,r2,-128
80211f08:	00c00c04 	movi	r3,48
80211f0c:	10c05426 	beq	r2,r3,80212060 <___vfiprintf_internal_r+0x87c>
80211f10:	da801e17 	ldw	r10,120(sp)
80211f14:	a8bfffc4 	addi	r2,r21,-1
80211f18:	a8ffffc5 	stb	r3,-1(r21)
80211f1c:	50a7c83a 	sub	r19,r10,r2
80211f20:	102b883a 	mov	r21,r2
80211f24:	003f2f06 	br	80211be4 <__reset+0xfa1f1be4>
80211f28:	21003fcc 	andi	r4,r4,255
80211f2c:	2003421e 	bne	r4,zero,80212c38 <___vfiprintf_internal_r+0x1454>
80211f30:	00a008b4 	movhi	r2,32802
80211f34:	10b5eb04 	addi	r2,r2,-10324
80211f38:	d8802615 	stw	r2,152(sp)
80211f3c:	a080080c 	andi	r2,r20,32
80211f40:	1000aa26 	beq	r2,zero,802121ec <___vfiprintf_internal_r+0xa08>
80211f44:	da802217 	ldw	r10,136(sp)
80211f48:	54800017 	ldw	r18,0(r10)
80211f4c:	54c00117 	ldw	r19,4(r10)
80211f50:	52800204 	addi	r10,r10,8
80211f54:	da802215 	stw	r10,136(sp)
80211f58:	a080004c 	andi	r2,r20,1
80211f5c:	1001d226 	beq	r2,zero,802126a8 <___vfiprintf_internal_r+0xec4>
80211f60:	94c4b03a 	or	r2,r18,r19
80211f64:	1002351e 	bne	r2,zero,8021283c <___vfiprintf_internal_r+0x1058>
80211f68:	d8001d85 	stb	zero,118(sp)
80211f6c:	48022216 	blt	r9,zero,802127f8 <___vfiprintf_internal_r+0x1014>
80211f70:	00bfdfc4 	movi	r2,-129
80211f74:	a0a8703a 	and	r20,r20,r2
80211f78:	003f1506 	br	80211bd0 <__reset+0xfa1f1bd0>
80211f7c:	da802217 	ldw	r10,136(sp)
80211f80:	04800044 	movi	r18,1
80211f84:	d8001d85 	stb	zero,118(sp)
80211f88:	50800017 	ldw	r2,0(r10)
80211f8c:	52800104 	addi	r10,r10,4
80211f90:	da802215 	stw	r10,136(sp)
80211f94:	d8801005 	stb	r2,64(sp)
80211f98:	9027883a 	mov	r19,r18
80211f9c:	dd401004 	addi	r21,sp,64
80211fa0:	0013883a 	mov	r9,zero
80211fa4:	003f1706 	br	80211c04 <__reset+0xfa1f1c04>
80211fa8:	21003fcc 	andi	r4,r4,255
80211fac:	2003201e 	bne	r4,zero,80212c30 <___vfiprintf_internal_r+0x144c>
80211fb0:	a080080c 	andi	r2,r20,32
80211fb4:	10004b26 	beq	r2,zero,802120e4 <___vfiprintf_internal_r+0x900>
80211fb8:	da802217 	ldw	r10,136(sp)
80211fbc:	50800117 	ldw	r2,4(r10)
80211fc0:	54800017 	ldw	r18,0(r10)
80211fc4:	52800204 	addi	r10,r10,8
80211fc8:	da802215 	stw	r10,136(sp)
80211fcc:	1027883a 	mov	r19,r2
80211fd0:	10022c16 	blt	r2,zero,80212884 <___vfiprintf_internal_r+0x10a0>
80211fd4:	df001d83 	ldbu	fp,118(sp)
80211fd8:	48007216 	blt	r9,zero,802121a4 <___vfiprintf_internal_r+0x9c0>
80211fdc:	00ffdfc4 	movi	r3,-129
80211fe0:	94c4b03a 	or	r2,r18,r19
80211fe4:	a0e8703a 	and	r20,r20,r3
80211fe8:	1000cc26 	beq	r2,zero,8021231c <___vfiprintf_internal_r+0xb38>
80211fec:	98021026 	beq	r19,zero,80212830 <___vfiprintf_internal_r+0x104c>
80211ff0:	dc402415 	stw	r17,144(sp)
80211ff4:	dc002515 	stw	r16,148(sp)
80211ff8:	9823883a 	mov	r17,r19
80211ffc:	9021883a 	mov	r16,r18
80212000:	dd401a04 	addi	r21,sp,104
80212004:	4825883a 	mov	r18,r9
80212008:	4027883a 	mov	r19,r8
8021200c:	8009883a 	mov	r4,r16
80212010:	880b883a 	mov	r5,r17
80212014:	01800284 	movi	r6,10
80212018:	000f883a 	mov	r7,zero
8021201c:	0213bc40 	call	80213bc4 <__umoddi3>
80212020:	10800c04 	addi	r2,r2,48
80212024:	ad7fffc4 	addi	r21,r21,-1
80212028:	8009883a 	mov	r4,r16
8021202c:	880b883a 	mov	r5,r17
80212030:	a8800005 	stb	r2,0(r21)
80212034:	01800284 	movi	r6,10
80212038:	000f883a 	mov	r7,zero
8021203c:	021364c0 	call	8021364c <__udivdi3>
80212040:	1021883a 	mov	r16,r2
80212044:	10c4b03a 	or	r2,r2,r3
80212048:	1823883a 	mov	r17,r3
8021204c:	103fef1e 	bne	r2,zero,8021200c <__reset+0xfa1f200c>
80212050:	dc402417 	ldw	r17,144(sp)
80212054:	dc002517 	ldw	r16,148(sp)
80212058:	9013883a 	mov	r9,r18
8021205c:	9811883a 	mov	r8,r19
80212060:	da801e17 	ldw	r10,120(sp)
80212064:	5567c83a 	sub	r19,r10,r21
80212068:	003ede06 	br	80211be4 <__reset+0xfa1f1be4>
8021206c:	38803fcc 	andi	r2,r7,255
80212070:	1080201c 	xori	r2,r2,128
80212074:	10bfe004 	addi	r2,r2,-128
80212078:	1002371e 	bne	r2,zero,80212958 <___vfiprintf_internal_r+0x1174>
8021207c:	01000044 	movi	r4,1
80212080:	01c00804 	movi	r7,32
80212084:	80c00007 	ldb	r3,0(r16)
80212088:	003e3506 	br	80211960 <__reset+0xfa1f1960>
8021208c:	a5000054 	ori	r20,r20,1
80212090:	80c00007 	ldb	r3,0(r16)
80212094:	003e3206 	br	80211960 <__reset+0xfa1f1960>
80212098:	a5002014 	ori	r20,r20,128
8021209c:	80c00007 	ldb	r3,0(r16)
802120a0:	003e2f06 	br	80211960 <__reset+0xfa1f1960>
802120a4:	8015883a 	mov	r10,r16
802120a8:	0023883a 	mov	r17,zero
802120ac:	18bff404 	addi	r2,r3,-48
802120b0:	50c00007 	ldb	r3,0(r10)
802120b4:	8c4002a4 	muli	r17,r17,10
802120b8:	84000044 	addi	r16,r16,1
802120bc:	8015883a 	mov	r10,r16
802120c0:	1463883a 	add	r17,r2,r17
802120c4:	18bff404 	addi	r2,r3,-48
802120c8:	30bff92e 	bgeu	r6,r2,802120b0 <__reset+0xfa1f20b0>
802120cc:	003e2506 	br	80211964 <__reset+0xfa1f1964>
802120d0:	21003fcc 	andi	r4,r4,255
802120d4:	2002d41e 	bne	r4,zero,80212c28 <___vfiprintf_internal_r+0x1444>
802120d8:	a5000414 	ori	r20,r20,16
802120dc:	a080080c 	andi	r2,r20,32
802120e0:	103fb51e 	bne	r2,zero,80211fb8 <__reset+0xfa1f1fb8>
802120e4:	a080040c 	andi	r2,r20,16
802120e8:	1001f826 	beq	r2,zero,802128cc <___vfiprintf_internal_r+0x10e8>
802120ec:	da802217 	ldw	r10,136(sp)
802120f0:	54800017 	ldw	r18,0(r10)
802120f4:	52800104 	addi	r10,r10,4
802120f8:	da802215 	stw	r10,136(sp)
802120fc:	9027d7fa 	srai	r19,r18,31
80212100:	9805883a 	mov	r2,r19
80212104:	003fb206 	br	80211fd0 <__reset+0xfa1f1fd0>
80212108:	21003fcc 	andi	r4,r4,255
8021210c:	2002c41e 	bne	r4,zero,80212c20 <___vfiprintf_internal_r+0x143c>
80212110:	a5000414 	ori	r20,r20,16
80212114:	a080080c 	andi	r2,r20,32
80212118:	103f5f1e 	bne	r2,zero,80211e98 <__reset+0xfa1f1e98>
8021211c:	a080040c 	andi	r2,r20,16
80212120:	10020f26 	beq	r2,zero,80212960 <___vfiprintf_internal_r+0x117c>
80212124:	da802217 	ldw	r10,136(sp)
80212128:	d8001d85 	stb	zero,118(sp)
8021212c:	0027883a 	mov	r19,zero
80212130:	50800104 	addi	r2,r10,4
80212134:	54800017 	ldw	r18,0(r10)
80212138:	48021116 	blt	r9,zero,80212980 <___vfiprintf_internal_r+0x119c>
8021213c:	00ffdfc4 	movi	r3,-129
80212140:	d8802215 	stw	r2,136(sp)
80212144:	a0e8703a 	and	r20,r20,r3
80212148:	903f5e1e 	bne	r18,zero,80211ec4 <__reset+0xfa1f1ec4>
8021214c:	0039883a 	mov	fp,zero
80212150:	4802a626 	beq	r9,zero,80212bec <___vfiprintf_internal_r+0x1408>
80212154:	0025883a 	mov	r18,zero
80212158:	0027883a 	mov	r19,zero
8021215c:	003f5a06 	br	80211ec8 <__reset+0xfa1f1ec8>
80212160:	21003fcc 	andi	r4,r4,255
80212164:	20029f1e 	bne	r4,zero,80212be4 <___vfiprintf_internal_r+0x1400>
80212168:	a5000414 	ori	r20,r20,16
8021216c:	a080080c 	andi	r2,r20,32
80212170:	10005e1e 	bne	r2,zero,802122ec <___vfiprintf_internal_r+0xb08>
80212174:	a080040c 	andi	r2,r20,16
80212178:	1001a21e 	bne	r2,zero,80212804 <___vfiprintf_internal_r+0x1020>
8021217c:	a080100c 	andi	r2,r20,64
80212180:	d8001d85 	stb	zero,118(sp)
80212184:	da802217 	ldw	r10,136(sp)
80212188:	1002231e 	bne	r2,zero,80212a18 <___vfiprintf_internal_r+0x1234>
8021218c:	50800104 	addi	r2,r10,4
80212190:	54800017 	ldw	r18,0(r10)
80212194:	0027883a 	mov	r19,zero
80212198:	4801a00e 	bge	r9,zero,8021281c <___vfiprintf_internal_r+0x1038>
8021219c:	d8802215 	stw	r2,136(sp)
802121a0:	0039883a 	mov	fp,zero
802121a4:	94c4b03a 	or	r2,r18,r19
802121a8:	103f901e 	bne	r2,zero,80211fec <__reset+0xfa1f1fec>
802121ac:	00800044 	movi	r2,1
802121b0:	10803fcc 	andi	r2,r2,255
802121b4:	00c00044 	movi	r3,1
802121b8:	10c05926 	beq	r2,r3,80212320 <___vfiprintf_internal_r+0xb3c>
802121bc:	00c00084 	movi	r3,2
802121c0:	10ffe41e 	bne	r2,r3,80212154 <__reset+0xfa1f2154>
802121c4:	0025883a 	mov	r18,zero
802121c8:	0027883a 	mov	r19,zero
802121cc:	00013d06 	br	802126c4 <___vfiprintf_internal_r+0xee0>
802121d0:	21003fcc 	andi	r4,r4,255
802121d4:	2002811e 	bne	r4,zero,80212bdc <___vfiprintf_internal_r+0x13f8>
802121d8:	00a008b4 	movhi	r2,32802
802121dc:	10b5e604 	addi	r2,r2,-10344
802121e0:	d8802615 	stw	r2,152(sp)
802121e4:	a080080c 	andi	r2,r20,32
802121e8:	103f561e 	bne	r2,zero,80211f44 <__reset+0xfa1f1f44>
802121ec:	a080040c 	andi	r2,r20,16
802121f0:	1001d126 	beq	r2,zero,80212938 <___vfiprintf_internal_r+0x1154>
802121f4:	da802217 	ldw	r10,136(sp)
802121f8:	0027883a 	mov	r19,zero
802121fc:	54800017 	ldw	r18,0(r10)
80212200:	52800104 	addi	r10,r10,4
80212204:	da802215 	stw	r10,136(sp)
80212208:	003f5306 	br	80211f58 <__reset+0xfa1f1f58>
8021220c:	da802217 	ldw	r10,136(sp)
80212210:	d8001d85 	stb	zero,118(sp)
80212214:	55400017 	ldw	r21,0(r10)
80212218:	50c00104 	addi	r3,r10,4
8021221c:	a8024226 	beq	r21,zero,80212b28 <___vfiprintf_internal_r+0x1344>
80212220:	48021816 	blt	r9,zero,80212a84 <___vfiprintf_internal_r+0x12a0>
80212224:	480d883a 	mov	r6,r9
80212228:	000b883a 	mov	r5,zero
8021222c:	a809883a 	mov	r4,r21
80212230:	d8c02a15 	stw	r3,168(sp)
80212234:	da002b15 	stw	r8,172(sp)
80212238:	da402c15 	stw	r9,176(sp)
8021223c:	020e71c0 	call	8020e71c <memchr>
80212240:	d8c02a17 	ldw	r3,168(sp)
80212244:	da002b17 	ldw	r8,172(sp)
80212248:	da402c17 	ldw	r9,176(sp)
8021224c:	10024826 	beq	r2,zero,80212b70 <___vfiprintf_internal_r+0x138c>
80212250:	1567c83a 	sub	r19,r2,r21
80212254:	df001d83 	ldbu	fp,118(sp)
80212258:	d8c02215 	stw	r3,136(sp)
8021225c:	0013883a 	mov	r9,zero
80212260:	003e6006 	br	80211be4 <__reset+0xfa1f1be4>
80212264:	21003fcc 	andi	r4,r4,255
80212268:	203fc026 	beq	r4,zero,8021216c <__reset+0xfa1f216c>
8021226c:	d9c01d85 	stb	r7,118(sp)
80212270:	003fbe06 	br	8021216c <__reset+0xfa1f216c>
80212274:	da802217 	ldw	r10,136(sp)
80212278:	54400017 	ldw	r17,0(r10)
8021227c:	50800104 	addi	r2,r10,4
80212280:	883e3b16 	blt	r17,zero,80211b70 <__reset+0xfa1f1b70>
80212284:	d8802215 	stw	r2,136(sp)
80212288:	80c00007 	ldb	r3,0(r16)
8021228c:	003db406 	br	80211960 <__reset+0xfa1f1960>
80212290:	01000044 	movi	r4,1
80212294:	01c00ac4 	movi	r7,43
80212298:	80c00007 	ldb	r3,0(r16)
8021229c:	003db006 	br	80211960 <__reset+0xfa1f1960>
802122a0:	80c00007 	ldb	r3,0(r16)
802122a4:	82800044 	addi	r10,r16,1
802122a8:	1b423c26 	beq	r3,r13,80212b9c <___vfiprintf_internal_r+0x13b8>
802122ac:	18bff404 	addi	r2,r3,-48
802122b0:	0013883a 	mov	r9,zero
802122b4:	30822b36 	bltu	r6,r2,80212b64 <___vfiprintf_internal_r+0x1380>
802122b8:	50c00007 	ldb	r3,0(r10)
802122bc:	4a4002a4 	muli	r9,r9,10
802122c0:	54000044 	addi	r16,r10,1
802122c4:	8015883a 	mov	r10,r16
802122c8:	4893883a 	add	r9,r9,r2
802122cc:	18bff404 	addi	r2,r3,-48
802122d0:	30bff92e 	bgeu	r6,r2,802122b8 <__reset+0xfa1f22b8>
802122d4:	483da30e 	bge	r9,zero,80211964 <__reset+0xfa1f1964>
802122d8:	027fffc4 	movi	r9,-1
802122dc:	003da106 	br	80211964 <__reset+0xfa1f1964>
802122e0:	a5001014 	ori	r20,r20,64
802122e4:	80c00007 	ldb	r3,0(r16)
802122e8:	003d9d06 	br	80211960 <__reset+0xfa1f1960>
802122ec:	da802217 	ldw	r10,136(sp)
802122f0:	d8001d85 	stb	zero,118(sp)
802122f4:	50c00204 	addi	r3,r10,8
802122f8:	54800017 	ldw	r18,0(r10)
802122fc:	54c00117 	ldw	r19,4(r10)
80212300:	4801ca16 	blt	r9,zero,80212a2c <___vfiprintf_internal_r+0x1248>
80212304:	013fdfc4 	movi	r4,-129
80212308:	94c4b03a 	or	r2,r18,r19
8021230c:	d8c02215 	stw	r3,136(sp)
80212310:	a128703a 	and	r20,r20,r4
80212314:	0039883a 	mov	fp,zero
80212318:	103f341e 	bne	r2,zero,80211fec <__reset+0xfa1f1fec>
8021231c:	483e2e26 	beq	r9,zero,80211bd8 <__reset+0xfa1f1bd8>
80212320:	0025883a 	mov	r18,zero
80212324:	94800c04 	addi	r18,r18,48
80212328:	dc8019c5 	stb	r18,103(sp)
8021232c:	dcc02717 	ldw	r19,156(sp)
80212330:	dd4019c4 	addi	r21,sp,103
80212334:	003e2b06 	br	80211be4 <__reset+0xfa1f1be4>
80212338:	21003fcc 	andi	r4,r4,255
8021233c:	2002361e 	bne	r4,zero,80212c18 <___vfiprintf_internal_r+0x1434>
80212340:	1801c126 	beq	r3,zero,80212a48 <___vfiprintf_internal_r+0x1264>
80212344:	04800044 	movi	r18,1
80212348:	d8c01005 	stb	r3,64(sp)
8021234c:	d8001d85 	stb	zero,118(sp)
80212350:	9027883a 	mov	r19,r18
80212354:	dd401004 	addi	r21,sp,64
80212358:	003f1106 	br	80211fa0 <__reset+0xfa1f1fa0>
8021235c:	d9402117 	ldw	r5,132(sp)
80212360:	d9002017 	ldw	r4,128(sp)
80212364:	d9801a04 	addi	r6,sp,104
80212368:	d9c02b15 	stw	r7,172(sp)
8021236c:	dbc02a15 	stw	r15,168(sp)
80212370:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212374:	d9c02b17 	ldw	r7,172(sp)
80212378:	dbc02a17 	ldw	r15,168(sp)
8021237c:	10006d1e 	bne	r2,zero,80212534 <___vfiprintf_internal_r+0xd50>
80212380:	d9801b17 	ldw	r6,108(sp)
80212384:	d8801c17 	ldw	r2,112(sp)
80212388:	d811883a 	mov	r8,sp
8021238c:	31400044 	addi	r5,r6,1
80212390:	003e3306 	br	80211c60 <__reset+0xfa1f1c60>
80212394:	d9401b17 	ldw	r5,108(sp)
80212398:	d8801c17 	ldw	r2,112(sp)
8021239c:	29000044 	addi	r4,r5,1
802123a0:	d8c01d87 	ldb	r3,118(sp)
802123a4:	183e4d26 	beq	r3,zero,80211cdc <__reset+0xfa1f1cdc>
802123a8:	00c00044 	movi	r3,1
802123ac:	d9401d84 	addi	r5,sp,118
802123b0:	10c5883a 	add	r2,r2,r3
802123b4:	41400015 	stw	r5,0(r8)
802123b8:	40c00115 	stw	r3,4(r8)
802123bc:	d8801c15 	stw	r2,112(sp)
802123c0:	d9001b15 	stw	r4,108(sp)
802123c4:	014001c4 	movi	r5,7
802123c8:	2900a90e 	bge	r5,r4,80212670 <___vfiprintf_internal_r+0xe8c>
802123cc:	1000da1e 	bne	r2,zero,80212738 <___vfiprintf_internal_r+0xf54>
802123d0:	7000ab1e 	bne	r14,zero,80212680 <___vfiprintf_internal_r+0xe9c>
802123d4:	000b883a 	mov	r5,zero
802123d8:	1809883a 	mov	r4,r3
802123dc:	d811883a 	mov	r8,sp
802123e0:	00c02004 	movi	r3,128
802123e4:	e0fe4d26 	beq	fp,r3,80211d1c <__reset+0xfa1f1d1c>
802123e8:	4cf9c83a 	sub	fp,r9,r19
802123ec:	073e7b0e 	bge	zero,fp,80211ddc <__reset+0xfa1f1ddc>
802123f0:	01c00404 	movi	r7,16
802123f4:	3f01900e 	bge	r7,fp,80212a38 <___vfiprintf_internal_r+0x1254>
802123f8:	00e008b4 	movhi	r3,32802
802123fc:	18f65b04 	addi	r3,r3,-9876
80212400:	d8c02415 	stw	r3,144(sp)
80212404:	034001c4 	movi	r13,7
80212408:	00000506 	br	80212420 <___vfiprintf_internal_r+0xc3c>
8021240c:	29000084 	addi	r4,r5,2
80212410:	42000204 	addi	r8,r8,8
80212414:	180b883a 	mov	r5,r3
80212418:	e73ffc04 	addi	fp,fp,-16
8021241c:	3f000d0e 	bge	r7,fp,80212454 <___vfiprintf_internal_r+0xc70>
80212420:	10800404 	addi	r2,r2,16
80212424:	28c00044 	addi	r3,r5,1
80212428:	45c00015 	stw	r23,0(r8)
8021242c:	41c00115 	stw	r7,4(r8)
80212430:	d8801c15 	stw	r2,112(sp)
80212434:	d8c01b15 	stw	r3,108(sp)
80212438:	68fff40e 	bge	r13,r3,8021240c <__reset+0xfa1f240c>
8021243c:	1000101e 	bne	r2,zero,80212480 <___vfiprintf_internal_r+0xc9c>
80212440:	e73ffc04 	addi	fp,fp,-16
80212444:	01000044 	movi	r4,1
80212448:	000b883a 	mov	r5,zero
8021244c:	d811883a 	mov	r8,sp
80212450:	3f3ff316 	blt	r7,fp,80212420 <__reset+0xfa1f2420>
80212454:	da802417 	ldw	r10,144(sp)
80212458:	1705883a 	add	r2,r2,fp
8021245c:	47000115 	stw	fp,4(r8)
80212460:	42800015 	stw	r10,0(r8)
80212464:	d8801c15 	stw	r2,112(sp)
80212468:	d9001b15 	stw	r4,108(sp)
8021246c:	00c001c4 	movi	r3,7
80212470:	19003616 	blt	r3,r4,8021254c <___vfiprintf_internal_r+0xd68>
80212474:	42000204 	addi	r8,r8,8
80212478:	21000044 	addi	r4,r4,1
8021247c:	003e5706 	br	80211ddc <__reset+0xfa1f1ddc>
80212480:	d9402117 	ldw	r5,132(sp)
80212484:	d9002017 	ldw	r4,128(sp)
80212488:	d9801a04 	addi	r6,sp,104
8021248c:	d9c02b15 	stw	r7,172(sp)
80212490:	db402a15 	stw	r13,168(sp)
80212494:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212498:	d9c02b17 	ldw	r7,172(sp)
8021249c:	db402a17 	ldw	r13,168(sp)
802124a0:	1000241e 	bne	r2,zero,80212534 <___vfiprintf_internal_r+0xd50>
802124a4:	d9401b17 	ldw	r5,108(sp)
802124a8:	d8801c17 	ldw	r2,112(sp)
802124ac:	d811883a 	mov	r8,sp
802124b0:	29000044 	addi	r4,r5,1
802124b4:	003fd806 	br	80212418 <__reset+0xfa1f2418>
802124b8:	d9401b17 	ldw	r5,108(sp)
802124bc:	00e008b4 	movhi	r3,32802
802124c0:	18f65f04 	addi	r3,r3,-9860
802124c4:	d8c02415 	stw	r3,144(sp)
802124c8:	29400044 	addi	r5,r5,1
802124cc:	d8c02417 	ldw	r3,144(sp)
802124d0:	14c5883a 	add	r2,r2,r19
802124d4:	44c00115 	stw	r19,4(r8)
802124d8:	40c00015 	stw	r3,0(r8)
802124dc:	d8801c15 	stw	r2,112(sp)
802124e0:	d9401b15 	stw	r5,108(sp)
802124e4:	00c001c4 	movi	r3,7
802124e8:	1940070e 	bge	r3,r5,80212508 <___vfiprintf_internal_r+0xd24>
802124ec:	103e4826 	beq	r2,zero,80211e10 <__reset+0xfa1f1e10>
802124f0:	d9402117 	ldw	r5,132(sp)
802124f4:	d9002017 	ldw	r4,128(sp)
802124f8:	d9801a04 	addi	r6,sp,104
802124fc:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212500:	10000c1e 	bne	r2,zero,80212534 <___vfiprintf_internal_r+0xd50>
80212504:	d8801c17 	ldw	r2,112(sp)
80212508:	8c80010e 	bge	r17,r18,80212510 <___vfiprintf_internal_r+0xd2c>
8021250c:	9023883a 	mov	r17,r18
80212510:	da802317 	ldw	r10,140(sp)
80212514:	5455883a 	add	r10,r10,r17
80212518:	da802315 	stw	r10,140(sp)
8021251c:	103e4126 	beq	r2,zero,80211e24 <__reset+0xfa1f1e24>
80212520:	d9402117 	ldw	r5,132(sp)
80212524:	d9002017 	ldw	r4,128(sp)
80212528:	d9801a04 	addi	r6,sp,104
8021252c:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212530:	103e3c26 	beq	r2,zero,80211e24 <__reset+0xfa1f1e24>
80212534:	dd002117 	ldw	r20,132(sp)
80212538:	a080030b 	ldhu	r2,12(r20)
8021253c:	1080100c 	andi	r2,r2,64
80212540:	1001231e 	bne	r2,zero,802129d0 <___vfiprintf_internal_r+0x11ec>
80212544:	d8802317 	ldw	r2,140(sp)
80212548:	003d7b06 	br	80211b38 <__reset+0xfa1f1b38>
8021254c:	1000991e 	bne	r2,zero,802127b4 <___vfiprintf_internal_r+0xfd0>
80212550:	00c00044 	movi	r3,1
80212554:	9805883a 	mov	r2,r19
80212558:	dd400015 	stw	r21,0(sp)
8021255c:	dcc00115 	stw	r19,4(sp)
80212560:	dcc01c15 	stw	r19,112(sp)
80212564:	d8c01b15 	stw	r3,108(sp)
80212568:	d811883a 	mov	r8,sp
8021256c:	42000204 	addi	r8,r8,8
80212570:	a2c0010c 	andi	r11,r20,4
80212574:	583fe426 	beq	r11,zero,80212508 <__reset+0xfa1f2508>
80212578:	8ca7c83a 	sub	r19,r17,r18
8021257c:	04ffe20e 	bge	zero,r19,80212508 <__reset+0xfa1f2508>
80212580:	01c00404 	movi	r7,16
80212584:	3cffcc0e 	bge	r7,r19,802124b8 <__reset+0xfa1f24b8>
80212588:	02a008b4 	movhi	r10,32802
8021258c:	52b65f04 	addi	r10,r10,-9860
80212590:	d9001b17 	ldw	r4,108(sp)
80212594:	da802415 	stw	r10,144(sp)
80212598:	382b883a 	mov	r21,r7
8021259c:	050001c4 	movi	r20,7
802125a0:	df002017 	ldw	fp,128(sp)
802125a4:	00000506 	br	802125bc <___vfiprintf_internal_r+0xdd8>
802125a8:	21400084 	addi	r5,r4,2
802125ac:	42000204 	addi	r8,r8,8
802125b0:	1809883a 	mov	r4,r3
802125b4:	9cfffc04 	addi	r19,r19,-16
802125b8:	acffc40e 	bge	r21,r19,802124cc <__reset+0xfa1f24cc>
802125bc:	10800404 	addi	r2,r2,16
802125c0:	20c00044 	addi	r3,r4,1
802125c4:	45800015 	stw	r22,0(r8)
802125c8:	45400115 	stw	r21,4(r8)
802125cc:	d8801c15 	stw	r2,112(sp)
802125d0:	d8c01b15 	stw	r3,108(sp)
802125d4:	a0fff40e 	bge	r20,r3,802125a8 <__reset+0xfa1f25a8>
802125d8:	1000041e 	bne	r2,zero,802125ec <___vfiprintf_internal_r+0xe08>
802125dc:	01400044 	movi	r5,1
802125e0:	0009883a 	mov	r4,zero
802125e4:	d811883a 	mov	r8,sp
802125e8:	003ff206 	br	802125b4 <__reset+0xfa1f25b4>
802125ec:	d9402117 	ldw	r5,132(sp)
802125f0:	d9801a04 	addi	r6,sp,104
802125f4:	e009883a 	mov	r4,fp
802125f8:	02116d00 	call	802116d0 <__sprint_r.part.0>
802125fc:	103fcd1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
80212600:	d9001b17 	ldw	r4,108(sp)
80212604:	d8801c17 	ldw	r2,112(sp)
80212608:	d811883a 	mov	r8,sp
8021260c:	21400044 	addi	r5,r4,1
80212610:	003fe806 	br	802125b4 <__reset+0xfa1f25b4>
80212614:	d9402117 	ldw	r5,132(sp)
80212618:	d9002017 	ldw	r4,128(sp)
8021261c:	d9801a04 	addi	r6,sp,104
80212620:	d9c02b15 	stw	r7,172(sp)
80212624:	db402a15 	stw	r13,168(sp)
80212628:	02116d00 	call	802116d0 <__sprint_r.part.0>
8021262c:	d9c02b17 	ldw	r7,172(sp)
80212630:	db402a17 	ldw	r13,168(sp)
80212634:	103fbf1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
80212638:	d9401b17 	ldw	r5,108(sp)
8021263c:	d8801c17 	ldw	r2,112(sp)
80212640:	d811883a 	mov	r8,sp
80212644:	29800044 	addi	r6,r5,1
80212648:	003dc406 	br	80211d5c <__reset+0xfa1f1d5c>
8021264c:	1000d21e 	bne	r2,zero,80212998 <___vfiprintf_internal_r+0x11b4>
80212650:	d8c01d87 	ldb	r3,118(sp)
80212654:	18009526 	beq	r3,zero,802128ac <___vfiprintf_internal_r+0x10c8>
80212658:	00800044 	movi	r2,1
8021265c:	d8c01d84 	addi	r3,sp,118
80212660:	1009883a 	mov	r4,r2
80212664:	d8c00015 	stw	r3,0(sp)
80212668:	d8800115 	stw	r2,4(sp)
8021266c:	d811883a 	mov	r8,sp
80212670:	200b883a 	mov	r5,r4
80212674:	42000204 	addi	r8,r8,8
80212678:	21000044 	addi	r4,r4,1
8021267c:	003d9706 	br	80211cdc <__reset+0xfa1f1cdc>
80212680:	d9001d04 	addi	r4,sp,116
80212684:	00800084 	movi	r2,2
80212688:	d9000015 	stw	r4,0(sp)
8021268c:	d8800115 	stw	r2,4(sp)
80212690:	1809883a 	mov	r4,r3
80212694:	d811883a 	mov	r8,sp
80212698:	200b883a 	mov	r5,r4
8021269c:	42000204 	addi	r8,r8,8
802126a0:	21000044 	addi	r4,r4,1
802126a4:	003f4e06 	br	802123e0 <__reset+0xfa1f23e0>
802126a8:	d8001d85 	stb	zero,118(sp)
802126ac:	48005016 	blt	r9,zero,802127f0 <___vfiprintf_internal_r+0x100c>
802126b0:	00ffdfc4 	movi	r3,-129
802126b4:	94c4b03a 	or	r2,r18,r19
802126b8:	a0e8703a 	and	r20,r20,r3
802126bc:	103d4426 	beq	r2,zero,80211bd0 <__reset+0xfa1f1bd0>
802126c0:	0039883a 	mov	fp,zero
802126c4:	d9002617 	ldw	r4,152(sp)
802126c8:	dd401a04 	addi	r21,sp,104
802126cc:	908003cc 	andi	r2,r18,15
802126d0:	9806973a 	slli	r3,r19,28
802126d4:	2085883a 	add	r2,r4,r2
802126d8:	9024d13a 	srli	r18,r18,4
802126dc:	10800003 	ldbu	r2,0(r2)
802126e0:	9826d13a 	srli	r19,r19,4
802126e4:	ad7fffc4 	addi	r21,r21,-1
802126e8:	1ca4b03a 	or	r18,r3,r18
802126ec:	a8800005 	stb	r2,0(r21)
802126f0:	94c4b03a 	or	r2,r18,r19
802126f4:	103ff51e 	bne	r2,zero,802126cc <__reset+0xfa1f26cc>
802126f8:	003e5906 	br	80212060 <__reset+0xfa1f2060>
802126fc:	d9402117 	ldw	r5,132(sp)
80212700:	d9002017 	ldw	r4,128(sp)
80212704:	d9801a04 	addi	r6,sp,104
80212708:	02116d00 	call	802116d0 <__sprint_r.part.0>
8021270c:	103f891e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
80212710:	d8801c17 	ldw	r2,112(sp)
80212714:	d811883a 	mov	r8,sp
80212718:	003f9506 	br	80212570 <__reset+0xfa1f2570>
8021271c:	d9402117 	ldw	r5,132(sp)
80212720:	d9002017 	ldw	r4,128(sp)
80212724:	d9801a04 	addi	r6,sp,104
80212728:	02116d00 	call	802116d0 <__sprint_r.part.0>
8021272c:	103f811e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
80212730:	d811883a 	mov	r8,sp
80212734:	003ced06 	br	80211aec <__reset+0xfa1f1aec>
80212738:	d9402117 	ldw	r5,132(sp)
8021273c:	d9002017 	ldw	r4,128(sp)
80212740:	d9801a04 	addi	r6,sp,104
80212744:	da402c15 	stw	r9,176(sp)
80212748:	db802a15 	stw	r14,168(sp)
8021274c:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212750:	da402c17 	ldw	r9,176(sp)
80212754:	db802a17 	ldw	r14,168(sp)
80212758:	103f761e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
8021275c:	d9401b17 	ldw	r5,108(sp)
80212760:	d8801c17 	ldw	r2,112(sp)
80212764:	d811883a 	mov	r8,sp
80212768:	29000044 	addi	r4,r5,1
8021276c:	003d5b06 	br	80211cdc <__reset+0xfa1f1cdc>
80212770:	d9402117 	ldw	r5,132(sp)
80212774:	d9002017 	ldw	r4,128(sp)
80212778:	d9801a04 	addi	r6,sp,104
8021277c:	da402c15 	stw	r9,176(sp)
80212780:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212784:	da402c17 	ldw	r9,176(sp)
80212788:	103f6a1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
8021278c:	d9401b17 	ldw	r5,108(sp)
80212790:	d8801c17 	ldw	r2,112(sp)
80212794:	d811883a 	mov	r8,sp
80212798:	29000044 	addi	r4,r5,1
8021279c:	003f1006 	br	802123e0 <__reset+0xfa1f23e0>
802127a0:	1000c31e 	bne	r2,zero,80212ab0 <___vfiprintf_internal_r+0x12cc>
802127a4:	01000044 	movi	r4,1
802127a8:	000b883a 	mov	r5,zero
802127ac:	d811883a 	mov	r8,sp
802127b0:	003f0d06 	br	802123e8 <__reset+0xfa1f23e8>
802127b4:	d9402117 	ldw	r5,132(sp)
802127b8:	d9002017 	ldw	r4,128(sp)
802127bc:	d9801a04 	addi	r6,sp,104
802127c0:	02116d00 	call	802116d0 <__sprint_r.part.0>
802127c4:	103f5b1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
802127c8:	d9001b17 	ldw	r4,108(sp)
802127cc:	d8801c17 	ldw	r2,112(sp)
802127d0:	d811883a 	mov	r8,sp
802127d4:	21000044 	addi	r4,r4,1
802127d8:	003d8006 	br	80211ddc <__reset+0xfa1f1ddc>
802127dc:	012008b4 	movhi	r4,32802
802127e0:	2135eb04 	addi	r4,r4,-10324
802127e4:	d9002615 	stw	r4,152(sp)
802127e8:	d8c02215 	stw	r3,136(sp)
802127ec:	1029883a 	mov	r20,r2
802127f0:	94c4b03a 	or	r2,r18,r19
802127f4:	103fb21e 	bne	r2,zero,802126c0 <__reset+0xfa1f26c0>
802127f8:	0039883a 	mov	fp,zero
802127fc:	00800084 	movi	r2,2
80212800:	003e6b06 	br	802121b0 <__reset+0xfa1f21b0>
80212804:	da802217 	ldw	r10,136(sp)
80212808:	d8001d85 	stb	zero,118(sp)
8021280c:	0027883a 	mov	r19,zero
80212810:	50800104 	addi	r2,r10,4
80212814:	54800017 	ldw	r18,0(r10)
80212818:	483e6016 	blt	r9,zero,8021219c <__reset+0xfa1f219c>
8021281c:	00ffdfc4 	movi	r3,-129
80212820:	d8802215 	stw	r2,136(sp)
80212824:	a0e8703a 	and	r20,r20,r3
80212828:	0039883a 	mov	fp,zero
8021282c:	903ebb26 	beq	r18,zero,8021231c <__reset+0xfa1f231c>
80212830:	00800244 	movi	r2,9
80212834:	14bdee36 	bltu	r2,r18,80211ff0 <__reset+0xfa1f1ff0>
80212838:	003eba06 	br	80212324 <__reset+0xfa1f2324>
8021283c:	00800c04 	movi	r2,48
80212840:	d8c01d45 	stb	r3,117(sp)
80212844:	d8801d05 	stb	r2,116(sp)
80212848:	d8001d85 	stb	zero,118(sp)
8021284c:	a0c00094 	ori	r3,r20,2
80212850:	4800a916 	blt	r9,zero,80212af8 <___vfiprintf_internal_r+0x1314>
80212854:	00bfdfc4 	movi	r2,-129
80212858:	a096703a 	and	r11,r20,r2
8021285c:	5d000094 	ori	r20,r11,2
80212860:	0039883a 	mov	fp,zero
80212864:	003f9706 	br	802126c4 <__reset+0xfa1f26c4>
80212868:	8025883a 	mov	r18,r16
8021286c:	003c2e06 	br	80211928 <__reset+0xfa1f1928>
80212870:	00a008b4 	movhi	r2,32802
80212874:	10b5eb04 	addi	r2,r2,-10324
80212878:	0039883a 	mov	fp,zero
8021287c:	d8802615 	stw	r2,152(sp)
80212880:	003f9006 	br	802126c4 <__reset+0xfa1f26c4>
80212884:	04a5c83a 	sub	r18,zero,r18
80212888:	07000b44 	movi	fp,45
8021288c:	9004c03a 	cmpne	r2,r18,zero
80212890:	04e7c83a 	sub	r19,zero,r19
80212894:	df001d85 	stb	fp,118(sp)
80212898:	98a7c83a 	sub	r19,r19,r2
8021289c:	48009f16 	blt	r9,zero,80212b1c <___vfiprintf_internal_r+0x1338>
802128a0:	00bfdfc4 	movi	r2,-129
802128a4:	a0a8703a 	and	r20,r20,r2
802128a8:	003dd006 	br	80211fec <__reset+0xfa1f1fec>
802128ac:	70004c26 	beq	r14,zero,802129e0 <___vfiprintf_internal_r+0x11fc>
802128b0:	00800084 	movi	r2,2
802128b4:	d8c01d04 	addi	r3,sp,116
802128b8:	d8c00015 	stw	r3,0(sp)
802128bc:	d8800115 	stw	r2,4(sp)
802128c0:	01000044 	movi	r4,1
802128c4:	d811883a 	mov	r8,sp
802128c8:	003f7306 	br	80212698 <__reset+0xfa1f2698>
802128cc:	a080100c 	andi	r2,r20,64
802128d0:	da802217 	ldw	r10,136(sp)
802128d4:	103e0626 	beq	r2,zero,802120f0 <__reset+0xfa1f20f0>
802128d8:	5480000f 	ldh	r18,0(r10)
802128dc:	52800104 	addi	r10,r10,4
802128e0:	da802215 	stw	r10,136(sp)
802128e4:	9027d7fa 	srai	r19,r18,31
802128e8:	9805883a 	mov	r2,r19
802128ec:	003db806 	br	80211fd0 <__reset+0xfa1f1fd0>
802128f0:	a080040c 	andi	r2,r20,16
802128f4:	1000091e 	bne	r2,zero,8021291c <___vfiprintf_internal_r+0x1138>
802128f8:	a2c0100c 	andi	r11,r20,64
802128fc:	58000726 	beq	r11,zero,8021291c <___vfiprintf_internal_r+0x1138>
80212900:	da802217 	ldw	r10,136(sp)
80212904:	50800017 	ldw	r2,0(r10)
80212908:	52800104 	addi	r10,r10,4
8021290c:	da802215 	stw	r10,136(sp)
80212910:	da802317 	ldw	r10,140(sp)
80212914:	1280000d 	sth	r10,0(r2)
80212918:	003be706 	br	802118b8 <__reset+0xfa1f18b8>
8021291c:	da802217 	ldw	r10,136(sp)
80212920:	50800017 	ldw	r2,0(r10)
80212924:	52800104 	addi	r10,r10,4
80212928:	da802215 	stw	r10,136(sp)
8021292c:	da802317 	ldw	r10,140(sp)
80212930:	12800015 	stw	r10,0(r2)
80212934:	003be006 	br	802118b8 <__reset+0xfa1f18b8>
80212938:	a080100c 	andi	r2,r20,64
8021293c:	da802217 	ldw	r10,136(sp)
80212940:	10003026 	beq	r2,zero,80212a04 <___vfiprintf_internal_r+0x1220>
80212944:	5480000b 	ldhu	r18,0(r10)
80212948:	52800104 	addi	r10,r10,4
8021294c:	0027883a 	mov	r19,zero
80212950:	da802215 	stw	r10,136(sp)
80212954:	003d8006 	br	80211f58 <__reset+0xfa1f1f58>
80212958:	80c00007 	ldb	r3,0(r16)
8021295c:	003c0006 	br	80211960 <__reset+0xfa1f1960>
80212960:	a080100c 	andi	r2,r20,64
80212964:	d8001d85 	stb	zero,118(sp)
80212968:	da802217 	ldw	r10,136(sp)
8021296c:	1000201e 	bne	r2,zero,802129f0 <___vfiprintf_internal_r+0x120c>
80212970:	50800104 	addi	r2,r10,4
80212974:	54800017 	ldw	r18,0(r10)
80212978:	0027883a 	mov	r19,zero
8021297c:	483def0e 	bge	r9,zero,8021213c <__reset+0xfa1f213c>
80212980:	94c6b03a 	or	r3,r18,r19
80212984:	d8802215 	stw	r2,136(sp)
80212988:	183d4e1e 	bne	r3,zero,80211ec4 <__reset+0xfa1f1ec4>
8021298c:	0039883a 	mov	fp,zero
80212990:	0005883a 	mov	r2,zero
80212994:	003e0606 	br	802121b0 <__reset+0xfa1f21b0>
80212998:	d9402117 	ldw	r5,132(sp)
8021299c:	d9002017 	ldw	r4,128(sp)
802129a0:	d9801a04 	addi	r6,sp,104
802129a4:	da402c15 	stw	r9,176(sp)
802129a8:	db802a15 	stw	r14,168(sp)
802129ac:	02116d00 	call	802116d0 <__sprint_r.part.0>
802129b0:	da402c17 	ldw	r9,176(sp)
802129b4:	db802a17 	ldw	r14,168(sp)
802129b8:	103ede1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
802129bc:	d9401b17 	ldw	r5,108(sp)
802129c0:	d8801c17 	ldw	r2,112(sp)
802129c4:	d811883a 	mov	r8,sp
802129c8:	29000044 	addi	r4,r5,1
802129cc:	003e7406 	br	802123a0 <__reset+0xfa1f23a0>
802129d0:	00bfffc4 	movi	r2,-1
802129d4:	003c5806 	br	80211b38 <__reset+0xfa1f1b38>
802129d8:	d811883a 	mov	r8,sp
802129dc:	003ee806 	br	80212580 <__reset+0xfa1f2580>
802129e0:	000b883a 	mov	r5,zero
802129e4:	01000044 	movi	r4,1
802129e8:	d811883a 	mov	r8,sp
802129ec:	003e7c06 	br	802123e0 <__reset+0xfa1f23e0>
802129f0:	50800104 	addi	r2,r10,4
802129f4:	5480000b 	ldhu	r18,0(r10)
802129f8:	0027883a 	mov	r19,zero
802129fc:	483dcf0e 	bge	r9,zero,8021213c <__reset+0xfa1f213c>
80212a00:	003fdf06 	br	80212980 <__reset+0xfa1f2980>
80212a04:	54800017 	ldw	r18,0(r10)
80212a08:	52800104 	addi	r10,r10,4
80212a0c:	0027883a 	mov	r19,zero
80212a10:	da802215 	stw	r10,136(sp)
80212a14:	003d5006 	br	80211f58 <__reset+0xfa1f1f58>
80212a18:	50800104 	addi	r2,r10,4
80212a1c:	5480000b 	ldhu	r18,0(r10)
80212a20:	0027883a 	mov	r19,zero
80212a24:	483f7d0e 	bge	r9,zero,8021281c <__reset+0xfa1f281c>
80212a28:	003ddc06 	br	8021219c <__reset+0xfa1f219c>
80212a2c:	d8c02215 	stw	r3,136(sp)
80212a30:	0039883a 	mov	fp,zero
80212a34:	003ddb06 	br	802121a4 <__reset+0xfa1f21a4>
80212a38:	02a008b4 	movhi	r10,32802
80212a3c:	52b65b04 	addi	r10,r10,-9876
80212a40:	da802415 	stw	r10,144(sp)
80212a44:	003e8306 	br	80212454 <__reset+0xfa1f2454>
80212a48:	d8801c17 	ldw	r2,112(sp)
80212a4c:	dd002117 	ldw	r20,132(sp)
80212a50:	103eb926 	beq	r2,zero,80212538 <__reset+0xfa1f2538>
80212a54:	d9002017 	ldw	r4,128(sp)
80212a58:	d9801a04 	addi	r6,sp,104
80212a5c:	a00b883a 	mov	r5,r20
80212a60:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212a64:	003eb406 	br	80212538 <__reset+0xfa1f2538>
80212a68:	80c00043 	ldbu	r3,1(r16)
80212a6c:	a5000814 	ori	r20,r20,32
80212a70:	84000044 	addi	r16,r16,1
80212a74:	18c03fcc 	andi	r3,r3,255
80212a78:	18c0201c 	xori	r3,r3,128
80212a7c:	18ffe004 	addi	r3,r3,-128
80212a80:	003bb706 	br	80211960 <__reset+0xfa1f1960>
80212a84:	a809883a 	mov	r4,r21
80212a88:	d8c02a15 	stw	r3,168(sp)
80212a8c:	da002b15 	stw	r8,172(sp)
80212a90:	0206c9c0 	call	80206c9c <strlen>
80212a94:	d8c02a17 	ldw	r3,168(sp)
80212a98:	1027883a 	mov	r19,r2
80212a9c:	df001d83 	ldbu	fp,118(sp)
80212aa0:	d8c02215 	stw	r3,136(sp)
80212aa4:	0013883a 	mov	r9,zero
80212aa8:	da002b17 	ldw	r8,172(sp)
80212aac:	003c4d06 	br	80211be4 <__reset+0xfa1f1be4>
80212ab0:	d9402117 	ldw	r5,132(sp)
80212ab4:	d9002017 	ldw	r4,128(sp)
80212ab8:	d9801a04 	addi	r6,sp,104
80212abc:	da402c15 	stw	r9,176(sp)
80212ac0:	02116d00 	call	802116d0 <__sprint_r.part.0>
80212ac4:	da402c17 	ldw	r9,176(sp)
80212ac8:	103e9a1e 	bne	r2,zero,80212534 <__reset+0xfa1f2534>
80212acc:	d9401b17 	ldw	r5,108(sp)
80212ad0:	d8801c17 	ldw	r2,112(sp)
80212ad4:	d811883a 	mov	r8,sp
80212ad8:	29000044 	addi	r4,r5,1
80212adc:	003e4206 	br	802123e8 <__reset+0xfa1f23e8>
80212ae0:	d9401b17 	ldw	r5,108(sp)
80212ae4:	012008b4 	movhi	r4,32802
80212ae8:	21365f04 	addi	r4,r4,-9860
80212aec:	d9002415 	stw	r4,144(sp)
80212af0:	29400044 	addi	r5,r5,1
80212af4:	003c6d06 	br	80211cac <__reset+0xfa1f1cac>
80212af8:	0039883a 	mov	fp,zero
80212afc:	00800084 	movi	r2,2
80212b00:	10803fcc 	andi	r2,r2,255
80212b04:	01000044 	movi	r4,1
80212b08:	11001e26 	beq	r2,r4,80212b84 <___vfiprintf_internal_r+0x13a0>
80212b0c:	01000084 	movi	r4,2
80212b10:	11001e1e 	bne	r2,r4,80212b8c <___vfiprintf_internal_r+0x13a8>
80212b14:	1829883a 	mov	r20,r3
80212b18:	003eea06 	br	802126c4 <__reset+0xfa1f26c4>
80212b1c:	a007883a 	mov	r3,r20
80212b20:	00800044 	movi	r2,1
80212b24:	003ff606 	br	80212b00 <__reset+0xfa1f2b00>
80212b28:	00800184 	movi	r2,6
80212b2c:	1240012e 	bgeu	r2,r9,80212b34 <___vfiprintf_internal_r+0x1350>
80212b30:	1013883a 	mov	r9,r2
80212b34:	4827883a 	mov	r19,r9
80212b38:	4825883a 	mov	r18,r9
80212b3c:	48001516 	blt	r9,zero,80212b94 <___vfiprintf_internal_r+0x13b0>
80212b40:	056008b4 	movhi	r21,32802
80212b44:	d8c02215 	stw	r3,136(sp)
80212b48:	ad75f004 	addi	r21,r21,-10304
80212b4c:	003d1406 	br	80211fa0 <__reset+0xfa1f1fa0>
80212b50:	02a008b4 	movhi	r10,32802
80212b54:	52b65b04 	addi	r10,r10,-9876
80212b58:	da802415 	stw	r10,144(sp)
80212b5c:	200d883a 	mov	r6,r4
80212b60:	003c9106 	br	80211da8 <__reset+0xfa1f1da8>
80212b64:	5021883a 	mov	r16,r10
80212b68:	0013883a 	mov	r9,zero
80212b6c:	003b7d06 	br	80211964 <__reset+0xfa1f1964>
80212b70:	4827883a 	mov	r19,r9
80212b74:	df001d83 	ldbu	fp,118(sp)
80212b78:	d8c02215 	stw	r3,136(sp)
80212b7c:	0013883a 	mov	r9,zero
80212b80:	003c1806 	br	80211be4 <__reset+0xfa1f1be4>
80212b84:	1829883a 	mov	r20,r3
80212b88:	003d1806 	br	80211fec <__reset+0xfa1f1fec>
80212b8c:	1829883a 	mov	r20,r3
80212b90:	003ccd06 	br	80211ec8 <__reset+0xfa1f1ec8>
80212b94:	0025883a 	mov	r18,zero
80212b98:	003fe906 	br	80212b40 <__reset+0xfa1f2b40>
80212b9c:	d8802217 	ldw	r2,136(sp)
80212ba0:	80c00043 	ldbu	r3,1(r16)
80212ba4:	5021883a 	mov	r16,r10
80212ba8:	12400017 	ldw	r9,0(r2)
80212bac:	10800104 	addi	r2,r2,4
80212bb0:	d8802215 	stw	r2,136(sp)
80212bb4:	483faf0e 	bge	r9,zero,80212a74 <__reset+0xfa1f2a74>
80212bb8:	18c03fcc 	andi	r3,r3,255
80212bbc:	18c0201c 	xori	r3,r3,128
80212bc0:	027fffc4 	movi	r9,-1
80212bc4:	18ffe004 	addi	r3,r3,-128
80212bc8:	003b6506 	br	80211960 <__reset+0xfa1f1960>
80212bcc:	d9c01d85 	stb	r7,118(sp)
80212bd0:	003ca006 	br	80211e54 <__reset+0xfa1f1e54>
80212bd4:	d9c01d85 	stb	r7,118(sp)
80212bd8:	003cad06 	br	80211e90 <__reset+0xfa1f1e90>
80212bdc:	d9c01d85 	stb	r7,118(sp)
80212be0:	003d7d06 	br	802121d8 <__reset+0xfa1f21d8>
80212be4:	d9c01d85 	stb	r7,118(sp)
80212be8:	003d5f06 	br	80212168 <__reset+0xfa1f2168>
80212bec:	a080004c 	andi	r2,r20,1
80212bf0:	0039883a 	mov	fp,zero
80212bf4:	10000526 	beq	r2,zero,80212c0c <___vfiprintf_internal_r+0x1428>
80212bf8:	00800c04 	movi	r2,48
80212bfc:	d88019c5 	stb	r2,103(sp)
80212c00:	dcc02717 	ldw	r19,156(sp)
80212c04:	dd4019c4 	addi	r21,sp,103
80212c08:	003bf606 	br	80211be4 <__reset+0xfa1f1be4>
80212c0c:	0027883a 	mov	r19,zero
80212c10:	dd401a04 	addi	r21,sp,104
80212c14:	003bf306 	br	80211be4 <__reset+0xfa1f1be4>
80212c18:	d9c01d85 	stb	r7,118(sp)
80212c1c:	003dc806 	br	80212340 <__reset+0xfa1f2340>
80212c20:	d9c01d85 	stb	r7,118(sp)
80212c24:	003d3a06 	br	80212110 <__reset+0xfa1f2110>
80212c28:	d9c01d85 	stb	r7,118(sp)
80212c2c:	003d2a06 	br	802120d8 <__reset+0xfa1f20d8>
80212c30:	d9c01d85 	stb	r7,118(sp)
80212c34:	003cde06 	br	80211fb0 <__reset+0xfa1f1fb0>
80212c38:	d9c01d85 	stb	r7,118(sp)
80212c3c:	003cbc06 	br	80211f30 <__reset+0xfa1f1f30>

80212c40 <__vfiprintf_internal>:
80212c40:	00a008b4 	movhi	r2,32802
80212c44:	10be2904 	addi	r2,r2,-1884
80212c48:	300f883a 	mov	r7,r6
80212c4c:	280d883a 	mov	r6,r5
80212c50:	200b883a 	mov	r5,r4
80212c54:	11000017 	ldw	r4,0(r2)
80212c58:	02117e41 	jmpi	802117e4 <___vfiprintf_internal_r>

80212c5c <__sbprintf>:
80212c5c:	2880030b 	ldhu	r2,12(r5)
80212c60:	2ac01917 	ldw	r11,100(r5)
80212c64:	2a80038b 	ldhu	r10,14(r5)
80212c68:	2a400717 	ldw	r9,28(r5)
80212c6c:	2a000917 	ldw	r8,36(r5)
80212c70:	defee204 	addi	sp,sp,-1144
80212c74:	00c10004 	movi	r3,1024
80212c78:	dc011a15 	stw	r16,1128(sp)
80212c7c:	10bfff4c 	andi	r2,r2,65533
80212c80:	2821883a 	mov	r16,r5
80212c84:	d8cb883a 	add	r5,sp,r3
80212c88:	dc811c15 	stw	r18,1136(sp)
80212c8c:	dc411b15 	stw	r17,1132(sp)
80212c90:	dfc11d15 	stw	ra,1140(sp)
80212c94:	2025883a 	mov	r18,r4
80212c98:	d881030d 	sth	r2,1036(sp)
80212c9c:	dac11915 	stw	r11,1124(sp)
80212ca0:	da81038d 	sth	r10,1038(sp)
80212ca4:	da410715 	stw	r9,1052(sp)
80212ca8:	da010915 	stw	r8,1060(sp)
80212cac:	dec10015 	stw	sp,1024(sp)
80212cb0:	dec10415 	stw	sp,1040(sp)
80212cb4:	d8c10215 	stw	r3,1032(sp)
80212cb8:	d8c10515 	stw	r3,1044(sp)
80212cbc:	d8010615 	stw	zero,1048(sp)
80212cc0:	02117e40 	call	802117e4 <___vfiprintf_internal_r>
80212cc4:	1023883a 	mov	r17,r2
80212cc8:	10000416 	blt	r2,zero,80212cdc <__sbprintf+0x80>
80212ccc:	d9410004 	addi	r5,sp,1024
80212cd0:	9009883a 	mov	r4,r18
80212cd4:	020cdd40 	call	8020cdd4 <_fflush_r>
80212cd8:	10000d1e 	bne	r2,zero,80212d10 <__sbprintf+0xb4>
80212cdc:	d881030b 	ldhu	r2,1036(sp)
80212ce0:	1080100c 	andi	r2,r2,64
80212ce4:	10000326 	beq	r2,zero,80212cf4 <__sbprintf+0x98>
80212ce8:	8080030b 	ldhu	r2,12(r16)
80212cec:	10801014 	ori	r2,r2,64
80212cf0:	8080030d 	sth	r2,12(r16)
80212cf4:	8805883a 	mov	r2,r17
80212cf8:	dfc11d17 	ldw	ra,1140(sp)
80212cfc:	dc811c17 	ldw	r18,1136(sp)
80212d00:	dc411b17 	ldw	r17,1132(sp)
80212d04:	dc011a17 	ldw	r16,1128(sp)
80212d08:	dec11e04 	addi	sp,sp,1144
80212d0c:	f800283a 	ret
80212d10:	047fffc4 	movi	r17,-1
80212d14:	003ff106 	br	80212cdc <__reset+0xfa1f2cdc>

80212d18 <_write_r>:
80212d18:	defffd04 	addi	sp,sp,-12
80212d1c:	2805883a 	mov	r2,r5
80212d20:	dc000015 	stw	r16,0(sp)
80212d24:	042008b4 	movhi	r16,32802
80212d28:	dc400115 	stw	r17,4(sp)
80212d2c:	300b883a 	mov	r5,r6
80212d30:	843e4c04 	addi	r16,r16,-1744
80212d34:	2023883a 	mov	r17,r4
80212d38:	380d883a 	mov	r6,r7
80212d3c:	1009883a 	mov	r4,r2
80212d40:	dfc00215 	stw	ra,8(sp)
80212d44:	80000015 	stw	zero,0(r16)
80212d48:	02174b00 	call	802174b0 <write>
80212d4c:	00ffffc4 	movi	r3,-1
80212d50:	10c00526 	beq	r2,r3,80212d68 <_write_r+0x50>
80212d54:	dfc00217 	ldw	ra,8(sp)
80212d58:	dc400117 	ldw	r17,4(sp)
80212d5c:	dc000017 	ldw	r16,0(sp)
80212d60:	dec00304 	addi	sp,sp,12
80212d64:	f800283a 	ret
80212d68:	80c00017 	ldw	r3,0(r16)
80212d6c:	183ff926 	beq	r3,zero,80212d54 <__reset+0xfa1f2d54>
80212d70:	88c00015 	stw	r3,0(r17)
80212d74:	003ff706 	br	80212d54 <__reset+0xfa1f2d54>

80212d78 <_close_r>:
80212d78:	defffd04 	addi	sp,sp,-12
80212d7c:	dc000015 	stw	r16,0(sp)
80212d80:	042008b4 	movhi	r16,32802
80212d84:	dc400115 	stw	r17,4(sp)
80212d88:	843e4c04 	addi	r16,r16,-1744
80212d8c:	2023883a 	mov	r17,r4
80212d90:	2809883a 	mov	r4,r5
80212d94:	dfc00215 	stw	ra,8(sp)
80212d98:	80000015 	stw	zero,0(r16)
80212d9c:	0216a180 	call	80216a18 <close>
80212da0:	00ffffc4 	movi	r3,-1
80212da4:	10c00526 	beq	r2,r3,80212dbc <_close_r+0x44>
80212da8:	dfc00217 	ldw	ra,8(sp)
80212dac:	dc400117 	ldw	r17,4(sp)
80212db0:	dc000017 	ldw	r16,0(sp)
80212db4:	dec00304 	addi	sp,sp,12
80212db8:	f800283a 	ret
80212dbc:	80c00017 	ldw	r3,0(r16)
80212dc0:	183ff926 	beq	r3,zero,80212da8 <__reset+0xfa1f2da8>
80212dc4:	88c00015 	stw	r3,0(r17)
80212dc8:	003ff706 	br	80212da8 <__reset+0xfa1f2da8>

80212dcc <_calloc_r>:
80212dcc:	298b383a 	mul	r5,r5,r6
80212dd0:	defffe04 	addi	sp,sp,-8
80212dd4:	dfc00115 	stw	ra,4(sp)
80212dd8:	dc000015 	stw	r16,0(sp)
80212ddc:	020df100 	call	8020df10 <_malloc_r>
80212de0:	10002926 	beq	r2,zero,80212e88 <_calloc_r+0xbc>
80212de4:	11bfff17 	ldw	r6,-4(r2)
80212de8:	1021883a 	mov	r16,r2
80212dec:	00bfff04 	movi	r2,-4
80212df0:	308c703a 	and	r6,r6,r2
80212df4:	00c00904 	movi	r3,36
80212df8:	308d883a 	add	r6,r6,r2
80212dfc:	19801636 	bltu	r3,r6,80212e58 <_calloc_r+0x8c>
80212e00:	008004c4 	movi	r2,19
80212e04:	11800b2e 	bgeu	r2,r6,80212e34 <_calloc_r+0x68>
80212e08:	80000015 	stw	zero,0(r16)
80212e0c:	80000115 	stw	zero,4(r16)
80212e10:	008006c4 	movi	r2,27
80212e14:	11801a2e 	bgeu	r2,r6,80212e80 <_calloc_r+0xb4>
80212e18:	80000215 	stw	zero,8(r16)
80212e1c:	80000315 	stw	zero,12(r16)
80212e20:	30c0151e 	bne	r6,r3,80212e78 <_calloc_r+0xac>
80212e24:	80000415 	stw	zero,16(r16)
80212e28:	80800604 	addi	r2,r16,24
80212e2c:	80000515 	stw	zero,20(r16)
80212e30:	00000106 	br	80212e38 <_calloc_r+0x6c>
80212e34:	8005883a 	mov	r2,r16
80212e38:	10000015 	stw	zero,0(r2)
80212e3c:	10000115 	stw	zero,4(r2)
80212e40:	10000215 	stw	zero,8(r2)
80212e44:	8005883a 	mov	r2,r16
80212e48:	dfc00117 	ldw	ra,4(sp)
80212e4c:	dc000017 	ldw	r16,0(sp)
80212e50:	dec00204 	addi	sp,sp,8
80212e54:	f800283a 	ret
80212e58:	000b883a 	mov	r5,zero
80212e5c:	8009883a 	mov	r4,r16
80212e60:	020e95c0 	call	8020e95c <memset>
80212e64:	8005883a 	mov	r2,r16
80212e68:	dfc00117 	ldw	ra,4(sp)
80212e6c:	dc000017 	ldw	r16,0(sp)
80212e70:	dec00204 	addi	sp,sp,8
80212e74:	f800283a 	ret
80212e78:	80800404 	addi	r2,r16,16
80212e7c:	003fee06 	br	80212e38 <__reset+0xfa1f2e38>
80212e80:	80800204 	addi	r2,r16,8
80212e84:	003fec06 	br	80212e38 <__reset+0xfa1f2e38>
80212e88:	0005883a 	mov	r2,zero
80212e8c:	003fee06 	br	80212e48 <__reset+0xfa1f2e48>

80212e90 <_fclose_r>:
80212e90:	28003926 	beq	r5,zero,80212f78 <_fclose_r+0xe8>
80212e94:	defffc04 	addi	sp,sp,-16
80212e98:	dc400115 	stw	r17,4(sp)
80212e9c:	dc000015 	stw	r16,0(sp)
80212ea0:	dfc00315 	stw	ra,12(sp)
80212ea4:	dc800215 	stw	r18,8(sp)
80212ea8:	2023883a 	mov	r17,r4
80212eac:	2821883a 	mov	r16,r5
80212eb0:	20000226 	beq	r4,zero,80212ebc <_fclose_r+0x2c>
80212eb4:	20800e17 	ldw	r2,56(r4)
80212eb8:	10002726 	beq	r2,zero,80212f58 <_fclose_r+0xc8>
80212ebc:	8080030f 	ldh	r2,12(r16)
80212ec0:	1000071e 	bne	r2,zero,80212ee0 <_fclose_r+0x50>
80212ec4:	0005883a 	mov	r2,zero
80212ec8:	dfc00317 	ldw	ra,12(sp)
80212ecc:	dc800217 	ldw	r18,8(sp)
80212ed0:	dc400117 	ldw	r17,4(sp)
80212ed4:	dc000017 	ldw	r16,0(sp)
80212ed8:	dec00404 	addi	sp,sp,16
80212edc:	f800283a 	ret
80212ee0:	800b883a 	mov	r5,r16
80212ee4:	8809883a 	mov	r4,r17
80212ee8:	020cbb80 	call	8020cbb8 <__sflush_r>
80212eec:	1025883a 	mov	r18,r2
80212ef0:	80800b17 	ldw	r2,44(r16)
80212ef4:	10000426 	beq	r2,zero,80212f08 <_fclose_r+0x78>
80212ef8:	81400717 	ldw	r5,28(r16)
80212efc:	8809883a 	mov	r4,r17
80212f00:	103ee83a 	callr	r2
80212f04:	10001616 	blt	r2,zero,80212f60 <_fclose_r+0xd0>
80212f08:	8080030b 	ldhu	r2,12(r16)
80212f0c:	1080200c 	andi	r2,r2,128
80212f10:	1000151e 	bne	r2,zero,80212f68 <_fclose_r+0xd8>
80212f14:	81400c17 	ldw	r5,48(r16)
80212f18:	28000526 	beq	r5,zero,80212f30 <_fclose_r+0xa0>
80212f1c:	80801004 	addi	r2,r16,64
80212f20:	28800226 	beq	r5,r2,80212f2c <_fclose_r+0x9c>
80212f24:	8809883a 	mov	r4,r17
80212f28:	020d3240 	call	8020d324 <_free_r>
80212f2c:	80000c15 	stw	zero,48(r16)
80212f30:	81401117 	ldw	r5,68(r16)
80212f34:	28000326 	beq	r5,zero,80212f44 <_fclose_r+0xb4>
80212f38:	8809883a 	mov	r4,r17
80212f3c:	020d3240 	call	8020d324 <_free_r>
80212f40:	80001115 	stw	zero,68(r16)
80212f44:	020d1c00 	call	8020d1c0 <__sfp_lock_acquire>
80212f48:	8000030d 	sth	zero,12(r16)
80212f4c:	020d1c40 	call	8020d1c4 <__sfp_lock_release>
80212f50:	9005883a 	mov	r2,r18
80212f54:	003fdc06 	br	80212ec8 <__reset+0xfa1f2ec8>
80212f58:	020d1b00 	call	8020d1b0 <__sinit>
80212f5c:	003fd706 	br	80212ebc <__reset+0xfa1f2ebc>
80212f60:	04bfffc4 	movi	r18,-1
80212f64:	003fe806 	br	80212f08 <__reset+0xfa1f2f08>
80212f68:	81400417 	ldw	r5,16(r16)
80212f6c:	8809883a 	mov	r4,r17
80212f70:	020d3240 	call	8020d324 <_free_r>
80212f74:	003fe706 	br	80212f14 <__reset+0xfa1f2f14>
80212f78:	0005883a 	mov	r2,zero
80212f7c:	f800283a 	ret

80212f80 <fclose>:
80212f80:	00a008b4 	movhi	r2,32802
80212f84:	10be2904 	addi	r2,r2,-1884
80212f88:	200b883a 	mov	r5,r4
80212f8c:	11000017 	ldw	r4,0(r2)
80212f90:	0212e901 	jmpi	80212e90 <_fclose_r>

80212f94 <__fputwc>:
80212f94:	defff804 	addi	sp,sp,-32
80212f98:	dcc00415 	stw	r19,16(sp)
80212f9c:	dc800315 	stw	r18,12(sp)
80212fa0:	dc000115 	stw	r16,4(sp)
80212fa4:	dfc00715 	stw	ra,28(sp)
80212fa8:	dd400615 	stw	r21,24(sp)
80212fac:	dd000515 	stw	r20,20(sp)
80212fb0:	dc400215 	stw	r17,8(sp)
80212fb4:	2027883a 	mov	r19,r4
80212fb8:	2825883a 	mov	r18,r5
80212fbc:	3021883a 	mov	r16,r6
80212fc0:	020dd000 	call	8020dd00 <__locale_mb_cur_max>
80212fc4:	00c00044 	movi	r3,1
80212fc8:	10c03e26 	beq	r2,r3,802130c4 <__fputwc+0x130>
80212fcc:	81c01704 	addi	r7,r16,92
80212fd0:	900d883a 	mov	r6,r18
80212fd4:	d80b883a 	mov	r5,sp
80212fd8:	9809883a 	mov	r4,r19
80212fdc:	02134640 	call	80213464 <_wcrtomb_r>
80212fe0:	1029883a 	mov	r20,r2
80212fe4:	00bfffc4 	movi	r2,-1
80212fe8:	a0802026 	beq	r20,r2,8021306c <__fputwc+0xd8>
80212fec:	d9400003 	ldbu	r5,0(sp)
80212ff0:	a0001c26 	beq	r20,zero,80213064 <__fputwc+0xd0>
80212ff4:	0023883a 	mov	r17,zero
80212ff8:	05400284 	movi	r21,10
80212ffc:	00000906 	br	80213024 <__fputwc+0x90>
80213000:	80800017 	ldw	r2,0(r16)
80213004:	11400005 	stb	r5,0(r2)
80213008:	80c00017 	ldw	r3,0(r16)
8021300c:	18c00044 	addi	r3,r3,1
80213010:	80c00015 	stw	r3,0(r16)
80213014:	8c400044 	addi	r17,r17,1
80213018:	dc45883a 	add	r2,sp,r17
8021301c:	8d00112e 	bgeu	r17,r20,80213064 <__fputwc+0xd0>
80213020:	11400003 	ldbu	r5,0(r2)
80213024:	80c00217 	ldw	r3,8(r16)
80213028:	18ffffc4 	addi	r3,r3,-1
8021302c:	80c00215 	stw	r3,8(r16)
80213030:	183ff30e 	bge	r3,zero,80213000 <__reset+0xfa1f3000>
80213034:	80800617 	ldw	r2,24(r16)
80213038:	18801916 	blt	r3,r2,802130a0 <__fputwc+0x10c>
8021303c:	80800017 	ldw	r2,0(r16)
80213040:	11400005 	stb	r5,0(r2)
80213044:	80800017 	ldw	r2,0(r16)
80213048:	10c00003 	ldbu	r3,0(r2)
8021304c:	10800044 	addi	r2,r2,1
80213050:	1d402326 	beq	r3,r21,802130e0 <__fputwc+0x14c>
80213054:	80800015 	stw	r2,0(r16)
80213058:	8c400044 	addi	r17,r17,1
8021305c:	dc45883a 	add	r2,sp,r17
80213060:	8d3fef36 	bltu	r17,r20,80213020 <__reset+0xfa1f3020>
80213064:	9005883a 	mov	r2,r18
80213068:	00000406 	br	8021307c <__fputwc+0xe8>
8021306c:	80c0030b 	ldhu	r3,12(r16)
80213070:	a005883a 	mov	r2,r20
80213074:	18c01014 	ori	r3,r3,64
80213078:	80c0030d 	sth	r3,12(r16)
8021307c:	dfc00717 	ldw	ra,28(sp)
80213080:	dd400617 	ldw	r21,24(sp)
80213084:	dd000517 	ldw	r20,20(sp)
80213088:	dcc00417 	ldw	r19,16(sp)
8021308c:	dc800317 	ldw	r18,12(sp)
80213090:	dc400217 	ldw	r17,8(sp)
80213094:	dc000117 	ldw	r16,4(sp)
80213098:	dec00804 	addi	sp,sp,32
8021309c:	f800283a 	ret
802130a0:	800d883a 	mov	r6,r16
802130a4:	29403fcc 	andi	r5,r5,255
802130a8:	9809883a 	mov	r4,r19
802130ac:	021330c0 	call	8021330c <__swbuf_r>
802130b0:	10bfffe0 	cmpeqi	r2,r2,-1
802130b4:	10803fcc 	andi	r2,r2,255
802130b8:	103fd626 	beq	r2,zero,80213014 <__reset+0xfa1f3014>
802130bc:	00bfffc4 	movi	r2,-1
802130c0:	003fee06 	br	8021307c <__reset+0xfa1f307c>
802130c4:	90ffffc4 	addi	r3,r18,-1
802130c8:	01003f84 	movi	r4,254
802130cc:	20ffbf36 	bltu	r4,r3,80212fcc <__reset+0xfa1f2fcc>
802130d0:	900b883a 	mov	r5,r18
802130d4:	dc800005 	stb	r18,0(sp)
802130d8:	1029883a 	mov	r20,r2
802130dc:	003fc506 	br	80212ff4 <__reset+0xfa1f2ff4>
802130e0:	800d883a 	mov	r6,r16
802130e4:	a80b883a 	mov	r5,r21
802130e8:	9809883a 	mov	r4,r19
802130ec:	021330c0 	call	8021330c <__swbuf_r>
802130f0:	10bfffe0 	cmpeqi	r2,r2,-1
802130f4:	003fef06 	br	802130b4 <__reset+0xfa1f30b4>

802130f8 <_fputwc_r>:
802130f8:	3080030b 	ldhu	r2,12(r6)
802130fc:	10c8000c 	andi	r3,r2,8192
80213100:	1800051e 	bne	r3,zero,80213118 <_fputwc_r+0x20>
80213104:	30c01917 	ldw	r3,100(r6)
80213108:	10880014 	ori	r2,r2,8192
8021310c:	3080030d 	sth	r2,12(r6)
80213110:	18880014 	ori	r2,r3,8192
80213114:	30801915 	stw	r2,100(r6)
80213118:	0212f941 	jmpi	80212f94 <__fputwc>

8021311c <fputwc>:
8021311c:	00a008b4 	movhi	r2,32802
80213120:	defffc04 	addi	sp,sp,-16
80213124:	10be2904 	addi	r2,r2,-1884
80213128:	dc000115 	stw	r16,4(sp)
8021312c:	14000017 	ldw	r16,0(r2)
80213130:	dc400215 	stw	r17,8(sp)
80213134:	dfc00315 	stw	ra,12(sp)
80213138:	2023883a 	mov	r17,r4
8021313c:	80000226 	beq	r16,zero,80213148 <fputwc+0x2c>
80213140:	80800e17 	ldw	r2,56(r16)
80213144:	10001026 	beq	r2,zero,80213188 <fputwc+0x6c>
80213148:	2880030b 	ldhu	r2,12(r5)
8021314c:	10c8000c 	andi	r3,r2,8192
80213150:	1800051e 	bne	r3,zero,80213168 <fputwc+0x4c>
80213154:	28c01917 	ldw	r3,100(r5)
80213158:	10880014 	ori	r2,r2,8192
8021315c:	2880030d 	sth	r2,12(r5)
80213160:	18880014 	ori	r2,r3,8192
80213164:	28801915 	stw	r2,100(r5)
80213168:	280d883a 	mov	r6,r5
8021316c:	8009883a 	mov	r4,r16
80213170:	880b883a 	mov	r5,r17
80213174:	dfc00317 	ldw	ra,12(sp)
80213178:	dc400217 	ldw	r17,8(sp)
8021317c:	dc000117 	ldw	r16,4(sp)
80213180:	dec00404 	addi	sp,sp,16
80213184:	0212f941 	jmpi	80212f94 <__fputwc>
80213188:	8009883a 	mov	r4,r16
8021318c:	d9400015 	stw	r5,0(sp)
80213190:	020d1b00 	call	8020d1b0 <__sinit>
80213194:	d9400017 	ldw	r5,0(sp)
80213198:	003feb06 	br	80213148 <__reset+0xfa1f3148>

8021319c <_fstat_r>:
8021319c:	defffd04 	addi	sp,sp,-12
802131a0:	2805883a 	mov	r2,r5
802131a4:	dc000015 	stw	r16,0(sp)
802131a8:	042008b4 	movhi	r16,32802
802131ac:	dc400115 	stw	r17,4(sp)
802131b0:	843e4c04 	addi	r16,r16,-1744
802131b4:	2023883a 	mov	r17,r4
802131b8:	300b883a 	mov	r5,r6
802131bc:	1009883a 	mov	r4,r2
802131c0:	dfc00215 	stw	ra,8(sp)
802131c4:	80000015 	stw	zero,0(r16)
802131c8:	0216b700 	call	80216b70 <fstat>
802131cc:	00ffffc4 	movi	r3,-1
802131d0:	10c00526 	beq	r2,r3,802131e8 <_fstat_r+0x4c>
802131d4:	dfc00217 	ldw	ra,8(sp)
802131d8:	dc400117 	ldw	r17,4(sp)
802131dc:	dc000017 	ldw	r16,0(sp)
802131e0:	dec00304 	addi	sp,sp,12
802131e4:	f800283a 	ret
802131e8:	80c00017 	ldw	r3,0(r16)
802131ec:	183ff926 	beq	r3,zero,802131d4 <__reset+0xfa1f31d4>
802131f0:	88c00015 	stw	r3,0(r17)
802131f4:	003ff706 	br	802131d4 <__reset+0xfa1f31d4>

802131f8 <_isatty_r>:
802131f8:	defffd04 	addi	sp,sp,-12
802131fc:	dc000015 	stw	r16,0(sp)
80213200:	042008b4 	movhi	r16,32802
80213204:	dc400115 	stw	r17,4(sp)
80213208:	843e4c04 	addi	r16,r16,-1744
8021320c:	2023883a 	mov	r17,r4
80213210:	2809883a 	mov	r4,r5
80213214:	dfc00215 	stw	ra,8(sp)
80213218:	80000015 	stw	zero,0(r16)
8021321c:	0216ddc0 	call	80216ddc <isatty>
80213220:	00ffffc4 	movi	r3,-1
80213224:	10c00526 	beq	r2,r3,8021323c <_isatty_r+0x44>
80213228:	dfc00217 	ldw	ra,8(sp)
8021322c:	dc400117 	ldw	r17,4(sp)
80213230:	dc000017 	ldw	r16,0(sp)
80213234:	dec00304 	addi	sp,sp,12
80213238:	f800283a 	ret
8021323c:	80c00017 	ldw	r3,0(r16)
80213240:	183ff926 	beq	r3,zero,80213228 <__reset+0xfa1f3228>
80213244:	88c00015 	stw	r3,0(r17)
80213248:	003ff706 	br	80213228 <__reset+0xfa1f3228>

8021324c <_lseek_r>:
8021324c:	defffd04 	addi	sp,sp,-12
80213250:	2805883a 	mov	r2,r5
80213254:	dc000015 	stw	r16,0(sp)
80213258:	042008b4 	movhi	r16,32802
8021325c:	dc400115 	stw	r17,4(sp)
80213260:	300b883a 	mov	r5,r6
80213264:	843e4c04 	addi	r16,r16,-1744
80213268:	2023883a 	mov	r17,r4
8021326c:	380d883a 	mov	r6,r7
80213270:	1009883a 	mov	r4,r2
80213274:	dfc00215 	stw	ra,8(sp)
80213278:	80000015 	stw	zero,0(r16)
8021327c:	0216ebc0 	call	80216ebc <lseek>
80213280:	00ffffc4 	movi	r3,-1
80213284:	10c00526 	beq	r2,r3,8021329c <_lseek_r+0x50>
80213288:	dfc00217 	ldw	ra,8(sp)
8021328c:	dc400117 	ldw	r17,4(sp)
80213290:	dc000017 	ldw	r16,0(sp)
80213294:	dec00304 	addi	sp,sp,12
80213298:	f800283a 	ret
8021329c:	80c00017 	ldw	r3,0(r16)
802132a0:	183ff926 	beq	r3,zero,80213288 <__reset+0xfa1f3288>
802132a4:	88c00015 	stw	r3,0(r17)
802132a8:	003ff706 	br	80213288 <__reset+0xfa1f3288>

802132ac <_read_r>:
802132ac:	defffd04 	addi	sp,sp,-12
802132b0:	2805883a 	mov	r2,r5
802132b4:	dc000015 	stw	r16,0(sp)
802132b8:	042008b4 	movhi	r16,32802
802132bc:	dc400115 	stw	r17,4(sp)
802132c0:	300b883a 	mov	r5,r6
802132c4:	843e4c04 	addi	r16,r16,-1744
802132c8:	2023883a 	mov	r17,r4
802132cc:	380d883a 	mov	r6,r7
802132d0:	1009883a 	mov	r4,r2
802132d4:	dfc00215 	stw	ra,8(sp)
802132d8:	80000015 	stw	zero,0(r16)
802132dc:	02170900 	call	80217090 <read>
802132e0:	00ffffc4 	movi	r3,-1
802132e4:	10c00526 	beq	r2,r3,802132fc <_read_r+0x50>
802132e8:	dfc00217 	ldw	ra,8(sp)
802132ec:	dc400117 	ldw	r17,4(sp)
802132f0:	dc000017 	ldw	r16,0(sp)
802132f4:	dec00304 	addi	sp,sp,12
802132f8:	f800283a 	ret
802132fc:	80c00017 	ldw	r3,0(r16)
80213300:	183ff926 	beq	r3,zero,802132e8 <__reset+0xfa1f32e8>
80213304:	88c00015 	stw	r3,0(r17)
80213308:	003ff706 	br	802132e8 <__reset+0xfa1f32e8>

8021330c <__swbuf_r>:
8021330c:	defffb04 	addi	sp,sp,-20
80213310:	dcc00315 	stw	r19,12(sp)
80213314:	dc800215 	stw	r18,8(sp)
80213318:	dc000015 	stw	r16,0(sp)
8021331c:	dfc00415 	stw	ra,16(sp)
80213320:	dc400115 	stw	r17,4(sp)
80213324:	2025883a 	mov	r18,r4
80213328:	2827883a 	mov	r19,r5
8021332c:	3021883a 	mov	r16,r6
80213330:	20000226 	beq	r4,zero,8021333c <__swbuf_r+0x30>
80213334:	20800e17 	ldw	r2,56(r4)
80213338:	10004226 	beq	r2,zero,80213444 <__swbuf_r+0x138>
8021333c:	80800617 	ldw	r2,24(r16)
80213340:	8100030b 	ldhu	r4,12(r16)
80213344:	80800215 	stw	r2,8(r16)
80213348:	2080020c 	andi	r2,r4,8
8021334c:	10003626 	beq	r2,zero,80213428 <__swbuf_r+0x11c>
80213350:	80c00417 	ldw	r3,16(r16)
80213354:	18003426 	beq	r3,zero,80213428 <__swbuf_r+0x11c>
80213358:	2088000c 	andi	r2,r4,8192
8021335c:	9c403fcc 	andi	r17,r19,255
80213360:	10001a26 	beq	r2,zero,802133cc <__swbuf_r+0xc0>
80213364:	80800017 	ldw	r2,0(r16)
80213368:	81000517 	ldw	r4,20(r16)
8021336c:	10c7c83a 	sub	r3,r2,r3
80213370:	1900200e 	bge	r3,r4,802133f4 <__swbuf_r+0xe8>
80213374:	18c00044 	addi	r3,r3,1
80213378:	81000217 	ldw	r4,8(r16)
8021337c:	11400044 	addi	r5,r2,1
80213380:	81400015 	stw	r5,0(r16)
80213384:	213fffc4 	addi	r4,r4,-1
80213388:	81000215 	stw	r4,8(r16)
8021338c:	14c00005 	stb	r19,0(r2)
80213390:	80800517 	ldw	r2,20(r16)
80213394:	10c01e26 	beq	r2,r3,80213410 <__swbuf_r+0x104>
80213398:	8080030b 	ldhu	r2,12(r16)
8021339c:	1080004c 	andi	r2,r2,1
802133a0:	10000226 	beq	r2,zero,802133ac <__swbuf_r+0xa0>
802133a4:	00800284 	movi	r2,10
802133a8:	88801926 	beq	r17,r2,80213410 <__swbuf_r+0x104>
802133ac:	8805883a 	mov	r2,r17
802133b0:	dfc00417 	ldw	ra,16(sp)
802133b4:	dcc00317 	ldw	r19,12(sp)
802133b8:	dc800217 	ldw	r18,8(sp)
802133bc:	dc400117 	ldw	r17,4(sp)
802133c0:	dc000017 	ldw	r16,0(sp)
802133c4:	dec00504 	addi	sp,sp,20
802133c8:	f800283a 	ret
802133cc:	81401917 	ldw	r5,100(r16)
802133d0:	00b7ffc4 	movi	r2,-8193
802133d4:	21080014 	ori	r4,r4,8192
802133d8:	2884703a 	and	r2,r5,r2
802133dc:	80801915 	stw	r2,100(r16)
802133e0:	80800017 	ldw	r2,0(r16)
802133e4:	8100030d 	sth	r4,12(r16)
802133e8:	81000517 	ldw	r4,20(r16)
802133ec:	10c7c83a 	sub	r3,r2,r3
802133f0:	193fe016 	blt	r3,r4,80213374 <__reset+0xfa1f3374>
802133f4:	800b883a 	mov	r5,r16
802133f8:	9009883a 	mov	r4,r18
802133fc:	020cdd40 	call	8020cdd4 <_fflush_r>
80213400:	1000071e 	bne	r2,zero,80213420 <__swbuf_r+0x114>
80213404:	80800017 	ldw	r2,0(r16)
80213408:	00c00044 	movi	r3,1
8021340c:	003fda06 	br	80213378 <__reset+0xfa1f3378>
80213410:	800b883a 	mov	r5,r16
80213414:	9009883a 	mov	r4,r18
80213418:	020cdd40 	call	8020cdd4 <_fflush_r>
8021341c:	103fe326 	beq	r2,zero,802133ac <__reset+0xfa1f33ac>
80213420:	00bfffc4 	movi	r2,-1
80213424:	003fe206 	br	802133b0 <__reset+0xfa1f33b0>
80213428:	800b883a 	mov	r5,r16
8021342c:	9009883a 	mov	r4,r18
80213430:	020b1dc0 	call	8020b1dc <__swsetup_r>
80213434:	103ffa1e 	bne	r2,zero,80213420 <__reset+0xfa1f3420>
80213438:	8100030b 	ldhu	r4,12(r16)
8021343c:	80c00417 	ldw	r3,16(r16)
80213440:	003fc506 	br	80213358 <__reset+0xfa1f3358>
80213444:	020d1b00 	call	8020d1b0 <__sinit>
80213448:	003fbc06 	br	8021333c <__reset+0xfa1f333c>

8021344c <__swbuf>:
8021344c:	00a008b4 	movhi	r2,32802
80213450:	10be2904 	addi	r2,r2,-1884
80213454:	280d883a 	mov	r6,r5
80213458:	200b883a 	mov	r5,r4
8021345c:	11000017 	ldw	r4,0(r2)
80213460:	021330c1 	jmpi	8021330c <__swbuf_r>

80213464 <_wcrtomb_r>:
80213464:	defff604 	addi	sp,sp,-40
80213468:	00a008b4 	movhi	r2,32802
8021346c:	dc800815 	stw	r18,32(sp)
80213470:	dc400715 	stw	r17,28(sp)
80213474:	dc000615 	stw	r16,24(sp)
80213478:	10be2d04 	addi	r2,r2,-1868
8021347c:	dfc00915 	stw	ra,36(sp)
80213480:	2021883a 	mov	r16,r4
80213484:	3823883a 	mov	r17,r7
80213488:	14800017 	ldw	r18,0(r2)
8021348c:	28001426 	beq	r5,zero,802134e0 <_wcrtomb_r+0x7c>
80213490:	d9400415 	stw	r5,16(sp)
80213494:	d9800515 	stw	r6,20(sp)
80213498:	020dcf40 	call	8020dcf4 <__locale_charset>
8021349c:	d9800517 	ldw	r6,20(sp)
802134a0:	d9400417 	ldw	r5,16(sp)
802134a4:	100f883a 	mov	r7,r2
802134a8:	dc400015 	stw	r17,0(sp)
802134ac:	8009883a 	mov	r4,r16
802134b0:	903ee83a 	callr	r18
802134b4:	00ffffc4 	movi	r3,-1
802134b8:	10c0031e 	bne	r2,r3,802134c8 <_wcrtomb_r+0x64>
802134bc:	88000015 	stw	zero,0(r17)
802134c0:	00c02284 	movi	r3,138
802134c4:	80c00015 	stw	r3,0(r16)
802134c8:	dfc00917 	ldw	ra,36(sp)
802134cc:	dc800817 	ldw	r18,32(sp)
802134d0:	dc400717 	ldw	r17,28(sp)
802134d4:	dc000617 	ldw	r16,24(sp)
802134d8:	dec00a04 	addi	sp,sp,40
802134dc:	f800283a 	ret
802134e0:	020dcf40 	call	8020dcf4 <__locale_charset>
802134e4:	100f883a 	mov	r7,r2
802134e8:	dc400015 	stw	r17,0(sp)
802134ec:	000d883a 	mov	r6,zero
802134f0:	d9400104 	addi	r5,sp,4
802134f4:	8009883a 	mov	r4,r16
802134f8:	903ee83a 	callr	r18
802134fc:	003fed06 	br	802134b4 <__reset+0xfa1f34b4>

80213500 <wcrtomb>:
80213500:	defff604 	addi	sp,sp,-40
80213504:	00a008b4 	movhi	r2,32802
80213508:	dc800615 	stw	r18,24(sp)
8021350c:	dc400515 	stw	r17,20(sp)
80213510:	10be2904 	addi	r2,r2,-1884
80213514:	dfc00915 	stw	ra,36(sp)
80213518:	dd000815 	stw	r20,32(sp)
8021351c:	dcc00715 	stw	r19,28(sp)
80213520:	dc000415 	stw	r16,16(sp)
80213524:	3025883a 	mov	r18,r6
80213528:	14400017 	ldw	r17,0(r2)
8021352c:	20001926 	beq	r4,zero,80213594 <wcrtomb+0x94>
80213530:	00a008b4 	movhi	r2,32802
80213534:	10be2d04 	addi	r2,r2,-1868
80213538:	15000017 	ldw	r20,0(r2)
8021353c:	2021883a 	mov	r16,r4
80213540:	2827883a 	mov	r19,r5
80213544:	020dcf40 	call	8020dcf4 <__locale_charset>
80213548:	100f883a 	mov	r7,r2
8021354c:	dc800015 	stw	r18,0(sp)
80213550:	980d883a 	mov	r6,r19
80213554:	800b883a 	mov	r5,r16
80213558:	8809883a 	mov	r4,r17
8021355c:	a03ee83a 	callr	r20
80213560:	00ffffc4 	movi	r3,-1
80213564:	10c0031e 	bne	r2,r3,80213574 <wcrtomb+0x74>
80213568:	90000015 	stw	zero,0(r18)
8021356c:	00c02284 	movi	r3,138
80213570:	88c00015 	stw	r3,0(r17)
80213574:	dfc00917 	ldw	ra,36(sp)
80213578:	dd000817 	ldw	r20,32(sp)
8021357c:	dcc00717 	ldw	r19,28(sp)
80213580:	dc800617 	ldw	r18,24(sp)
80213584:	dc400517 	ldw	r17,20(sp)
80213588:	dc000417 	ldw	r16,16(sp)
8021358c:	dec00a04 	addi	sp,sp,40
80213590:	f800283a 	ret
80213594:	00a008b4 	movhi	r2,32802
80213598:	10be2d04 	addi	r2,r2,-1868
8021359c:	14000017 	ldw	r16,0(r2)
802135a0:	020dcf40 	call	8020dcf4 <__locale_charset>
802135a4:	100f883a 	mov	r7,r2
802135a8:	dc800015 	stw	r18,0(sp)
802135ac:	000d883a 	mov	r6,zero
802135b0:	d9400104 	addi	r5,sp,4
802135b4:	8809883a 	mov	r4,r17
802135b8:	803ee83a 	callr	r16
802135bc:	003fe806 	br	80213560 <__reset+0xfa1f3560>

802135c0 <__ascii_wctomb>:
802135c0:	28000526 	beq	r5,zero,802135d8 <__ascii_wctomb+0x18>
802135c4:	00803fc4 	movi	r2,255
802135c8:	11800536 	bltu	r2,r6,802135e0 <__ascii_wctomb+0x20>
802135cc:	29800005 	stb	r6,0(r5)
802135d0:	00800044 	movi	r2,1
802135d4:	f800283a 	ret
802135d8:	0005883a 	mov	r2,zero
802135dc:	f800283a 	ret
802135e0:	00802284 	movi	r2,138
802135e4:	20800015 	stw	r2,0(r4)
802135e8:	00bfffc4 	movi	r2,-1
802135ec:	f800283a 	ret

802135f0 <_wctomb_r>:
802135f0:	00a008b4 	movhi	r2,32802
802135f4:	defff904 	addi	sp,sp,-28
802135f8:	10be2d04 	addi	r2,r2,-1868
802135fc:	dfc00615 	stw	ra,24(sp)
80213600:	dc400515 	stw	r17,20(sp)
80213604:	dc000415 	stw	r16,16(sp)
80213608:	3823883a 	mov	r17,r7
8021360c:	14000017 	ldw	r16,0(r2)
80213610:	d9000115 	stw	r4,4(sp)
80213614:	d9400215 	stw	r5,8(sp)
80213618:	d9800315 	stw	r6,12(sp)
8021361c:	020dcf40 	call	8020dcf4 <__locale_charset>
80213620:	d9800317 	ldw	r6,12(sp)
80213624:	d9400217 	ldw	r5,8(sp)
80213628:	d9000117 	ldw	r4,4(sp)
8021362c:	100f883a 	mov	r7,r2
80213630:	dc400015 	stw	r17,0(sp)
80213634:	803ee83a 	callr	r16
80213638:	dfc00617 	ldw	ra,24(sp)
8021363c:	dc400517 	ldw	r17,20(sp)
80213640:	dc000417 	ldw	r16,16(sp)
80213644:	dec00704 	addi	sp,sp,28
80213648:	f800283a 	ret

8021364c <__udivdi3>:
8021364c:	defff504 	addi	sp,sp,-44
80213650:	dcc00415 	stw	r19,16(sp)
80213654:	dc000115 	stw	r16,4(sp)
80213658:	dfc00a15 	stw	ra,40(sp)
8021365c:	df000915 	stw	fp,36(sp)
80213660:	ddc00815 	stw	r23,32(sp)
80213664:	dd800715 	stw	r22,28(sp)
80213668:	dd400615 	stw	r21,24(sp)
8021366c:	dd000515 	stw	r20,20(sp)
80213670:	dc800315 	stw	r18,12(sp)
80213674:	dc400215 	stw	r17,8(sp)
80213678:	2027883a 	mov	r19,r4
8021367c:	2821883a 	mov	r16,r5
80213680:	3800411e 	bne	r7,zero,80213788 <__udivdi3+0x13c>
80213684:	3023883a 	mov	r17,r6
80213688:	2025883a 	mov	r18,r4
8021368c:	2980522e 	bgeu	r5,r6,802137d8 <__udivdi3+0x18c>
80213690:	00bfffd4 	movui	r2,65535
80213694:	282d883a 	mov	r22,r5
80213698:	1180a836 	bltu	r2,r6,8021393c <__udivdi3+0x2f0>
8021369c:	00803fc4 	movi	r2,255
802136a0:	1185803a 	cmpltu	r2,r2,r6
802136a4:	100490fa 	slli	r2,r2,3
802136a8:	3086d83a 	srl	r3,r6,r2
802136ac:	012008b4 	movhi	r4,32802
802136b0:	21359f84 	addi	r4,r4,-10626
802136b4:	20c7883a 	add	r3,r4,r3
802136b8:	18c00003 	ldbu	r3,0(r3)
802136bc:	1885883a 	add	r2,r3,r2
802136c0:	00c00804 	movi	r3,32
802136c4:	1887c83a 	sub	r3,r3,r2
802136c8:	18000526 	beq	r3,zero,802136e0 <__udivdi3+0x94>
802136cc:	80e0983a 	sll	r16,r16,r3
802136d0:	9884d83a 	srl	r2,r19,r2
802136d4:	30e2983a 	sll	r17,r6,r3
802136d8:	98e4983a 	sll	r18,r19,r3
802136dc:	142cb03a 	or	r22,r2,r16
802136e0:	882ad43a 	srli	r21,r17,16
802136e4:	b009883a 	mov	r4,r22
802136e8:	8d3fffcc 	andi	r20,r17,65535
802136ec:	a80b883a 	mov	r5,r21
802136f0:	02142580 	call	80214258 <__umodsi3>
802136f4:	b009883a 	mov	r4,r22
802136f8:	a80b883a 	mov	r5,r21
802136fc:	1027883a 	mov	r19,r2
80213700:	02141f40 	call	802141f4 <__udivsi3>
80213704:	102d883a 	mov	r22,r2
80213708:	9826943a 	slli	r19,r19,16
8021370c:	9004d43a 	srli	r2,r18,16
80213710:	a5a1383a 	mul	r16,r20,r22
80213714:	14c4b03a 	or	r2,r2,r19
80213718:	1400052e 	bgeu	r2,r16,80213730 <__udivdi3+0xe4>
8021371c:	1445883a 	add	r2,r2,r17
80213720:	b0ffffc4 	addi	r3,r22,-1
80213724:	14400136 	bltu	r2,r17,8021372c <__udivdi3+0xe0>
80213728:	14012336 	bltu	r2,r16,80213bb8 <__udivdi3+0x56c>
8021372c:	182d883a 	mov	r22,r3
80213730:	1421c83a 	sub	r16,r2,r16
80213734:	a80b883a 	mov	r5,r21
80213738:	8009883a 	mov	r4,r16
8021373c:	02142580 	call	80214258 <__umodsi3>
80213740:	1027883a 	mov	r19,r2
80213744:	a80b883a 	mov	r5,r21
80213748:	8009883a 	mov	r4,r16
8021374c:	02141f40 	call	802141f4 <__udivsi3>
80213750:	9826943a 	slli	r19,r19,16
80213754:	a0a9383a 	mul	r20,r20,r2
80213758:	94bfffcc 	andi	r18,r18,65535
8021375c:	94e4b03a 	or	r18,r18,r19
80213760:	9500052e 	bgeu	r18,r20,80213778 <__udivdi3+0x12c>
80213764:	8ca5883a 	add	r18,r17,r18
80213768:	10ffffc4 	addi	r3,r2,-1
8021376c:	9440f136 	bltu	r18,r17,80213b34 <__udivdi3+0x4e8>
80213770:	9500f02e 	bgeu	r18,r20,80213b34 <__udivdi3+0x4e8>
80213774:	10bfff84 	addi	r2,r2,-2
80213778:	b00c943a 	slli	r6,r22,16
8021377c:	0007883a 	mov	r3,zero
80213780:	3084b03a 	or	r2,r6,r2
80213784:	00005906 	br	802138ec <__udivdi3+0x2a0>
80213788:	29c05636 	bltu	r5,r7,802138e4 <__udivdi3+0x298>
8021378c:	00bfffd4 	movui	r2,65535
80213790:	11c0622e 	bgeu	r2,r7,8021391c <__udivdi3+0x2d0>
80213794:	00804034 	movhi	r2,256
80213798:	10bfffc4 	addi	r2,r2,-1
8021379c:	11c0ee36 	bltu	r2,r7,80213b58 <__udivdi3+0x50c>
802137a0:	00800404 	movi	r2,16
802137a4:	3886d83a 	srl	r3,r7,r2
802137a8:	012008b4 	movhi	r4,32802
802137ac:	21359f84 	addi	r4,r4,-10626
802137b0:	20c7883a 	add	r3,r4,r3
802137b4:	18c00003 	ldbu	r3,0(r3)
802137b8:	05400804 	movi	r21,32
802137bc:	1885883a 	add	r2,r3,r2
802137c0:	a8abc83a 	sub	r21,r21,r2
802137c4:	a800621e 	bne	r21,zero,80213950 <__udivdi3+0x304>
802137c8:	3c00e936 	bltu	r7,r16,80213b70 <__udivdi3+0x524>
802137cc:	9985403a 	cmpgeu	r2,r19,r6
802137d0:	0007883a 	mov	r3,zero
802137d4:	00004506 	br	802138ec <__udivdi3+0x2a0>
802137d8:	3000041e 	bne	r6,zero,802137ec <__udivdi3+0x1a0>
802137dc:	000b883a 	mov	r5,zero
802137e0:	01000044 	movi	r4,1
802137e4:	02141f40 	call	802141f4 <__udivsi3>
802137e8:	1023883a 	mov	r17,r2
802137ec:	00bfffd4 	movui	r2,65535
802137f0:	14404e2e 	bgeu	r2,r17,8021392c <__udivdi3+0x2e0>
802137f4:	00804034 	movhi	r2,256
802137f8:	10bfffc4 	addi	r2,r2,-1
802137fc:	1440d836 	bltu	r2,r17,80213b60 <__udivdi3+0x514>
80213800:	00800404 	movi	r2,16
80213804:	8886d83a 	srl	r3,r17,r2
80213808:	012008b4 	movhi	r4,32802
8021380c:	21359f84 	addi	r4,r4,-10626
80213810:	20c7883a 	add	r3,r4,r3
80213814:	18c00003 	ldbu	r3,0(r3)
80213818:	1885883a 	add	r2,r3,r2
8021381c:	00c00804 	movi	r3,32
80213820:	1887c83a 	sub	r3,r3,r2
80213824:	18008f1e 	bne	r3,zero,80213a64 <__udivdi3+0x418>
80213828:	882ad43a 	srli	r21,r17,16
8021382c:	8461c83a 	sub	r16,r16,r17
80213830:	8d3fffcc 	andi	r20,r17,65535
80213834:	00c00044 	movi	r3,1
80213838:	8009883a 	mov	r4,r16
8021383c:	a80b883a 	mov	r5,r21
80213840:	d8c00015 	stw	r3,0(sp)
80213844:	02142580 	call	80214258 <__umodsi3>
80213848:	8009883a 	mov	r4,r16
8021384c:	a80b883a 	mov	r5,r21
80213850:	1027883a 	mov	r19,r2
80213854:	02141f40 	call	802141f4 <__udivsi3>
80213858:	9826943a 	slli	r19,r19,16
8021385c:	9008d43a 	srli	r4,r18,16
80213860:	1521383a 	mul	r16,r2,r20
80213864:	102d883a 	mov	r22,r2
80213868:	24c8b03a 	or	r4,r4,r19
8021386c:	d8c00017 	ldw	r3,0(sp)
80213870:	2400052e 	bgeu	r4,r16,80213888 <__udivdi3+0x23c>
80213874:	2449883a 	add	r4,r4,r17
80213878:	b0bfffc4 	addi	r2,r22,-1
8021387c:	24400136 	bltu	r4,r17,80213884 <__udivdi3+0x238>
80213880:	2400ca36 	bltu	r4,r16,80213bac <__udivdi3+0x560>
80213884:	102d883a 	mov	r22,r2
80213888:	2421c83a 	sub	r16,r4,r16
8021388c:	a80b883a 	mov	r5,r21
80213890:	8009883a 	mov	r4,r16
80213894:	d8c00015 	stw	r3,0(sp)
80213898:	02142580 	call	80214258 <__umodsi3>
8021389c:	1027883a 	mov	r19,r2
802138a0:	a80b883a 	mov	r5,r21
802138a4:	8009883a 	mov	r4,r16
802138a8:	02141f40 	call	802141f4 <__udivsi3>
802138ac:	9826943a 	slli	r19,r19,16
802138b0:	1529383a 	mul	r20,r2,r20
802138b4:	94bfffcc 	andi	r18,r18,65535
802138b8:	94e4b03a 	or	r18,r18,r19
802138bc:	d8c00017 	ldw	r3,0(sp)
802138c0:	9500052e 	bgeu	r18,r20,802138d8 <__udivdi3+0x28c>
802138c4:	8ca5883a 	add	r18,r17,r18
802138c8:	113fffc4 	addi	r4,r2,-1
802138cc:	94409736 	bltu	r18,r17,80213b2c <__udivdi3+0x4e0>
802138d0:	9500962e 	bgeu	r18,r20,80213b2c <__udivdi3+0x4e0>
802138d4:	10bfff84 	addi	r2,r2,-2
802138d8:	b00c943a 	slli	r6,r22,16
802138dc:	3084b03a 	or	r2,r6,r2
802138e0:	00000206 	br	802138ec <__udivdi3+0x2a0>
802138e4:	0007883a 	mov	r3,zero
802138e8:	0005883a 	mov	r2,zero
802138ec:	dfc00a17 	ldw	ra,40(sp)
802138f0:	df000917 	ldw	fp,36(sp)
802138f4:	ddc00817 	ldw	r23,32(sp)
802138f8:	dd800717 	ldw	r22,28(sp)
802138fc:	dd400617 	ldw	r21,24(sp)
80213900:	dd000517 	ldw	r20,20(sp)
80213904:	dcc00417 	ldw	r19,16(sp)
80213908:	dc800317 	ldw	r18,12(sp)
8021390c:	dc400217 	ldw	r17,8(sp)
80213910:	dc000117 	ldw	r16,4(sp)
80213914:	dec00b04 	addi	sp,sp,44
80213918:	f800283a 	ret
8021391c:	00803fc4 	movi	r2,255
80213920:	11c5803a 	cmpltu	r2,r2,r7
80213924:	100490fa 	slli	r2,r2,3
80213928:	003f9e06 	br	802137a4 <__reset+0xfa1f37a4>
8021392c:	00803fc4 	movi	r2,255
80213930:	1445803a 	cmpltu	r2,r2,r17
80213934:	100490fa 	slli	r2,r2,3
80213938:	003fb206 	br	80213804 <__reset+0xfa1f3804>
8021393c:	00804034 	movhi	r2,256
80213940:	10bfffc4 	addi	r2,r2,-1
80213944:	11808836 	bltu	r2,r6,80213b68 <__udivdi3+0x51c>
80213948:	00800404 	movi	r2,16
8021394c:	003f5606 	br	802136a8 <__reset+0xfa1f36a8>
80213950:	30aed83a 	srl	r23,r6,r2
80213954:	3d4e983a 	sll	r7,r7,r21
80213958:	80acd83a 	srl	r22,r16,r2
8021395c:	9884d83a 	srl	r2,r19,r2
80213960:	3deeb03a 	or	r23,r7,r23
80213964:	b824d43a 	srli	r18,r23,16
80213968:	8560983a 	sll	r16,r16,r21
8021396c:	b009883a 	mov	r4,r22
80213970:	900b883a 	mov	r5,r18
80213974:	3568983a 	sll	r20,r6,r21
80213978:	1420b03a 	or	r16,r2,r16
8021397c:	02142580 	call	80214258 <__umodsi3>
80213980:	b009883a 	mov	r4,r22
80213984:	900b883a 	mov	r5,r18
80213988:	1023883a 	mov	r17,r2
8021398c:	02141f40 	call	802141f4 <__udivsi3>
80213990:	8808943a 	slli	r4,r17,16
80213994:	bf3fffcc 	andi	fp,r23,65535
80213998:	8006d43a 	srli	r3,r16,16
8021399c:	e0a3383a 	mul	r17,fp,r2
802139a0:	100d883a 	mov	r6,r2
802139a4:	1906b03a 	or	r3,r3,r4
802139a8:	1c40042e 	bgeu	r3,r17,802139bc <__udivdi3+0x370>
802139ac:	1dc7883a 	add	r3,r3,r23
802139b0:	10bfffc4 	addi	r2,r2,-1
802139b4:	1dc0752e 	bgeu	r3,r23,80213b8c <__udivdi3+0x540>
802139b8:	100d883a 	mov	r6,r2
802139bc:	1c63c83a 	sub	r17,r3,r17
802139c0:	900b883a 	mov	r5,r18
802139c4:	8809883a 	mov	r4,r17
802139c8:	d9800015 	stw	r6,0(sp)
802139cc:	02142580 	call	80214258 <__umodsi3>
802139d0:	102d883a 	mov	r22,r2
802139d4:	8809883a 	mov	r4,r17
802139d8:	900b883a 	mov	r5,r18
802139dc:	02141f40 	call	802141f4 <__udivsi3>
802139e0:	b02c943a 	slli	r22,r22,16
802139e4:	e089383a 	mul	r4,fp,r2
802139e8:	843fffcc 	andi	r16,r16,65535
802139ec:	85a0b03a 	or	r16,r16,r22
802139f0:	d9800017 	ldw	r6,0(sp)
802139f4:	8100042e 	bgeu	r16,r4,80213a08 <__udivdi3+0x3bc>
802139f8:	85e1883a 	add	r16,r16,r23
802139fc:	10ffffc4 	addi	r3,r2,-1
80213a00:	85c05e2e 	bgeu	r16,r23,80213b7c <__udivdi3+0x530>
80213a04:	1805883a 	mov	r2,r3
80213a08:	300c943a 	slli	r6,r6,16
80213a0c:	a17fffcc 	andi	r5,r20,65535
80213a10:	a028d43a 	srli	r20,r20,16
80213a14:	3084b03a 	or	r2,r6,r2
80213a18:	10ffffcc 	andi	r3,r2,65535
80213a1c:	100cd43a 	srli	r6,r2,16
80213a20:	194f383a 	mul	r7,r3,r5
80213a24:	1d07383a 	mul	r3,r3,r20
80213a28:	314b383a 	mul	r5,r6,r5
80213a2c:	3810d43a 	srli	r8,r7,16
80213a30:	8121c83a 	sub	r16,r16,r4
80213a34:	1947883a 	add	r3,r3,r5
80213a38:	40c7883a 	add	r3,r8,r3
80213a3c:	350d383a 	mul	r6,r6,r20
80213a40:	1940022e 	bgeu	r3,r5,80213a4c <__udivdi3+0x400>
80213a44:	01000074 	movhi	r4,1
80213a48:	310d883a 	add	r6,r6,r4
80213a4c:	1828d43a 	srli	r20,r3,16
80213a50:	a18d883a 	add	r6,r20,r6
80213a54:	81803e36 	bltu	r16,r6,80213b50 <__udivdi3+0x504>
80213a58:	81803826 	beq	r16,r6,80213b3c <__udivdi3+0x4f0>
80213a5c:	0007883a 	mov	r3,zero
80213a60:	003fa206 	br	802138ec <__reset+0xfa1f38ec>
80213a64:	88e2983a 	sll	r17,r17,r3
80213a68:	80a8d83a 	srl	r20,r16,r2
80213a6c:	80e0983a 	sll	r16,r16,r3
80213a70:	882ad43a 	srli	r21,r17,16
80213a74:	9884d83a 	srl	r2,r19,r2
80213a78:	a009883a 	mov	r4,r20
80213a7c:	a80b883a 	mov	r5,r21
80213a80:	142eb03a 	or	r23,r2,r16
80213a84:	98e4983a 	sll	r18,r19,r3
80213a88:	02142580 	call	80214258 <__umodsi3>
80213a8c:	a009883a 	mov	r4,r20
80213a90:	a80b883a 	mov	r5,r21
80213a94:	1021883a 	mov	r16,r2
80213a98:	02141f40 	call	802141f4 <__udivsi3>
80213a9c:	1039883a 	mov	fp,r2
80213aa0:	8d3fffcc 	andi	r20,r17,65535
80213aa4:	8020943a 	slli	r16,r16,16
80213aa8:	b804d43a 	srli	r2,r23,16
80213aac:	a72d383a 	mul	r22,r20,fp
80213ab0:	1404b03a 	or	r2,r2,r16
80213ab4:	1580062e 	bgeu	r2,r22,80213ad0 <__udivdi3+0x484>
80213ab8:	1445883a 	add	r2,r2,r17
80213abc:	e0ffffc4 	addi	r3,fp,-1
80213ac0:	14403836 	bltu	r2,r17,80213ba4 <__udivdi3+0x558>
80213ac4:	1580372e 	bgeu	r2,r22,80213ba4 <__udivdi3+0x558>
80213ac8:	e73fff84 	addi	fp,fp,-2
80213acc:	1445883a 	add	r2,r2,r17
80213ad0:	15adc83a 	sub	r22,r2,r22
80213ad4:	a80b883a 	mov	r5,r21
80213ad8:	b009883a 	mov	r4,r22
80213adc:	02142580 	call	80214258 <__umodsi3>
80213ae0:	1027883a 	mov	r19,r2
80213ae4:	b009883a 	mov	r4,r22
80213ae8:	a80b883a 	mov	r5,r21
80213aec:	02141f40 	call	802141f4 <__udivsi3>
80213af0:	9826943a 	slli	r19,r19,16
80213af4:	a0a1383a 	mul	r16,r20,r2
80213af8:	b93fffcc 	andi	r4,r23,65535
80213afc:	24c8b03a 	or	r4,r4,r19
80213b00:	2400062e 	bgeu	r4,r16,80213b1c <__udivdi3+0x4d0>
80213b04:	2449883a 	add	r4,r4,r17
80213b08:	10ffffc4 	addi	r3,r2,-1
80213b0c:	24402336 	bltu	r4,r17,80213b9c <__udivdi3+0x550>
80213b10:	2400222e 	bgeu	r4,r16,80213b9c <__udivdi3+0x550>
80213b14:	10bfff84 	addi	r2,r2,-2
80213b18:	2449883a 	add	r4,r4,r17
80213b1c:	e038943a 	slli	fp,fp,16
80213b20:	2421c83a 	sub	r16,r4,r16
80213b24:	e086b03a 	or	r3,fp,r2
80213b28:	003f4306 	br	80213838 <__reset+0xfa1f3838>
80213b2c:	2005883a 	mov	r2,r4
80213b30:	003f6906 	br	802138d8 <__reset+0xfa1f38d8>
80213b34:	1805883a 	mov	r2,r3
80213b38:	003f0f06 	br	80213778 <__reset+0xfa1f3778>
80213b3c:	1806943a 	slli	r3,r3,16
80213b40:	9d66983a 	sll	r19,r19,r21
80213b44:	39ffffcc 	andi	r7,r7,65535
80213b48:	19c7883a 	add	r3,r3,r7
80213b4c:	98ffc32e 	bgeu	r19,r3,80213a5c <__reset+0xfa1f3a5c>
80213b50:	10bfffc4 	addi	r2,r2,-1
80213b54:	003fc106 	br	80213a5c <__reset+0xfa1f3a5c>
80213b58:	00800604 	movi	r2,24
80213b5c:	003f1106 	br	802137a4 <__reset+0xfa1f37a4>
80213b60:	00800604 	movi	r2,24
80213b64:	003f2706 	br	80213804 <__reset+0xfa1f3804>
80213b68:	00800604 	movi	r2,24
80213b6c:	003ece06 	br	802136a8 <__reset+0xfa1f36a8>
80213b70:	0007883a 	mov	r3,zero
80213b74:	00800044 	movi	r2,1
80213b78:	003f5c06 	br	802138ec <__reset+0xfa1f38ec>
80213b7c:	813fa12e 	bgeu	r16,r4,80213a04 <__reset+0xfa1f3a04>
80213b80:	10bfff84 	addi	r2,r2,-2
80213b84:	85e1883a 	add	r16,r16,r23
80213b88:	003f9f06 	br	80213a08 <__reset+0xfa1f3a08>
80213b8c:	1c7f8a2e 	bgeu	r3,r17,802139b8 <__reset+0xfa1f39b8>
80213b90:	31bfff84 	addi	r6,r6,-2
80213b94:	1dc7883a 	add	r3,r3,r23
80213b98:	003f8806 	br	802139bc <__reset+0xfa1f39bc>
80213b9c:	1805883a 	mov	r2,r3
80213ba0:	003fde06 	br	80213b1c <__reset+0xfa1f3b1c>
80213ba4:	1839883a 	mov	fp,r3
80213ba8:	003fc906 	br	80213ad0 <__reset+0xfa1f3ad0>
80213bac:	b5bfff84 	addi	r22,r22,-2
80213bb0:	2449883a 	add	r4,r4,r17
80213bb4:	003f3406 	br	80213888 <__reset+0xfa1f3888>
80213bb8:	b5bfff84 	addi	r22,r22,-2
80213bbc:	1445883a 	add	r2,r2,r17
80213bc0:	003edb06 	br	80213730 <__reset+0xfa1f3730>

80213bc4 <__umoddi3>:
80213bc4:	defff404 	addi	sp,sp,-48
80213bc8:	df000a15 	stw	fp,40(sp)
80213bcc:	dc400315 	stw	r17,12(sp)
80213bd0:	dc000215 	stw	r16,8(sp)
80213bd4:	dfc00b15 	stw	ra,44(sp)
80213bd8:	ddc00915 	stw	r23,36(sp)
80213bdc:	dd800815 	stw	r22,32(sp)
80213be0:	dd400715 	stw	r21,28(sp)
80213be4:	dd000615 	stw	r20,24(sp)
80213be8:	dcc00515 	stw	r19,20(sp)
80213bec:	dc800415 	stw	r18,16(sp)
80213bf0:	2021883a 	mov	r16,r4
80213bf4:	2823883a 	mov	r17,r5
80213bf8:	2839883a 	mov	fp,r5
80213bfc:	38003c1e 	bne	r7,zero,80213cf0 <__umoddi3+0x12c>
80213c00:	3027883a 	mov	r19,r6
80213c04:	2029883a 	mov	r20,r4
80213c08:	2980512e 	bgeu	r5,r6,80213d50 <__umoddi3+0x18c>
80213c0c:	00bfffd4 	movui	r2,65535
80213c10:	11809a36 	bltu	r2,r6,80213e7c <__umoddi3+0x2b8>
80213c14:	01003fc4 	movi	r4,255
80213c18:	2189803a 	cmpltu	r4,r4,r6
80213c1c:	200890fa 	slli	r4,r4,3
80213c20:	3104d83a 	srl	r2,r6,r4
80213c24:	00e008b4 	movhi	r3,32802
80213c28:	18f59f84 	addi	r3,r3,-10626
80213c2c:	1885883a 	add	r2,r3,r2
80213c30:	10c00003 	ldbu	r3,0(r2)
80213c34:	00800804 	movi	r2,32
80213c38:	1909883a 	add	r4,r3,r4
80213c3c:	1125c83a 	sub	r18,r2,r4
80213c40:	90000526 	beq	r18,zero,80213c58 <__umoddi3+0x94>
80213c44:	8ca2983a 	sll	r17,r17,r18
80213c48:	8108d83a 	srl	r4,r16,r4
80213c4c:	34a6983a 	sll	r19,r6,r18
80213c50:	84a8983a 	sll	r20,r16,r18
80213c54:	2478b03a 	or	fp,r4,r17
80213c58:	982ed43a 	srli	r23,r19,16
80213c5c:	e009883a 	mov	r4,fp
80213c60:	9dbfffcc 	andi	r22,r19,65535
80213c64:	b80b883a 	mov	r5,r23
80213c68:	02142580 	call	80214258 <__umodsi3>
80213c6c:	e009883a 	mov	r4,fp
80213c70:	b80b883a 	mov	r5,r23
80213c74:	102b883a 	mov	r21,r2
80213c78:	02141f40 	call	802141f4 <__udivsi3>
80213c7c:	a806943a 	slli	r3,r21,16
80213c80:	a008d43a 	srli	r4,r20,16
80213c84:	b085383a 	mul	r2,r22,r2
80213c88:	20c8b03a 	or	r4,r4,r3
80213c8c:	2080032e 	bgeu	r4,r2,80213c9c <__umoddi3+0xd8>
80213c90:	24c9883a 	add	r4,r4,r19
80213c94:	24c00136 	bltu	r4,r19,80213c9c <__umoddi3+0xd8>
80213c98:	20811036 	bltu	r4,r2,802140dc <__umoddi3+0x518>
80213c9c:	20abc83a 	sub	r21,r4,r2
80213ca0:	b80b883a 	mov	r5,r23
80213ca4:	a809883a 	mov	r4,r21
80213ca8:	02142580 	call	80214258 <__umodsi3>
80213cac:	1023883a 	mov	r17,r2
80213cb0:	b80b883a 	mov	r5,r23
80213cb4:	a809883a 	mov	r4,r21
80213cb8:	02141f40 	call	802141f4 <__udivsi3>
80213cbc:	8822943a 	slli	r17,r17,16
80213cc0:	b085383a 	mul	r2,r22,r2
80213cc4:	a0ffffcc 	andi	r3,r20,65535
80213cc8:	1c46b03a 	or	r3,r3,r17
80213ccc:	1880042e 	bgeu	r3,r2,80213ce0 <__umoddi3+0x11c>
80213cd0:	1cc7883a 	add	r3,r3,r19
80213cd4:	1cc00236 	bltu	r3,r19,80213ce0 <__umoddi3+0x11c>
80213cd8:	1880012e 	bgeu	r3,r2,80213ce0 <__umoddi3+0x11c>
80213cdc:	1cc7883a 	add	r3,r3,r19
80213ce0:	1885c83a 	sub	r2,r3,r2
80213ce4:	1484d83a 	srl	r2,r2,r18
80213ce8:	0007883a 	mov	r3,zero
80213cec:	00004f06 	br	80213e2c <__umoddi3+0x268>
80213cf0:	29c04c36 	bltu	r5,r7,80213e24 <__umoddi3+0x260>
80213cf4:	00bfffd4 	movui	r2,65535
80213cf8:	11c0582e 	bgeu	r2,r7,80213e5c <__umoddi3+0x298>
80213cfc:	00804034 	movhi	r2,256
80213d00:	10bfffc4 	addi	r2,r2,-1
80213d04:	11c0e736 	bltu	r2,r7,802140a4 <__umoddi3+0x4e0>
80213d08:	01000404 	movi	r4,16
80213d0c:	3904d83a 	srl	r2,r7,r4
80213d10:	00e008b4 	movhi	r3,32802
80213d14:	18f59f84 	addi	r3,r3,-10626
80213d18:	1885883a 	add	r2,r3,r2
80213d1c:	14c00003 	ldbu	r19,0(r2)
80213d20:	00c00804 	movi	r3,32
80213d24:	9927883a 	add	r19,r19,r4
80213d28:	1ce9c83a 	sub	r20,r3,r19
80213d2c:	a000581e 	bne	r20,zero,80213e90 <__umoddi3+0x2cc>
80213d30:	3c400136 	bltu	r7,r17,80213d38 <__umoddi3+0x174>
80213d34:	8180eb36 	bltu	r16,r6,802140e4 <__umoddi3+0x520>
80213d38:	8185c83a 	sub	r2,r16,r6
80213d3c:	89e3c83a 	sub	r17,r17,r7
80213d40:	8089803a 	cmpltu	r4,r16,r2
80213d44:	8939c83a 	sub	fp,r17,r4
80213d48:	e007883a 	mov	r3,fp
80213d4c:	00003706 	br	80213e2c <__umoddi3+0x268>
80213d50:	3000041e 	bne	r6,zero,80213d64 <__umoddi3+0x1a0>
80213d54:	000b883a 	mov	r5,zero
80213d58:	01000044 	movi	r4,1
80213d5c:	02141f40 	call	802141f4 <__udivsi3>
80213d60:	1027883a 	mov	r19,r2
80213d64:	00bfffd4 	movui	r2,65535
80213d68:	14c0402e 	bgeu	r2,r19,80213e6c <__umoddi3+0x2a8>
80213d6c:	00804034 	movhi	r2,256
80213d70:	10bfffc4 	addi	r2,r2,-1
80213d74:	14c0cd36 	bltu	r2,r19,802140ac <__umoddi3+0x4e8>
80213d78:	00800404 	movi	r2,16
80213d7c:	9886d83a 	srl	r3,r19,r2
80213d80:	012008b4 	movhi	r4,32802
80213d84:	21359f84 	addi	r4,r4,-10626
80213d88:	20c7883a 	add	r3,r4,r3
80213d8c:	18c00003 	ldbu	r3,0(r3)
80213d90:	1887883a 	add	r3,r3,r2
80213d94:	00800804 	movi	r2,32
80213d98:	10e5c83a 	sub	r18,r2,r3
80213d9c:	9000901e 	bne	r18,zero,80213fe0 <__umoddi3+0x41c>
80213da0:	982cd43a 	srli	r22,r19,16
80213da4:	8ce3c83a 	sub	r17,r17,r19
80213da8:	9d7fffcc 	andi	r21,r19,65535
80213dac:	b00b883a 	mov	r5,r22
80213db0:	8809883a 	mov	r4,r17
80213db4:	02142580 	call	80214258 <__umodsi3>
80213db8:	8809883a 	mov	r4,r17
80213dbc:	b00b883a 	mov	r5,r22
80213dc0:	1021883a 	mov	r16,r2
80213dc4:	02141f40 	call	802141f4 <__udivsi3>
80213dc8:	8006943a 	slli	r3,r16,16
80213dcc:	a008d43a 	srli	r4,r20,16
80213dd0:	1545383a 	mul	r2,r2,r21
80213dd4:	20c8b03a 	or	r4,r4,r3
80213dd8:	2080042e 	bgeu	r4,r2,80213dec <__umoddi3+0x228>
80213ddc:	24c9883a 	add	r4,r4,r19
80213de0:	24c00236 	bltu	r4,r19,80213dec <__umoddi3+0x228>
80213de4:	2080012e 	bgeu	r4,r2,80213dec <__umoddi3+0x228>
80213de8:	24c9883a 	add	r4,r4,r19
80213dec:	20a1c83a 	sub	r16,r4,r2
80213df0:	b00b883a 	mov	r5,r22
80213df4:	8009883a 	mov	r4,r16
80213df8:	02142580 	call	80214258 <__umodsi3>
80213dfc:	1023883a 	mov	r17,r2
80213e00:	b00b883a 	mov	r5,r22
80213e04:	8009883a 	mov	r4,r16
80213e08:	02141f40 	call	802141f4 <__udivsi3>
80213e0c:	8822943a 	slli	r17,r17,16
80213e10:	1545383a 	mul	r2,r2,r21
80213e14:	a53fffcc 	andi	r20,r20,65535
80213e18:	a446b03a 	or	r3,r20,r17
80213e1c:	18bfb02e 	bgeu	r3,r2,80213ce0 <__reset+0xfa1f3ce0>
80213e20:	003fab06 	br	80213cd0 <__reset+0xfa1f3cd0>
80213e24:	2005883a 	mov	r2,r4
80213e28:	2807883a 	mov	r3,r5
80213e2c:	dfc00b17 	ldw	ra,44(sp)
80213e30:	df000a17 	ldw	fp,40(sp)
80213e34:	ddc00917 	ldw	r23,36(sp)
80213e38:	dd800817 	ldw	r22,32(sp)
80213e3c:	dd400717 	ldw	r21,28(sp)
80213e40:	dd000617 	ldw	r20,24(sp)
80213e44:	dcc00517 	ldw	r19,20(sp)
80213e48:	dc800417 	ldw	r18,16(sp)
80213e4c:	dc400317 	ldw	r17,12(sp)
80213e50:	dc000217 	ldw	r16,8(sp)
80213e54:	dec00c04 	addi	sp,sp,48
80213e58:	f800283a 	ret
80213e5c:	04c03fc4 	movi	r19,255
80213e60:	99c9803a 	cmpltu	r4,r19,r7
80213e64:	200890fa 	slli	r4,r4,3
80213e68:	003fa806 	br	80213d0c <__reset+0xfa1f3d0c>
80213e6c:	00803fc4 	movi	r2,255
80213e70:	14c5803a 	cmpltu	r2,r2,r19
80213e74:	100490fa 	slli	r2,r2,3
80213e78:	003fc006 	br	80213d7c <__reset+0xfa1f3d7c>
80213e7c:	00804034 	movhi	r2,256
80213e80:	10bfffc4 	addi	r2,r2,-1
80213e84:	11808b36 	bltu	r2,r6,802140b4 <__umoddi3+0x4f0>
80213e88:	01000404 	movi	r4,16
80213e8c:	003f6406 	br	80213c20 <__reset+0xfa1f3c20>
80213e90:	34c4d83a 	srl	r2,r6,r19
80213e94:	3d0e983a 	sll	r7,r7,r20
80213e98:	8cf8d83a 	srl	fp,r17,r19
80213e9c:	8d10983a 	sll	r8,r17,r20
80213ea0:	38aab03a 	or	r21,r7,r2
80213ea4:	a82cd43a 	srli	r22,r21,16
80213ea8:	84e2d83a 	srl	r17,r16,r19
80213eac:	e009883a 	mov	r4,fp
80213eb0:	b00b883a 	mov	r5,r22
80213eb4:	8a22b03a 	or	r17,r17,r8
80213eb8:	3524983a 	sll	r18,r6,r20
80213ebc:	02142580 	call	80214258 <__umodsi3>
80213ec0:	e009883a 	mov	r4,fp
80213ec4:	b00b883a 	mov	r5,r22
80213ec8:	102f883a 	mov	r23,r2
80213ecc:	02141f40 	call	802141f4 <__udivsi3>
80213ed0:	100d883a 	mov	r6,r2
80213ed4:	b808943a 	slli	r4,r23,16
80213ed8:	aa3fffcc 	andi	r8,r21,65535
80213edc:	8804d43a 	srli	r2,r17,16
80213ee0:	41af383a 	mul	r23,r8,r6
80213ee4:	8520983a 	sll	r16,r16,r20
80213ee8:	1104b03a 	or	r2,r2,r4
80213eec:	15c0042e 	bgeu	r2,r23,80213f00 <__umoddi3+0x33c>
80213ef0:	1545883a 	add	r2,r2,r21
80213ef4:	30ffffc4 	addi	r3,r6,-1
80213ef8:	1540742e 	bgeu	r2,r21,802140cc <__umoddi3+0x508>
80213efc:	180d883a 	mov	r6,r3
80213f00:	15efc83a 	sub	r23,r2,r23
80213f04:	b00b883a 	mov	r5,r22
80213f08:	b809883a 	mov	r4,r23
80213f0c:	d9800115 	stw	r6,4(sp)
80213f10:	da000015 	stw	r8,0(sp)
80213f14:	02142580 	call	80214258 <__umodsi3>
80213f18:	b00b883a 	mov	r5,r22
80213f1c:	b809883a 	mov	r4,r23
80213f20:	1039883a 	mov	fp,r2
80213f24:	02141f40 	call	802141f4 <__udivsi3>
80213f28:	da000017 	ldw	r8,0(sp)
80213f2c:	e038943a 	slli	fp,fp,16
80213f30:	100b883a 	mov	r5,r2
80213f34:	4089383a 	mul	r4,r8,r2
80213f38:	8a3fffcc 	andi	r8,r17,65535
80213f3c:	4710b03a 	or	r8,r8,fp
80213f40:	d9800117 	ldw	r6,4(sp)
80213f44:	4100042e 	bgeu	r8,r4,80213f58 <__umoddi3+0x394>
80213f48:	4551883a 	add	r8,r8,r21
80213f4c:	10bfffc4 	addi	r2,r2,-1
80213f50:	45405a2e 	bgeu	r8,r21,802140bc <__umoddi3+0x4f8>
80213f54:	100b883a 	mov	r5,r2
80213f58:	300c943a 	slli	r6,r6,16
80213f5c:	91ffffcc 	andi	r7,r18,65535
80213f60:	9004d43a 	srli	r2,r18,16
80213f64:	314cb03a 	or	r6,r6,r5
80213f68:	317fffcc 	andi	r5,r6,65535
80213f6c:	300cd43a 	srli	r6,r6,16
80213f70:	29d3383a 	mul	r9,r5,r7
80213f74:	288b383a 	mul	r5,r5,r2
80213f78:	31cf383a 	mul	r7,r6,r7
80213f7c:	4806d43a 	srli	r3,r9,16
80213f80:	4111c83a 	sub	r8,r8,r4
80213f84:	29cb883a 	add	r5,r5,r7
80213f88:	194b883a 	add	r5,r3,r5
80213f8c:	3085383a 	mul	r2,r6,r2
80213f90:	29c0022e 	bgeu	r5,r7,80213f9c <__umoddi3+0x3d8>
80213f94:	00c00074 	movhi	r3,1
80213f98:	10c5883a 	add	r2,r2,r3
80213f9c:	2808d43a 	srli	r4,r5,16
80213fa0:	280a943a 	slli	r5,r5,16
80213fa4:	4a7fffcc 	andi	r9,r9,65535
80213fa8:	2085883a 	add	r2,r4,r2
80213fac:	2a4b883a 	add	r5,r5,r9
80213fb0:	40803636 	bltu	r8,r2,8021408c <__umoddi3+0x4c8>
80213fb4:	40804d26 	beq	r8,r2,802140ec <__umoddi3+0x528>
80213fb8:	4089c83a 	sub	r4,r8,r2
80213fbc:	280f883a 	mov	r7,r5
80213fc0:	81cfc83a 	sub	r7,r16,r7
80213fc4:	81c7803a 	cmpltu	r3,r16,r7
80213fc8:	20c7c83a 	sub	r3,r4,r3
80213fcc:	1cc4983a 	sll	r2,r3,r19
80213fd0:	3d0ed83a 	srl	r7,r7,r20
80213fd4:	1d06d83a 	srl	r3,r3,r20
80213fd8:	11c4b03a 	or	r2,r2,r7
80213fdc:	003f9306 	br	80213e2c <__reset+0xfa1f3e2c>
80213fe0:	9ca6983a 	sll	r19,r19,r18
80213fe4:	88e8d83a 	srl	r20,r17,r3
80213fe8:	80c4d83a 	srl	r2,r16,r3
80213fec:	982cd43a 	srli	r22,r19,16
80213ff0:	8ca2983a 	sll	r17,r17,r18
80213ff4:	a009883a 	mov	r4,r20
80213ff8:	b00b883a 	mov	r5,r22
80213ffc:	1478b03a 	or	fp,r2,r17
80214000:	02142580 	call	80214258 <__umodsi3>
80214004:	a009883a 	mov	r4,r20
80214008:	b00b883a 	mov	r5,r22
8021400c:	1023883a 	mov	r17,r2
80214010:	02141f40 	call	802141f4 <__udivsi3>
80214014:	9d7fffcc 	andi	r21,r19,65535
80214018:	880a943a 	slli	r5,r17,16
8021401c:	e008d43a 	srli	r4,fp,16
80214020:	a885383a 	mul	r2,r21,r2
80214024:	84a8983a 	sll	r20,r16,r18
80214028:	2148b03a 	or	r4,r4,r5
8021402c:	2080042e 	bgeu	r4,r2,80214040 <__umoddi3+0x47c>
80214030:	24c9883a 	add	r4,r4,r19
80214034:	24c00236 	bltu	r4,r19,80214040 <__umoddi3+0x47c>
80214038:	2080012e 	bgeu	r4,r2,80214040 <__umoddi3+0x47c>
8021403c:	24c9883a 	add	r4,r4,r19
80214040:	20a3c83a 	sub	r17,r4,r2
80214044:	b00b883a 	mov	r5,r22
80214048:	8809883a 	mov	r4,r17
8021404c:	02142580 	call	80214258 <__umodsi3>
80214050:	102f883a 	mov	r23,r2
80214054:	8809883a 	mov	r4,r17
80214058:	b00b883a 	mov	r5,r22
8021405c:	02141f40 	call	802141f4 <__udivsi3>
80214060:	b82e943a 	slli	r23,r23,16
80214064:	a885383a 	mul	r2,r21,r2
80214068:	e13fffcc 	andi	r4,fp,65535
8021406c:	25c8b03a 	or	r4,r4,r23
80214070:	2080042e 	bgeu	r4,r2,80214084 <__umoddi3+0x4c0>
80214074:	24c9883a 	add	r4,r4,r19
80214078:	24c00236 	bltu	r4,r19,80214084 <__umoddi3+0x4c0>
8021407c:	2080012e 	bgeu	r4,r2,80214084 <__umoddi3+0x4c0>
80214080:	24c9883a 	add	r4,r4,r19
80214084:	20a3c83a 	sub	r17,r4,r2
80214088:	003f4806 	br	80213dac <__reset+0xfa1f3dac>
8021408c:	2c8fc83a 	sub	r7,r5,r18
80214090:	1545c83a 	sub	r2,r2,r21
80214094:	29cb803a 	cmpltu	r5,r5,r7
80214098:	1145c83a 	sub	r2,r2,r5
8021409c:	4089c83a 	sub	r4,r8,r2
802140a0:	003fc706 	br	80213fc0 <__reset+0xfa1f3fc0>
802140a4:	01000604 	movi	r4,24
802140a8:	003f1806 	br	80213d0c <__reset+0xfa1f3d0c>
802140ac:	00800604 	movi	r2,24
802140b0:	003f3206 	br	80213d7c <__reset+0xfa1f3d7c>
802140b4:	01000604 	movi	r4,24
802140b8:	003ed906 	br	80213c20 <__reset+0xfa1f3c20>
802140bc:	413fa52e 	bgeu	r8,r4,80213f54 <__reset+0xfa1f3f54>
802140c0:	297fff84 	addi	r5,r5,-2
802140c4:	4551883a 	add	r8,r8,r21
802140c8:	003fa306 	br	80213f58 <__reset+0xfa1f3f58>
802140cc:	15ff8b2e 	bgeu	r2,r23,80213efc <__reset+0xfa1f3efc>
802140d0:	31bfff84 	addi	r6,r6,-2
802140d4:	1545883a 	add	r2,r2,r21
802140d8:	003f8906 	br	80213f00 <__reset+0xfa1f3f00>
802140dc:	24c9883a 	add	r4,r4,r19
802140e0:	003eee06 	br	80213c9c <__reset+0xfa1f3c9c>
802140e4:	8005883a 	mov	r2,r16
802140e8:	003f1706 	br	80213d48 <__reset+0xfa1f3d48>
802140ec:	817fe736 	bltu	r16,r5,8021408c <__reset+0xfa1f408c>
802140f0:	280f883a 	mov	r7,r5
802140f4:	0009883a 	mov	r4,zero
802140f8:	003fb106 	br	80213fc0 <__reset+0xfa1f3fc0>

802140fc <__divsi3>:
802140fc:	20001b16 	blt	r4,zero,8021416c <__divsi3+0x70>
80214100:	000f883a 	mov	r7,zero
80214104:	28001616 	blt	r5,zero,80214160 <__divsi3+0x64>
80214108:	200d883a 	mov	r6,r4
8021410c:	29001a2e 	bgeu	r5,r4,80214178 <__divsi3+0x7c>
80214110:	00800804 	movi	r2,32
80214114:	00c00044 	movi	r3,1
80214118:	00000106 	br	80214120 <__divsi3+0x24>
8021411c:	10000d26 	beq	r2,zero,80214154 <__divsi3+0x58>
80214120:	294b883a 	add	r5,r5,r5
80214124:	10bfffc4 	addi	r2,r2,-1
80214128:	18c7883a 	add	r3,r3,r3
8021412c:	293ffb36 	bltu	r5,r4,8021411c <__reset+0xfa1f411c>
80214130:	0005883a 	mov	r2,zero
80214134:	18000726 	beq	r3,zero,80214154 <__divsi3+0x58>
80214138:	0005883a 	mov	r2,zero
8021413c:	31400236 	bltu	r6,r5,80214148 <__divsi3+0x4c>
80214140:	314dc83a 	sub	r6,r6,r5
80214144:	10c4b03a 	or	r2,r2,r3
80214148:	1806d07a 	srli	r3,r3,1
8021414c:	280ad07a 	srli	r5,r5,1
80214150:	183ffa1e 	bne	r3,zero,8021413c <__reset+0xfa1f413c>
80214154:	38000126 	beq	r7,zero,8021415c <__divsi3+0x60>
80214158:	0085c83a 	sub	r2,zero,r2
8021415c:	f800283a 	ret
80214160:	014bc83a 	sub	r5,zero,r5
80214164:	39c0005c 	xori	r7,r7,1
80214168:	003fe706 	br	80214108 <__reset+0xfa1f4108>
8021416c:	0109c83a 	sub	r4,zero,r4
80214170:	01c00044 	movi	r7,1
80214174:	003fe306 	br	80214104 <__reset+0xfa1f4104>
80214178:	00c00044 	movi	r3,1
8021417c:	003fee06 	br	80214138 <__reset+0xfa1f4138>

80214180 <__modsi3>:
80214180:	20001716 	blt	r4,zero,802141e0 <__modsi3+0x60>
80214184:	000f883a 	mov	r7,zero
80214188:	2005883a 	mov	r2,r4
8021418c:	28001216 	blt	r5,zero,802141d8 <__modsi3+0x58>
80214190:	2900162e 	bgeu	r5,r4,802141ec <__modsi3+0x6c>
80214194:	01800804 	movi	r6,32
80214198:	00c00044 	movi	r3,1
8021419c:	00000106 	br	802141a4 <__modsi3+0x24>
802141a0:	30000a26 	beq	r6,zero,802141cc <__modsi3+0x4c>
802141a4:	294b883a 	add	r5,r5,r5
802141a8:	31bfffc4 	addi	r6,r6,-1
802141ac:	18c7883a 	add	r3,r3,r3
802141b0:	293ffb36 	bltu	r5,r4,802141a0 <__reset+0xfa1f41a0>
802141b4:	18000526 	beq	r3,zero,802141cc <__modsi3+0x4c>
802141b8:	1806d07a 	srli	r3,r3,1
802141bc:	11400136 	bltu	r2,r5,802141c4 <__modsi3+0x44>
802141c0:	1145c83a 	sub	r2,r2,r5
802141c4:	280ad07a 	srli	r5,r5,1
802141c8:	183ffb1e 	bne	r3,zero,802141b8 <__reset+0xfa1f41b8>
802141cc:	38000126 	beq	r7,zero,802141d4 <__modsi3+0x54>
802141d0:	0085c83a 	sub	r2,zero,r2
802141d4:	f800283a 	ret
802141d8:	014bc83a 	sub	r5,zero,r5
802141dc:	003fec06 	br	80214190 <__reset+0xfa1f4190>
802141e0:	0109c83a 	sub	r4,zero,r4
802141e4:	01c00044 	movi	r7,1
802141e8:	003fe706 	br	80214188 <__reset+0xfa1f4188>
802141ec:	00c00044 	movi	r3,1
802141f0:	003ff106 	br	802141b8 <__reset+0xfa1f41b8>

802141f4 <__udivsi3>:
802141f4:	200d883a 	mov	r6,r4
802141f8:	2900152e 	bgeu	r5,r4,80214250 <__udivsi3+0x5c>
802141fc:	28001416 	blt	r5,zero,80214250 <__udivsi3+0x5c>
80214200:	00800804 	movi	r2,32
80214204:	00c00044 	movi	r3,1
80214208:	00000206 	br	80214214 <__udivsi3+0x20>
8021420c:	10000e26 	beq	r2,zero,80214248 <__udivsi3+0x54>
80214210:	28000516 	blt	r5,zero,80214228 <__udivsi3+0x34>
80214214:	294b883a 	add	r5,r5,r5
80214218:	10bfffc4 	addi	r2,r2,-1
8021421c:	18c7883a 	add	r3,r3,r3
80214220:	293ffa36 	bltu	r5,r4,8021420c <__reset+0xfa1f420c>
80214224:	18000826 	beq	r3,zero,80214248 <__udivsi3+0x54>
80214228:	0005883a 	mov	r2,zero
8021422c:	31400236 	bltu	r6,r5,80214238 <__udivsi3+0x44>
80214230:	314dc83a 	sub	r6,r6,r5
80214234:	10c4b03a 	or	r2,r2,r3
80214238:	1806d07a 	srli	r3,r3,1
8021423c:	280ad07a 	srli	r5,r5,1
80214240:	183ffa1e 	bne	r3,zero,8021422c <__reset+0xfa1f422c>
80214244:	f800283a 	ret
80214248:	0005883a 	mov	r2,zero
8021424c:	f800283a 	ret
80214250:	00c00044 	movi	r3,1
80214254:	003ff406 	br	80214228 <__reset+0xfa1f4228>

80214258 <__umodsi3>:
80214258:	2005883a 	mov	r2,r4
8021425c:	2900122e 	bgeu	r5,r4,802142a8 <__umodsi3+0x50>
80214260:	28001116 	blt	r5,zero,802142a8 <__umodsi3+0x50>
80214264:	01800804 	movi	r6,32
80214268:	00c00044 	movi	r3,1
8021426c:	00000206 	br	80214278 <__umodsi3+0x20>
80214270:	30000c26 	beq	r6,zero,802142a4 <__umodsi3+0x4c>
80214274:	28000516 	blt	r5,zero,8021428c <__umodsi3+0x34>
80214278:	294b883a 	add	r5,r5,r5
8021427c:	31bfffc4 	addi	r6,r6,-1
80214280:	18c7883a 	add	r3,r3,r3
80214284:	293ffa36 	bltu	r5,r4,80214270 <__reset+0xfa1f4270>
80214288:	18000626 	beq	r3,zero,802142a4 <__umodsi3+0x4c>
8021428c:	1806d07a 	srli	r3,r3,1
80214290:	11400136 	bltu	r2,r5,80214298 <__umodsi3+0x40>
80214294:	1145c83a 	sub	r2,r2,r5
80214298:	280ad07a 	srli	r5,r5,1
8021429c:	183ffb1e 	bne	r3,zero,8021428c <__reset+0xfa1f428c>
802142a0:	f800283a 	ret
802142a4:	f800283a 	ret
802142a8:	00c00044 	movi	r3,1
802142ac:	003ff706 	br	8021428c <__reset+0xfa1f428c>

802142b0 <__adddf3>:
802142b0:	02c00434 	movhi	r11,16
802142b4:	5affffc4 	addi	r11,r11,-1
802142b8:	2806d7fa 	srli	r3,r5,31
802142bc:	2ad4703a 	and	r10,r5,r11
802142c0:	3ad2703a 	and	r9,r7,r11
802142c4:	3804d53a 	srli	r2,r7,20
802142c8:	3018d77a 	srli	r12,r6,29
802142cc:	280ad53a 	srli	r5,r5,20
802142d0:	501490fa 	slli	r10,r10,3
802142d4:	2010d77a 	srli	r8,r4,29
802142d8:	481290fa 	slli	r9,r9,3
802142dc:	380ed7fa 	srli	r7,r7,31
802142e0:	defffb04 	addi	sp,sp,-20
802142e4:	dc800215 	stw	r18,8(sp)
802142e8:	dc400115 	stw	r17,4(sp)
802142ec:	dc000015 	stw	r16,0(sp)
802142f0:	dfc00415 	stw	ra,16(sp)
802142f4:	dcc00315 	stw	r19,12(sp)
802142f8:	1c803fcc 	andi	r18,r3,255
802142fc:	2c01ffcc 	andi	r16,r5,2047
80214300:	5210b03a 	or	r8,r10,r8
80214304:	202290fa 	slli	r17,r4,3
80214308:	1081ffcc 	andi	r2,r2,2047
8021430c:	4b12b03a 	or	r9,r9,r12
80214310:	300c90fa 	slli	r6,r6,3
80214314:	91c07526 	beq	r18,r7,802144ec <__adddf3+0x23c>
80214318:	8087c83a 	sub	r3,r16,r2
8021431c:	00c0ab0e 	bge	zero,r3,802145cc <__adddf3+0x31c>
80214320:	10002a1e 	bne	r2,zero,802143cc <__adddf3+0x11c>
80214324:	4984b03a 	or	r2,r9,r6
80214328:	1000961e 	bne	r2,zero,80214584 <__adddf3+0x2d4>
8021432c:	888001cc 	andi	r2,r17,7
80214330:	10000726 	beq	r2,zero,80214350 <__adddf3+0xa0>
80214334:	888003cc 	andi	r2,r17,15
80214338:	00c00104 	movi	r3,4
8021433c:	10c00426 	beq	r2,r3,80214350 <__adddf3+0xa0>
80214340:	88c7883a 	add	r3,r17,r3
80214344:	1c63803a 	cmpltu	r17,r3,r17
80214348:	4451883a 	add	r8,r8,r17
8021434c:	1823883a 	mov	r17,r3
80214350:	4080202c 	andhi	r2,r8,128
80214354:	10005926 	beq	r2,zero,802144bc <__adddf3+0x20c>
80214358:	84000044 	addi	r16,r16,1
8021435c:	0081ffc4 	movi	r2,2047
80214360:	8080ba26 	beq	r16,r2,8021464c <__adddf3+0x39c>
80214364:	00bfe034 	movhi	r2,65408
80214368:	10bfffc4 	addi	r2,r2,-1
8021436c:	4090703a 	and	r8,r8,r2
80214370:	4004977a 	slli	r2,r8,29
80214374:	4010927a 	slli	r8,r8,9
80214378:	8822d0fa 	srli	r17,r17,3
8021437c:	8401ffcc 	andi	r16,r16,2047
80214380:	4010d33a 	srli	r8,r8,12
80214384:	9007883a 	mov	r3,r18
80214388:	1444b03a 	or	r2,r2,r17
8021438c:	8401ffcc 	andi	r16,r16,2047
80214390:	8020953a 	slli	r16,r16,20
80214394:	18c03fcc 	andi	r3,r3,255
80214398:	01000434 	movhi	r4,16
8021439c:	213fffc4 	addi	r4,r4,-1
802143a0:	180697fa 	slli	r3,r3,31
802143a4:	4110703a 	and	r8,r8,r4
802143a8:	4410b03a 	or	r8,r8,r16
802143ac:	40c6b03a 	or	r3,r8,r3
802143b0:	dfc00417 	ldw	ra,16(sp)
802143b4:	dcc00317 	ldw	r19,12(sp)
802143b8:	dc800217 	ldw	r18,8(sp)
802143bc:	dc400117 	ldw	r17,4(sp)
802143c0:	dc000017 	ldw	r16,0(sp)
802143c4:	dec00504 	addi	sp,sp,20
802143c8:	f800283a 	ret
802143cc:	0081ffc4 	movi	r2,2047
802143d0:	80bfd626 	beq	r16,r2,8021432c <__reset+0xfa1f432c>
802143d4:	4a402034 	orhi	r9,r9,128
802143d8:	00800e04 	movi	r2,56
802143dc:	10c09f16 	blt	r2,r3,8021465c <__adddf3+0x3ac>
802143e0:	008007c4 	movi	r2,31
802143e4:	10c0c216 	blt	r2,r3,802146f0 <__adddf3+0x440>
802143e8:	00800804 	movi	r2,32
802143ec:	10c5c83a 	sub	r2,r2,r3
802143f0:	488a983a 	sll	r5,r9,r2
802143f4:	30c8d83a 	srl	r4,r6,r3
802143f8:	3084983a 	sll	r2,r6,r2
802143fc:	48c6d83a 	srl	r3,r9,r3
80214400:	290cb03a 	or	r6,r5,r4
80214404:	1004c03a 	cmpne	r2,r2,zero
80214408:	308cb03a 	or	r6,r6,r2
8021440c:	898dc83a 	sub	r6,r17,r6
80214410:	89a3803a 	cmpltu	r17,r17,r6
80214414:	40d1c83a 	sub	r8,r8,r3
80214418:	4451c83a 	sub	r8,r8,r17
8021441c:	3023883a 	mov	r17,r6
80214420:	4080202c 	andhi	r2,r8,128
80214424:	10002326 	beq	r2,zero,802144b4 <__adddf3+0x204>
80214428:	04c02034 	movhi	r19,128
8021442c:	9cffffc4 	addi	r19,r19,-1
80214430:	44e6703a 	and	r19,r8,r19
80214434:	98007626 	beq	r19,zero,80214610 <__adddf3+0x360>
80214438:	9809883a 	mov	r4,r19
8021443c:	02067ec0 	call	802067ec <__clzsi2>
80214440:	10fffe04 	addi	r3,r2,-8
80214444:	010007c4 	movi	r4,31
80214448:	20c07716 	blt	r4,r3,80214628 <__adddf3+0x378>
8021444c:	00800804 	movi	r2,32
80214450:	10c5c83a 	sub	r2,r2,r3
80214454:	8884d83a 	srl	r2,r17,r2
80214458:	98d0983a 	sll	r8,r19,r3
8021445c:	88e2983a 	sll	r17,r17,r3
80214460:	1204b03a 	or	r2,r2,r8
80214464:	1c007416 	blt	r3,r16,80214638 <__adddf3+0x388>
80214468:	1c21c83a 	sub	r16,r3,r16
8021446c:	82000044 	addi	r8,r16,1
80214470:	00c007c4 	movi	r3,31
80214474:	1a009116 	blt	r3,r8,802146bc <__adddf3+0x40c>
80214478:	00c00804 	movi	r3,32
8021447c:	1a07c83a 	sub	r3,r3,r8
80214480:	8a08d83a 	srl	r4,r17,r8
80214484:	88e2983a 	sll	r17,r17,r3
80214488:	10c6983a 	sll	r3,r2,r3
8021448c:	1210d83a 	srl	r8,r2,r8
80214490:	8804c03a 	cmpne	r2,r17,zero
80214494:	1906b03a 	or	r3,r3,r4
80214498:	18a2b03a 	or	r17,r3,r2
8021449c:	0021883a 	mov	r16,zero
802144a0:	003fa206 	br	8021432c <__reset+0xfa1f432c>
802144a4:	1890b03a 	or	r8,r3,r2
802144a8:	40017d26 	beq	r8,zero,80214aa0 <__adddf3+0x7f0>
802144ac:	1011883a 	mov	r8,r2
802144b0:	1823883a 	mov	r17,r3
802144b4:	888001cc 	andi	r2,r17,7
802144b8:	103f9e1e 	bne	r2,zero,80214334 <__reset+0xfa1f4334>
802144bc:	4004977a 	slli	r2,r8,29
802144c0:	8822d0fa 	srli	r17,r17,3
802144c4:	4010d0fa 	srli	r8,r8,3
802144c8:	9007883a 	mov	r3,r18
802144cc:	1444b03a 	or	r2,r2,r17
802144d0:	0101ffc4 	movi	r4,2047
802144d4:	81002426 	beq	r16,r4,80214568 <__adddf3+0x2b8>
802144d8:	8120703a 	and	r16,r16,r4
802144dc:	01000434 	movhi	r4,16
802144e0:	213fffc4 	addi	r4,r4,-1
802144e4:	4110703a 	and	r8,r8,r4
802144e8:	003fa806 	br	8021438c <__reset+0xfa1f438c>
802144ec:	8089c83a 	sub	r4,r16,r2
802144f0:	01005e0e 	bge	zero,r4,8021466c <__adddf3+0x3bc>
802144f4:	10002b26 	beq	r2,zero,802145a4 <__adddf3+0x2f4>
802144f8:	0081ffc4 	movi	r2,2047
802144fc:	80bf8b26 	beq	r16,r2,8021432c <__reset+0xfa1f432c>
80214500:	4a402034 	orhi	r9,r9,128
80214504:	00800e04 	movi	r2,56
80214508:	1100a40e 	bge	r2,r4,8021479c <__adddf3+0x4ec>
8021450c:	498cb03a 	or	r6,r9,r6
80214510:	300ac03a 	cmpne	r5,r6,zero
80214514:	0013883a 	mov	r9,zero
80214518:	2c4b883a 	add	r5,r5,r17
8021451c:	2c63803a 	cmpltu	r17,r5,r17
80214520:	4a11883a 	add	r8,r9,r8
80214524:	8a11883a 	add	r8,r17,r8
80214528:	2823883a 	mov	r17,r5
8021452c:	4080202c 	andhi	r2,r8,128
80214530:	103fe026 	beq	r2,zero,802144b4 <__reset+0xfa1f44b4>
80214534:	84000044 	addi	r16,r16,1
80214538:	0081ffc4 	movi	r2,2047
8021453c:	8080d226 	beq	r16,r2,80214888 <__adddf3+0x5d8>
80214540:	00bfe034 	movhi	r2,65408
80214544:	10bfffc4 	addi	r2,r2,-1
80214548:	4090703a 	and	r8,r8,r2
8021454c:	880ad07a 	srli	r5,r17,1
80214550:	400897fa 	slli	r4,r8,31
80214554:	88c0004c 	andi	r3,r17,1
80214558:	28e2b03a 	or	r17,r5,r3
8021455c:	4010d07a 	srli	r8,r8,1
80214560:	2462b03a 	or	r17,r4,r17
80214564:	003f7106 	br	8021432c <__reset+0xfa1f432c>
80214568:	4088b03a 	or	r4,r8,r2
8021456c:	20014526 	beq	r4,zero,80214a84 <__adddf3+0x7d4>
80214570:	01000434 	movhi	r4,16
80214574:	42000234 	orhi	r8,r8,8
80214578:	213fffc4 	addi	r4,r4,-1
8021457c:	4110703a 	and	r8,r8,r4
80214580:	003f8206 	br	8021438c <__reset+0xfa1f438c>
80214584:	18ffffc4 	addi	r3,r3,-1
80214588:	1800491e 	bne	r3,zero,802146b0 <__adddf3+0x400>
8021458c:	898bc83a 	sub	r5,r17,r6
80214590:	8963803a 	cmpltu	r17,r17,r5
80214594:	4251c83a 	sub	r8,r8,r9
80214598:	4451c83a 	sub	r8,r8,r17
8021459c:	2823883a 	mov	r17,r5
802145a0:	003f9f06 	br	80214420 <__reset+0xfa1f4420>
802145a4:	4984b03a 	or	r2,r9,r6
802145a8:	103f6026 	beq	r2,zero,8021432c <__reset+0xfa1f432c>
802145ac:	213fffc4 	addi	r4,r4,-1
802145b0:	2000931e 	bne	r4,zero,80214800 <__adddf3+0x550>
802145b4:	898d883a 	add	r6,r17,r6
802145b8:	3463803a 	cmpltu	r17,r6,r17
802145bc:	4251883a 	add	r8,r8,r9
802145c0:	8a11883a 	add	r8,r17,r8
802145c4:	3023883a 	mov	r17,r6
802145c8:	003fd806 	br	8021452c <__reset+0xfa1f452c>
802145cc:	1800541e 	bne	r3,zero,80214720 <__adddf3+0x470>
802145d0:	80800044 	addi	r2,r16,1
802145d4:	1081ffcc 	andi	r2,r2,2047
802145d8:	00c00044 	movi	r3,1
802145dc:	1880a00e 	bge	r3,r2,80214860 <__adddf3+0x5b0>
802145e0:	8989c83a 	sub	r4,r17,r6
802145e4:	8905803a 	cmpltu	r2,r17,r4
802145e8:	4267c83a 	sub	r19,r8,r9
802145ec:	98a7c83a 	sub	r19,r19,r2
802145f0:	9880202c 	andhi	r2,r19,128
802145f4:	10006326 	beq	r2,zero,80214784 <__adddf3+0x4d4>
802145f8:	3463c83a 	sub	r17,r6,r17
802145fc:	4a07c83a 	sub	r3,r9,r8
80214600:	344d803a 	cmpltu	r6,r6,r17
80214604:	19a7c83a 	sub	r19,r3,r6
80214608:	3825883a 	mov	r18,r7
8021460c:	983f8a1e 	bne	r19,zero,80214438 <__reset+0xfa1f4438>
80214610:	8809883a 	mov	r4,r17
80214614:	02067ec0 	call	802067ec <__clzsi2>
80214618:	10800804 	addi	r2,r2,32
8021461c:	10fffe04 	addi	r3,r2,-8
80214620:	010007c4 	movi	r4,31
80214624:	20ff890e 	bge	r4,r3,8021444c <__reset+0xfa1f444c>
80214628:	10bff604 	addi	r2,r2,-40
8021462c:	8884983a 	sll	r2,r17,r2
80214630:	0023883a 	mov	r17,zero
80214634:	1c3f8c0e 	bge	r3,r16,80214468 <__reset+0xfa1f4468>
80214638:	023fe034 	movhi	r8,65408
8021463c:	423fffc4 	addi	r8,r8,-1
80214640:	80e1c83a 	sub	r16,r16,r3
80214644:	1210703a 	and	r8,r2,r8
80214648:	003f3806 	br	8021432c <__reset+0xfa1f432c>
8021464c:	9007883a 	mov	r3,r18
80214650:	0011883a 	mov	r8,zero
80214654:	0005883a 	mov	r2,zero
80214658:	003f4c06 	br	8021438c <__reset+0xfa1f438c>
8021465c:	498cb03a 	or	r6,r9,r6
80214660:	300cc03a 	cmpne	r6,r6,zero
80214664:	0007883a 	mov	r3,zero
80214668:	003f6806 	br	8021440c <__reset+0xfa1f440c>
8021466c:	20009c1e 	bne	r4,zero,802148e0 <__adddf3+0x630>
80214670:	80800044 	addi	r2,r16,1
80214674:	1141ffcc 	andi	r5,r2,2047
80214678:	01000044 	movi	r4,1
8021467c:	2140670e 	bge	r4,r5,8021481c <__adddf3+0x56c>
80214680:	0101ffc4 	movi	r4,2047
80214684:	11007f26 	beq	r2,r4,80214884 <__adddf3+0x5d4>
80214688:	898d883a 	add	r6,r17,r6
8021468c:	4247883a 	add	r3,r8,r9
80214690:	3451803a 	cmpltu	r8,r6,r17
80214694:	40d1883a 	add	r8,r8,r3
80214698:	402297fa 	slli	r17,r8,31
8021469c:	300cd07a 	srli	r6,r6,1
802146a0:	4010d07a 	srli	r8,r8,1
802146a4:	1021883a 	mov	r16,r2
802146a8:	89a2b03a 	or	r17,r17,r6
802146ac:	003f1f06 	br	8021432c <__reset+0xfa1f432c>
802146b0:	0081ffc4 	movi	r2,2047
802146b4:	80bf481e 	bne	r16,r2,802143d8 <__reset+0xfa1f43d8>
802146b8:	003f1c06 	br	8021432c <__reset+0xfa1f432c>
802146bc:	843ff844 	addi	r16,r16,-31
802146c0:	01000804 	movi	r4,32
802146c4:	1406d83a 	srl	r3,r2,r16
802146c8:	41005026 	beq	r8,r4,8021480c <__adddf3+0x55c>
802146cc:	01001004 	movi	r4,64
802146d0:	2211c83a 	sub	r8,r4,r8
802146d4:	1204983a 	sll	r2,r2,r8
802146d8:	88a2b03a 	or	r17,r17,r2
802146dc:	8822c03a 	cmpne	r17,r17,zero
802146e0:	1c62b03a 	or	r17,r3,r17
802146e4:	0011883a 	mov	r8,zero
802146e8:	0021883a 	mov	r16,zero
802146ec:	003f7106 	br	802144b4 <__reset+0xfa1f44b4>
802146f0:	193ff804 	addi	r4,r3,-32
802146f4:	00800804 	movi	r2,32
802146f8:	4908d83a 	srl	r4,r9,r4
802146fc:	18804526 	beq	r3,r2,80214814 <__adddf3+0x564>
80214700:	00801004 	movi	r2,64
80214704:	10c5c83a 	sub	r2,r2,r3
80214708:	4886983a 	sll	r3,r9,r2
8021470c:	198cb03a 	or	r6,r3,r6
80214710:	300cc03a 	cmpne	r6,r6,zero
80214714:	218cb03a 	or	r6,r4,r6
80214718:	0007883a 	mov	r3,zero
8021471c:	003f3b06 	br	8021440c <__reset+0xfa1f440c>
80214720:	80002a26 	beq	r16,zero,802147cc <__adddf3+0x51c>
80214724:	0101ffc4 	movi	r4,2047
80214728:	11006826 	beq	r2,r4,802148cc <__adddf3+0x61c>
8021472c:	00c7c83a 	sub	r3,zero,r3
80214730:	42002034 	orhi	r8,r8,128
80214734:	01000e04 	movi	r4,56
80214738:	20c07c16 	blt	r4,r3,8021492c <__adddf3+0x67c>
8021473c:	010007c4 	movi	r4,31
80214740:	20c0da16 	blt	r4,r3,80214aac <__adddf3+0x7fc>
80214744:	01000804 	movi	r4,32
80214748:	20c9c83a 	sub	r4,r4,r3
8021474c:	4114983a 	sll	r10,r8,r4
80214750:	88cad83a 	srl	r5,r17,r3
80214754:	8908983a 	sll	r4,r17,r4
80214758:	40c6d83a 	srl	r3,r8,r3
8021475c:	5162b03a 	or	r17,r10,r5
80214760:	2008c03a 	cmpne	r4,r4,zero
80214764:	8922b03a 	or	r17,r17,r4
80214768:	3463c83a 	sub	r17,r6,r17
8021476c:	48c7c83a 	sub	r3,r9,r3
80214770:	344d803a 	cmpltu	r6,r6,r17
80214774:	1991c83a 	sub	r8,r3,r6
80214778:	1021883a 	mov	r16,r2
8021477c:	3825883a 	mov	r18,r7
80214780:	003f2706 	br	80214420 <__reset+0xfa1f4420>
80214784:	24d0b03a 	or	r8,r4,r19
80214788:	40001b1e 	bne	r8,zero,802147f8 <__adddf3+0x548>
8021478c:	0005883a 	mov	r2,zero
80214790:	0007883a 	mov	r3,zero
80214794:	0021883a 	mov	r16,zero
80214798:	003f4d06 	br	802144d0 <__reset+0xfa1f44d0>
8021479c:	008007c4 	movi	r2,31
802147a0:	11003c16 	blt	r2,r4,80214894 <__adddf3+0x5e4>
802147a4:	00800804 	movi	r2,32
802147a8:	1105c83a 	sub	r2,r2,r4
802147ac:	488e983a 	sll	r7,r9,r2
802147b0:	310ad83a 	srl	r5,r6,r4
802147b4:	3084983a 	sll	r2,r6,r2
802147b8:	4912d83a 	srl	r9,r9,r4
802147bc:	394ab03a 	or	r5,r7,r5
802147c0:	1004c03a 	cmpne	r2,r2,zero
802147c4:	288ab03a 	or	r5,r5,r2
802147c8:	003f5306 	br	80214518 <__reset+0xfa1f4518>
802147cc:	4448b03a 	or	r4,r8,r17
802147d0:	20003e26 	beq	r4,zero,802148cc <__adddf3+0x61c>
802147d4:	00c6303a 	nor	r3,zero,r3
802147d8:	18003a1e 	bne	r3,zero,802148c4 <__adddf3+0x614>
802147dc:	3463c83a 	sub	r17,r6,r17
802147e0:	4a07c83a 	sub	r3,r9,r8
802147e4:	344d803a 	cmpltu	r6,r6,r17
802147e8:	1991c83a 	sub	r8,r3,r6
802147ec:	1021883a 	mov	r16,r2
802147f0:	3825883a 	mov	r18,r7
802147f4:	003f0a06 	br	80214420 <__reset+0xfa1f4420>
802147f8:	2023883a 	mov	r17,r4
802147fc:	003f0d06 	br	80214434 <__reset+0xfa1f4434>
80214800:	0081ffc4 	movi	r2,2047
80214804:	80bf3f1e 	bne	r16,r2,80214504 <__reset+0xfa1f4504>
80214808:	003ec806 	br	8021432c <__reset+0xfa1f432c>
8021480c:	0005883a 	mov	r2,zero
80214810:	003fb106 	br	802146d8 <__reset+0xfa1f46d8>
80214814:	0007883a 	mov	r3,zero
80214818:	003fbc06 	br	8021470c <__reset+0xfa1f470c>
8021481c:	4444b03a 	or	r2,r8,r17
80214820:	8000871e 	bne	r16,zero,80214a40 <__adddf3+0x790>
80214824:	1000ba26 	beq	r2,zero,80214b10 <__adddf3+0x860>
80214828:	4984b03a 	or	r2,r9,r6
8021482c:	103ebf26 	beq	r2,zero,8021432c <__reset+0xfa1f432c>
80214830:	8985883a 	add	r2,r17,r6
80214834:	4247883a 	add	r3,r8,r9
80214838:	1451803a 	cmpltu	r8,r2,r17
8021483c:	40d1883a 	add	r8,r8,r3
80214840:	40c0202c 	andhi	r3,r8,128
80214844:	1023883a 	mov	r17,r2
80214848:	183f1a26 	beq	r3,zero,802144b4 <__reset+0xfa1f44b4>
8021484c:	00bfe034 	movhi	r2,65408
80214850:	10bfffc4 	addi	r2,r2,-1
80214854:	2021883a 	mov	r16,r4
80214858:	4090703a 	and	r8,r8,r2
8021485c:	003eb306 	br	8021432c <__reset+0xfa1f432c>
80214860:	4444b03a 	or	r2,r8,r17
80214864:	8000291e 	bne	r16,zero,8021490c <__adddf3+0x65c>
80214868:	10004b1e 	bne	r2,zero,80214998 <__adddf3+0x6e8>
8021486c:	4990b03a 	or	r8,r9,r6
80214870:	40008b26 	beq	r8,zero,80214aa0 <__adddf3+0x7f0>
80214874:	4811883a 	mov	r8,r9
80214878:	3023883a 	mov	r17,r6
8021487c:	3825883a 	mov	r18,r7
80214880:	003eaa06 	br	8021432c <__reset+0xfa1f432c>
80214884:	1021883a 	mov	r16,r2
80214888:	0011883a 	mov	r8,zero
8021488c:	0005883a 	mov	r2,zero
80214890:	003f0f06 	br	802144d0 <__reset+0xfa1f44d0>
80214894:	217ff804 	addi	r5,r4,-32
80214898:	00800804 	movi	r2,32
8021489c:	494ad83a 	srl	r5,r9,r5
802148a0:	20807d26 	beq	r4,r2,80214a98 <__adddf3+0x7e8>
802148a4:	00801004 	movi	r2,64
802148a8:	1109c83a 	sub	r4,r2,r4
802148ac:	4912983a 	sll	r9,r9,r4
802148b0:	498cb03a 	or	r6,r9,r6
802148b4:	300cc03a 	cmpne	r6,r6,zero
802148b8:	298ab03a 	or	r5,r5,r6
802148bc:	0013883a 	mov	r9,zero
802148c0:	003f1506 	br	80214518 <__reset+0xfa1f4518>
802148c4:	0101ffc4 	movi	r4,2047
802148c8:	113f9a1e 	bne	r2,r4,80214734 <__reset+0xfa1f4734>
802148cc:	4811883a 	mov	r8,r9
802148d0:	3023883a 	mov	r17,r6
802148d4:	1021883a 	mov	r16,r2
802148d8:	3825883a 	mov	r18,r7
802148dc:	003e9306 	br	8021432c <__reset+0xfa1f432c>
802148e0:	8000161e 	bne	r16,zero,8021493c <__adddf3+0x68c>
802148e4:	444ab03a 	or	r5,r8,r17
802148e8:	28005126 	beq	r5,zero,80214a30 <__adddf3+0x780>
802148ec:	0108303a 	nor	r4,zero,r4
802148f0:	20004d1e 	bne	r4,zero,80214a28 <__adddf3+0x778>
802148f4:	89a3883a 	add	r17,r17,r6
802148f8:	4253883a 	add	r9,r8,r9
802148fc:	898d803a 	cmpltu	r6,r17,r6
80214900:	3251883a 	add	r8,r6,r9
80214904:	1021883a 	mov	r16,r2
80214908:	003f0806 	br	8021452c <__reset+0xfa1f452c>
8021490c:	1000301e 	bne	r2,zero,802149d0 <__adddf3+0x720>
80214910:	4984b03a 	or	r2,r9,r6
80214914:	10007126 	beq	r2,zero,80214adc <__adddf3+0x82c>
80214918:	4811883a 	mov	r8,r9
8021491c:	3023883a 	mov	r17,r6
80214920:	3825883a 	mov	r18,r7
80214924:	0401ffc4 	movi	r16,2047
80214928:	003e8006 	br	8021432c <__reset+0xfa1f432c>
8021492c:	4462b03a 	or	r17,r8,r17
80214930:	8822c03a 	cmpne	r17,r17,zero
80214934:	0007883a 	mov	r3,zero
80214938:	003f8b06 	br	80214768 <__reset+0xfa1f4768>
8021493c:	0141ffc4 	movi	r5,2047
80214940:	11403b26 	beq	r2,r5,80214a30 <__adddf3+0x780>
80214944:	0109c83a 	sub	r4,zero,r4
80214948:	42002034 	orhi	r8,r8,128
8021494c:	01400e04 	movi	r5,56
80214950:	29006716 	blt	r5,r4,80214af0 <__adddf3+0x840>
80214954:	014007c4 	movi	r5,31
80214958:	29007016 	blt	r5,r4,80214b1c <__adddf3+0x86c>
8021495c:	01400804 	movi	r5,32
80214960:	290bc83a 	sub	r5,r5,r4
80214964:	4154983a 	sll	r10,r8,r5
80214968:	890ed83a 	srl	r7,r17,r4
8021496c:	894a983a 	sll	r5,r17,r5
80214970:	4108d83a 	srl	r4,r8,r4
80214974:	51e2b03a 	or	r17,r10,r7
80214978:	280ac03a 	cmpne	r5,r5,zero
8021497c:	8962b03a 	or	r17,r17,r5
80214980:	89a3883a 	add	r17,r17,r6
80214984:	2253883a 	add	r9,r4,r9
80214988:	898d803a 	cmpltu	r6,r17,r6
8021498c:	3251883a 	add	r8,r6,r9
80214990:	1021883a 	mov	r16,r2
80214994:	003ee506 	br	8021452c <__reset+0xfa1f452c>
80214998:	4984b03a 	or	r2,r9,r6
8021499c:	103e6326 	beq	r2,zero,8021432c <__reset+0xfa1f432c>
802149a0:	8987c83a 	sub	r3,r17,r6
802149a4:	88c9803a 	cmpltu	r4,r17,r3
802149a8:	4245c83a 	sub	r2,r8,r9
802149ac:	1105c83a 	sub	r2,r2,r4
802149b0:	1100202c 	andhi	r4,r2,128
802149b4:	203ebb26 	beq	r4,zero,802144a4 <__reset+0xfa1f44a4>
802149b8:	3463c83a 	sub	r17,r6,r17
802149bc:	4a07c83a 	sub	r3,r9,r8
802149c0:	344d803a 	cmpltu	r6,r6,r17
802149c4:	1991c83a 	sub	r8,r3,r6
802149c8:	3825883a 	mov	r18,r7
802149cc:	003e5706 	br	8021432c <__reset+0xfa1f432c>
802149d0:	4984b03a 	or	r2,r9,r6
802149d4:	10002e26 	beq	r2,zero,80214a90 <__adddf3+0x7e0>
802149d8:	4004d0fa 	srli	r2,r8,3
802149dc:	8822d0fa 	srli	r17,r17,3
802149e0:	4010977a 	slli	r8,r8,29
802149e4:	10c0022c 	andhi	r3,r2,8
802149e8:	4462b03a 	or	r17,r8,r17
802149ec:	18000826 	beq	r3,zero,80214a10 <__adddf3+0x760>
802149f0:	4808d0fa 	srli	r4,r9,3
802149f4:	20c0022c 	andhi	r3,r4,8
802149f8:	1800051e 	bne	r3,zero,80214a10 <__adddf3+0x760>
802149fc:	300cd0fa 	srli	r6,r6,3
80214a00:	4806977a 	slli	r3,r9,29
80214a04:	2005883a 	mov	r2,r4
80214a08:	3825883a 	mov	r18,r7
80214a0c:	19a2b03a 	or	r17,r3,r6
80214a10:	8810d77a 	srli	r8,r17,29
80214a14:	100490fa 	slli	r2,r2,3
80214a18:	882290fa 	slli	r17,r17,3
80214a1c:	0401ffc4 	movi	r16,2047
80214a20:	4090b03a 	or	r8,r8,r2
80214a24:	003e4106 	br	8021432c <__reset+0xfa1f432c>
80214a28:	0141ffc4 	movi	r5,2047
80214a2c:	117fc71e 	bne	r2,r5,8021494c <__reset+0xfa1f494c>
80214a30:	4811883a 	mov	r8,r9
80214a34:	3023883a 	mov	r17,r6
80214a38:	1021883a 	mov	r16,r2
80214a3c:	003e3b06 	br	8021432c <__reset+0xfa1f432c>
80214a40:	10002f26 	beq	r2,zero,80214b00 <__adddf3+0x850>
80214a44:	4984b03a 	or	r2,r9,r6
80214a48:	10001126 	beq	r2,zero,80214a90 <__adddf3+0x7e0>
80214a4c:	4004d0fa 	srli	r2,r8,3
80214a50:	8822d0fa 	srli	r17,r17,3
80214a54:	4010977a 	slli	r8,r8,29
80214a58:	10c0022c 	andhi	r3,r2,8
80214a5c:	4462b03a 	or	r17,r8,r17
80214a60:	183feb26 	beq	r3,zero,80214a10 <__reset+0xfa1f4a10>
80214a64:	4808d0fa 	srli	r4,r9,3
80214a68:	20c0022c 	andhi	r3,r4,8
80214a6c:	183fe81e 	bne	r3,zero,80214a10 <__reset+0xfa1f4a10>
80214a70:	300cd0fa 	srli	r6,r6,3
80214a74:	4806977a 	slli	r3,r9,29
80214a78:	2005883a 	mov	r2,r4
80214a7c:	19a2b03a 	or	r17,r3,r6
80214a80:	003fe306 	br	80214a10 <__reset+0xfa1f4a10>
80214a84:	0011883a 	mov	r8,zero
80214a88:	0005883a 	mov	r2,zero
80214a8c:	003e3f06 	br	8021438c <__reset+0xfa1f438c>
80214a90:	0401ffc4 	movi	r16,2047
80214a94:	003e2506 	br	8021432c <__reset+0xfa1f432c>
80214a98:	0013883a 	mov	r9,zero
80214a9c:	003f8406 	br	802148b0 <__reset+0xfa1f48b0>
80214aa0:	0005883a 	mov	r2,zero
80214aa4:	0007883a 	mov	r3,zero
80214aa8:	003e8906 	br	802144d0 <__reset+0xfa1f44d0>
80214aac:	197ff804 	addi	r5,r3,-32
80214ab0:	01000804 	movi	r4,32
80214ab4:	414ad83a 	srl	r5,r8,r5
80214ab8:	19002426 	beq	r3,r4,80214b4c <__adddf3+0x89c>
80214abc:	01001004 	movi	r4,64
80214ac0:	20c7c83a 	sub	r3,r4,r3
80214ac4:	40c6983a 	sll	r3,r8,r3
80214ac8:	1c46b03a 	or	r3,r3,r17
80214acc:	1806c03a 	cmpne	r3,r3,zero
80214ad0:	28e2b03a 	or	r17,r5,r3
80214ad4:	0007883a 	mov	r3,zero
80214ad8:	003f2306 	br	80214768 <__reset+0xfa1f4768>
80214adc:	0007883a 	mov	r3,zero
80214ae0:	5811883a 	mov	r8,r11
80214ae4:	00bfffc4 	movi	r2,-1
80214ae8:	0401ffc4 	movi	r16,2047
80214aec:	003e7806 	br	802144d0 <__reset+0xfa1f44d0>
80214af0:	4462b03a 	or	r17,r8,r17
80214af4:	8822c03a 	cmpne	r17,r17,zero
80214af8:	0009883a 	mov	r4,zero
80214afc:	003fa006 	br	80214980 <__reset+0xfa1f4980>
80214b00:	4811883a 	mov	r8,r9
80214b04:	3023883a 	mov	r17,r6
80214b08:	0401ffc4 	movi	r16,2047
80214b0c:	003e0706 	br	8021432c <__reset+0xfa1f432c>
80214b10:	4811883a 	mov	r8,r9
80214b14:	3023883a 	mov	r17,r6
80214b18:	003e0406 	br	8021432c <__reset+0xfa1f432c>
80214b1c:	21fff804 	addi	r7,r4,-32
80214b20:	01400804 	movi	r5,32
80214b24:	41ced83a 	srl	r7,r8,r7
80214b28:	21400a26 	beq	r4,r5,80214b54 <__adddf3+0x8a4>
80214b2c:	01401004 	movi	r5,64
80214b30:	2909c83a 	sub	r4,r5,r4
80214b34:	4108983a 	sll	r4,r8,r4
80214b38:	2448b03a 	or	r4,r4,r17
80214b3c:	2008c03a 	cmpne	r4,r4,zero
80214b40:	3922b03a 	or	r17,r7,r4
80214b44:	0009883a 	mov	r4,zero
80214b48:	003f8d06 	br	80214980 <__reset+0xfa1f4980>
80214b4c:	0007883a 	mov	r3,zero
80214b50:	003fdd06 	br	80214ac8 <__reset+0xfa1f4ac8>
80214b54:	0009883a 	mov	r4,zero
80214b58:	003ff706 	br	80214b38 <__reset+0xfa1f4b38>

80214b5c <__divdf3>:
80214b5c:	defff204 	addi	sp,sp,-56
80214b60:	dd400915 	stw	r21,36(sp)
80214b64:	282ad53a 	srli	r21,r5,20
80214b68:	dd000815 	stw	r20,32(sp)
80214b6c:	2828d7fa 	srli	r20,r5,31
80214b70:	dc000415 	stw	r16,16(sp)
80214b74:	04000434 	movhi	r16,16
80214b78:	df000c15 	stw	fp,48(sp)
80214b7c:	843fffc4 	addi	r16,r16,-1
80214b80:	dfc00d15 	stw	ra,52(sp)
80214b84:	ddc00b15 	stw	r23,44(sp)
80214b88:	dd800a15 	stw	r22,40(sp)
80214b8c:	dcc00715 	stw	r19,28(sp)
80214b90:	dc800615 	stw	r18,24(sp)
80214b94:	dc400515 	stw	r17,20(sp)
80214b98:	ad41ffcc 	andi	r21,r21,2047
80214b9c:	2c20703a 	and	r16,r5,r16
80214ba0:	a7003fcc 	andi	fp,r20,255
80214ba4:	a8006126 	beq	r21,zero,80214d2c <__divdf3+0x1d0>
80214ba8:	0081ffc4 	movi	r2,2047
80214bac:	2025883a 	mov	r18,r4
80214bb0:	a8803726 	beq	r21,r2,80214c90 <__divdf3+0x134>
80214bb4:	80800434 	orhi	r2,r16,16
80214bb8:	100490fa 	slli	r2,r2,3
80214bbc:	2020d77a 	srli	r16,r4,29
80214bc0:	202490fa 	slli	r18,r4,3
80214bc4:	ad7f0044 	addi	r21,r21,-1023
80214bc8:	80a0b03a 	or	r16,r16,r2
80214bcc:	0027883a 	mov	r19,zero
80214bd0:	0013883a 	mov	r9,zero
80214bd4:	3804d53a 	srli	r2,r7,20
80214bd8:	382cd7fa 	srli	r22,r7,31
80214bdc:	04400434 	movhi	r17,16
80214be0:	8c7fffc4 	addi	r17,r17,-1
80214be4:	1081ffcc 	andi	r2,r2,2047
80214be8:	3011883a 	mov	r8,r6
80214bec:	3c62703a 	and	r17,r7,r17
80214bf0:	b5c03fcc 	andi	r23,r22,255
80214bf4:	10006c26 	beq	r2,zero,80214da8 <__divdf3+0x24c>
80214bf8:	00c1ffc4 	movi	r3,2047
80214bfc:	10c06426 	beq	r2,r3,80214d90 <__divdf3+0x234>
80214c00:	88c00434 	orhi	r3,r17,16
80214c04:	180690fa 	slli	r3,r3,3
80214c08:	3022d77a 	srli	r17,r6,29
80214c0c:	301090fa 	slli	r8,r6,3
80214c10:	10bf0044 	addi	r2,r2,-1023
80214c14:	88e2b03a 	or	r17,r17,r3
80214c18:	000f883a 	mov	r7,zero
80214c1c:	a58cf03a 	xor	r6,r20,r22
80214c20:	3cc8b03a 	or	r4,r7,r19
80214c24:	a8abc83a 	sub	r21,r21,r2
80214c28:	008003c4 	movi	r2,15
80214c2c:	3007883a 	mov	r3,r6
80214c30:	34c03fcc 	andi	r19,r6,255
80214c34:	11009036 	bltu	r2,r4,80214e78 <__divdf3+0x31c>
80214c38:	200890ba 	slli	r4,r4,2
80214c3c:	00a00874 	movhi	r2,32801
80214c40:	10931404 	addi	r2,r2,19536
80214c44:	2089883a 	add	r4,r4,r2
80214c48:	20800017 	ldw	r2,0(r4)
80214c4c:	1000683a 	jmp	r2
80214c50:	80214e78 	rdprs	zero,r16,-31431
80214c54:	80214cc8 	cmpgei	zero,r16,-31437
80214c58:	80214e68 	cmpgeui	zero,r16,34105
80214c5c:	80214cbc 	xorhi	zero,r16,34098
80214c60:	80214e68 	cmpgeui	zero,r16,34105
80214c64:	80214e3c 	xorhi	zero,r16,34104
80214c68:	80214e68 	cmpgeui	zero,r16,34105
80214c6c:	80214cbc 	xorhi	zero,r16,34098
80214c70:	80214cc8 	cmpgei	zero,r16,-31437
80214c74:	80214cc8 	cmpgei	zero,r16,-31437
80214c78:	80214e3c 	xorhi	zero,r16,34104
80214c7c:	80214cbc 	xorhi	zero,r16,34098
80214c80:	80214cac 	andhi	zero,r16,34098
80214c84:	80214cac 	andhi	zero,r16,34098
80214c88:	80214cac 	andhi	zero,r16,34098
80214c8c:	8021515c 	xori	zero,r16,34117
80214c90:	2404b03a 	or	r2,r4,r16
80214c94:	1000661e 	bne	r2,zero,80214e30 <__divdf3+0x2d4>
80214c98:	04c00204 	movi	r19,8
80214c9c:	0021883a 	mov	r16,zero
80214ca0:	0025883a 	mov	r18,zero
80214ca4:	02400084 	movi	r9,2
80214ca8:	003fca06 	br	80214bd4 <__reset+0xfa1f4bd4>
80214cac:	8023883a 	mov	r17,r16
80214cb0:	9011883a 	mov	r8,r18
80214cb4:	e02f883a 	mov	r23,fp
80214cb8:	480f883a 	mov	r7,r9
80214cbc:	00800084 	movi	r2,2
80214cc0:	3881311e 	bne	r7,r2,80215188 <__divdf3+0x62c>
80214cc4:	b827883a 	mov	r19,r23
80214cc8:	98c0004c 	andi	r3,r19,1
80214ccc:	0081ffc4 	movi	r2,2047
80214cd0:	000b883a 	mov	r5,zero
80214cd4:	0025883a 	mov	r18,zero
80214cd8:	1004953a 	slli	r2,r2,20
80214cdc:	18c03fcc 	andi	r3,r3,255
80214ce0:	04400434 	movhi	r17,16
80214ce4:	8c7fffc4 	addi	r17,r17,-1
80214ce8:	180697fa 	slli	r3,r3,31
80214cec:	2c4a703a 	and	r5,r5,r17
80214cf0:	288ab03a 	or	r5,r5,r2
80214cf4:	28c6b03a 	or	r3,r5,r3
80214cf8:	9005883a 	mov	r2,r18
80214cfc:	dfc00d17 	ldw	ra,52(sp)
80214d00:	df000c17 	ldw	fp,48(sp)
80214d04:	ddc00b17 	ldw	r23,44(sp)
80214d08:	dd800a17 	ldw	r22,40(sp)
80214d0c:	dd400917 	ldw	r21,36(sp)
80214d10:	dd000817 	ldw	r20,32(sp)
80214d14:	dcc00717 	ldw	r19,28(sp)
80214d18:	dc800617 	ldw	r18,24(sp)
80214d1c:	dc400517 	ldw	r17,20(sp)
80214d20:	dc000417 	ldw	r16,16(sp)
80214d24:	dec00e04 	addi	sp,sp,56
80214d28:	f800283a 	ret
80214d2c:	2404b03a 	or	r2,r4,r16
80214d30:	2027883a 	mov	r19,r4
80214d34:	10003926 	beq	r2,zero,80214e1c <__divdf3+0x2c0>
80214d38:	80012e26 	beq	r16,zero,802151f4 <__divdf3+0x698>
80214d3c:	8009883a 	mov	r4,r16
80214d40:	d9800315 	stw	r6,12(sp)
80214d44:	d9c00215 	stw	r7,8(sp)
80214d48:	02067ec0 	call	802067ec <__clzsi2>
80214d4c:	d9800317 	ldw	r6,12(sp)
80214d50:	d9c00217 	ldw	r7,8(sp)
80214d54:	113ffd44 	addi	r4,r2,-11
80214d58:	00c00704 	movi	r3,28
80214d5c:	19012116 	blt	r3,r4,802151e4 <__divdf3+0x688>
80214d60:	00c00744 	movi	r3,29
80214d64:	147ffe04 	addi	r17,r2,-8
80214d68:	1907c83a 	sub	r3,r3,r4
80214d6c:	8460983a 	sll	r16,r16,r17
80214d70:	98c6d83a 	srl	r3,r19,r3
80214d74:	9c64983a 	sll	r18,r19,r17
80214d78:	1c20b03a 	or	r16,r3,r16
80214d7c:	1080fcc4 	addi	r2,r2,1011
80214d80:	00abc83a 	sub	r21,zero,r2
80214d84:	0027883a 	mov	r19,zero
80214d88:	0013883a 	mov	r9,zero
80214d8c:	003f9106 	br	80214bd4 <__reset+0xfa1f4bd4>
80214d90:	3446b03a 	or	r3,r6,r17
80214d94:	18001f1e 	bne	r3,zero,80214e14 <__divdf3+0x2b8>
80214d98:	0023883a 	mov	r17,zero
80214d9c:	0011883a 	mov	r8,zero
80214da0:	01c00084 	movi	r7,2
80214da4:	003f9d06 	br	80214c1c <__reset+0xfa1f4c1c>
80214da8:	3446b03a 	or	r3,r6,r17
80214dac:	18001526 	beq	r3,zero,80214e04 <__divdf3+0x2a8>
80214db0:	88011b26 	beq	r17,zero,80215220 <__divdf3+0x6c4>
80214db4:	8809883a 	mov	r4,r17
80214db8:	d9800315 	stw	r6,12(sp)
80214dbc:	da400115 	stw	r9,4(sp)
80214dc0:	02067ec0 	call	802067ec <__clzsi2>
80214dc4:	d9800317 	ldw	r6,12(sp)
80214dc8:	da400117 	ldw	r9,4(sp)
80214dcc:	113ffd44 	addi	r4,r2,-11
80214dd0:	00c00704 	movi	r3,28
80214dd4:	19010e16 	blt	r3,r4,80215210 <__divdf3+0x6b4>
80214dd8:	00c00744 	movi	r3,29
80214ddc:	123ffe04 	addi	r8,r2,-8
80214de0:	1907c83a 	sub	r3,r3,r4
80214de4:	8a22983a 	sll	r17,r17,r8
80214de8:	30c6d83a 	srl	r3,r6,r3
80214dec:	3210983a 	sll	r8,r6,r8
80214df0:	1c62b03a 	or	r17,r3,r17
80214df4:	1080fcc4 	addi	r2,r2,1011
80214df8:	0085c83a 	sub	r2,zero,r2
80214dfc:	000f883a 	mov	r7,zero
80214e00:	003f8606 	br	80214c1c <__reset+0xfa1f4c1c>
80214e04:	0023883a 	mov	r17,zero
80214e08:	0011883a 	mov	r8,zero
80214e0c:	01c00044 	movi	r7,1
80214e10:	003f8206 	br	80214c1c <__reset+0xfa1f4c1c>
80214e14:	01c000c4 	movi	r7,3
80214e18:	003f8006 	br	80214c1c <__reset+0xfa1f4c1c>
80214e1c:	04c00104 	movi	r19,4
80214e20:	0021883a 	mov	r16,zero
80214e24:	0025883a 	mov	r18,zero
80214e28:	02400044 	movi	r9,1
80214e2c:	003f6906 	br	80214bd4 <__reset+0xfa1f4bd4>
80214e30:	04c00304 	movi	r19,12
80214e34:	024000c4 	movi	r9,3
80214e38:	003f6606 	br	80214bd4 <__reset+0xfa1f4bd4>
80214e3c:	01400434 	movhi	r5,16
80214e40:	0007883a 	mov	r3,zero
80214e44:	297fffc4 	addi	r5,r5,-1
80214e48:	04bfffc4 	movi	r18,-1
80214e4c:	0081ffc4 	movi	r2,2047
80214e50:	003fa106 	br	80214cd8 <__reset+0xfa1f4cd8>
80214e54:	00c00044 	movi	r3,1
80214e58:	1887c83a 	sub	r3,r3,r2
80214e5c:	01000e04 	movi	r4,56
80214e60:	20c1210e 	bge	r4,r3,802152e8 <__divdf3+0x78c>
80214e64:	98c0004c 	andi	r3,r19,1
80214e68:	0005883a 	mov	r2,zero
80214e6c:	000b883a 	mov	r5,zero
80214e70:	0025883a 	mov	r18,zero
80214e74:	003f9806 	br	80214cd8 <__reset+0xfa1f4cd8>
80214e78:	8c00fd36 	bltu	r17,r16,80215270 <__divdf3+0x714>
80214e7c:	8440fb26 	beq	r16,r17,8021526c <__divdf3+0x710>
80214e80:	8007883a 	mov	r3,r16
80214e84:	ad7fffc4 	addi	r21,r21,-1
80214e88:	0021883a 	mov	r16,zero
80214e8c:	4004d63a 	srli	r2,r8,24
80214e90:	8822923a 	slli	r17,r17,8
80214e94:	1809883a 	mov	r4,r3
80214e98:	402c923a 	slli	r22,r8,8
80214e9c:	88b8b03a 	or	fp,r17,r2
80214ea0:	e028d43a 	srli	r20,fp,16
80214ea4:	d8c00015 	stw	r3,0(sp)
80214ea8:	e5ffffcc 	andi	r23,fp,65535
80214eac:	a00b883a 	mov	r5,r20
80214eb0:	02141f40 	call	802141f4 <__udivsi3>
80214eb4:	d8c00017 	ldw	r3,0(sp)
80214eb8:	a00b883a 	mov	r5,r20
80214ebc:	d8800315 	stw	r2,12(sp)
80214ec0:	1809883a 	mov	r4,r3
80214ec4:	02142580 	call	80214258 <__umodsi3>
80214ec8:	d9800317 	ldw	r6,12(sp)
80214ecc:	1006943a 	slli	r3,r2,16
80214ed0:	9004d43a 	srli	r2,r18,16
80214ed4:	b9a3383a 	mul	r17,r23,r6
80214ed8:	10c4b03a 	or	r2,r2,r3
80214edc:	1440062e 	bgeu	r2,r17,80214ef8 <__divdf3+0x39c>
80214ee0:	1705883a 	add	r2,r2,fp
80214ee4:	30ffffc4 	addi	r3,r6,-1
80214ee8:	1700ee36 	bltu	r2,fp,802152a4 <__divdf3+0x748>
80214eec:	1440ed2e 	bgeu	r2,r17,802152a4 <__divdf3+0x748>
80214ef0:	31bfff84 	addi	r6,r6,-2
80214ef4:	1705883a 	add	r2,r2,fp
80214ef8:	1463c83a 	sub	r17,r2,r17
80214efc:	a00b883a 	mov	r5,r20
80214f00:	8809883a 	mov	r4,r17
80214f04:	d9800315 	stw	r6,12(sp)
80214f08:	02141f40 	call	802141f4 <__udivsi3>
80214f0c:	a00b883a 	mov	r5,r20
80214f10:	8809883a 	mov	r4,r17
80214f14:	d8800215 	stw	r2,8(sp)
80214f18:	02142580 	call	80214258 <__umodsi3>
80214f1c:	d9c00217 	ldw	r7,8(sp)
80214f20:	1004943a 	slli	r2,r2,16
80214f24:	94bfffcc 	andi	r18,r18,65535
80214f28:	b9d1383a 	mul	r8,r23,r7
80214f2c:	90a4b03a 	or	r18,r18,r2
80214f30:	d9800317 	ldw	r6,12(sp)
80214f34:	9200062e 	bgeu	r18,r8,80214f50 <__divdf3+0x3f4>
80214f38:	9725883a 	add	r18,r18,fp
80214f3c:	38bfffc4 	addi	r2,r7,-1
80214f40:	9700d636 	bltu	r18,fp,8021529c <__divdf3+0x740>
80214f44:	9200d52e 	bgeu	r18,r8,8021529c <__divdf3+0x740>
80214f48:	39ffff84 	addi	r7,r7,-2
80214f4c:	9725883a 	add	r18,r18,fp
80214f50:	3004943a 	slli	r2,r6,16
80214f54:	b012d43a 	srli	r9,r22,16
80214f58:	b1bfffcc 	andi	r6,r22,65535
80214f5c:	11e2b03a 	or	r17,r2,r7
80214f60:	8806d43a 	srli	r3,r17,16
80214f64:	893fffcc 	andi	r4,r17,65535
80214f68:	218b383a 	mul	r5,r4,r6
80214f6c:	30c5383a 	mul	r2,r6,r3
80214f70:	2249383a 	mul	r4,r4,r9
80214f74:	280ed43a 	srli	r7,r5,16
80214f78:	9225c83a 	sub	r18,r18,r8
80214f7c:	2089883a 	add	r4,r4,r2
80214f80:	3909883a 	add	r4,r7,r4
80214f84:	1a47383a 	mul	r3,r3,r9
80214f88:	2080022e 	bgeu	r4,r2,80214f94 <__divdf3+0x438>
80214f8c:	00800074 	movhi	r2,1
80214f90:	1887883a 	add	r3,r3,r2
80214f94:	2004d43a 	srli	r2,r4,16
80214f98:	2008943a 	slli	r4,r4,16
80214f9c:	297fffcc 	andi	r5,r5,65535
80214fa0:	10c7883a 	add	r3,r2,r3
80214fa4:	2149883a 	add	r4,r4,r5
80214fa8:	90c0a536 	bltu	r18,r3,80215240 <__divdf3+0x6e4>
80214fac:	90c0bf26 	beq	r18,r3,802152ac <__divdf3+0x750>
80214fb0:	90c7c83a 	sub	r3,r18,r3
80214fb4:	810fc83a 	sub	r7,r16,r4
80214fb8:	81e5803a 	cmpltu	r18,r16,r7
80214fbc:	1ca5c83a 	sub	r18,r3,r18
80214fc0:	e480c126 	beq	fp,r18,802152c8 <__divdf3+0x76c>
80214fc4:	a00b883a 	mov	r5,r20
80214fc8:	9009883a 	mov	r4,r18
80214fcc:	d9800315 	stw	r6,12(sp)
80214fd0:	d9c00215 	stw	r7,8(sp)
80214fd4:	da400115 	stw	r9,4(sp)
80214fd8:	02141f40 	call	802141f4 <__udivsi3>
80214fdc:	a00b883a 	mov	r5,r20
80214fe0:	9009883a 	mov	r4,r18
80214fe4:	d8800015 	stw	r2,0(sp)
80214fe8:	02142580 	call	80214258 <__umodsi3>
80214fec:	d9c00217 	ldw	r7,8(sp)
80214ff0:	da000017 	ldw	r8,0(sp)
80214ff4:	1006943a 	slli	r3,r2,16
80214ff8:	3804d43a 	srli	r2,r7,16
80214ffc:	ba21383a 	mul	r16,r23,r8
80215000:	d9800317 	ldw	r6,12(sp)
80215004:	10c4b03a 	or	r2,r2,r3
80215008:	da400117 	ldw	r9,4(sp)
8021500c:	1400062e 	bgeu	r2,r16,80215028 <__divdf3+0x4cc>
80215010:	1705883a 	add	r2,r2,fp
80215014:	40ffffc4 	addi	r3,r8,-1
80215018:	1700ad36 	bltu	r2,fp,802152d0 <__divdf3+0x774>
8021501c:	1400ac2e 	bgeu	r2,r16,802152d0 <__divdf3+0x774>
80215020:	423fff84 	addi	r8,r8,-2
80215024:	1705883a 	add	r2,r2,fp
80215028:	1421c83a 	sub	r16,r2,r16
8021502c:	a00b883a 	mov	r5,r20
80215030:	8009883a 	mov	r4,r16
80215034:	d9800315 	stw	r6,12(sp)
80215038:	d9c00215 	stw	r7,8(sp)
8021503c:	da000015 	stw	r8,0(sp)
80215040:	da400115 	stw	r9,4(sp)
80215044:	02141f40 	call	802141f4 <__udivsi3>
80215048:	8009883a 	mov	r4,r16
8021504c:	a00b883a 	mov	r5,r20
80215050:	1025883a 	mov	r18,r2
80215054:	02142580 	call	80214258 <__umodsi3>
80215058:	d9c00217 	ldw	r7,8(sp)
8021505c:	1004943a 	slli	r2,r2,16
80215060:	bcaf383a 	mul	r23,r23,r18
80215064:	393fffcc 	andi	r4,r7,65535
80215068:	2088b03a 	or	r4,r4,r2
8021506c:	d9800317 	ldw	r6,12(sp)
80215070:	da000017 	ldw	r8,0(sp)
80215074:	da400117 	ldw	r9,4(sp)
80215078:	25c0062e 	bgeu	r4,r23,80215094 <__divdf3+0x538>
8021507c:	2709883a 	add	r4,r4,fp
80215080:	90bfffc4 	addi	r2,r18,-1
80215084:	27009436 	bltu	r4,fp,802152d8 <__divdf3+0x77c>
80215088:	25c0932e 	bgeu	r4,r23,802152d8 <__divdf3+0x77c>
8021508c:	94bfff84 	addi	r18,r18,-2
80215090:	2709883a 	add	r4,r4,fp
80215094:	4004943a 	slli	r2,r8,16
80215098:	25efc83a 	sub	r23,r4,r23
8021509c:	1490b03a 	or	r8,r2,r18
802150a0:	4008d43a 	srli	r4,r8,16
802150a4:	40ffffcc 	andi	r3,r8,65535
802150a8:	30c5383a 	mul	r2,r6,r3
802150ac:	1a47383a 	mul	r3,r3,r9
802150b0:	310d383a 	mul	r6,r6,r4
802150b4:	100ad43a 	srli	r5,r2,16
802150b8:	4913383a 	mul	r9,r9,r4
802150bc:	1987883a 	add	r3,r3,r6
802150c0:	28c7883a 	add	r3,r5,r3
802150c4:	1980022e 	bgeu	r3,r6,802150d0 <__divdf3+0x574>
802150c8:	01000074 	movhi	r4,1
802150cc:	4913883a 	add	r9,r9,r4
802150d0:	1808d43a 	srli	r4,r3,16
802150d4:	1806943a 	slli	r3,r3,16
802150d8:	10bfffcc 	andi	r2,r2,65535
802150dc:	2253883a 	add	r9,r4,r9
802150e0:	1887883a 	add	r3,r3,r2
802150e4:	ba403836 	bltu	r23,r9,802151c8 <__divdf3+0x66c>
802150e8:	ba403626 	beq	r23,r9,802151c4 <__divdf3+0x668>
802150ec:	42000054 	ori	r8,r8,1
802150f0:	a880ffc4 	addi	r2,r21,1023
802150f4:	00bf570e 	bge	zero,r2,80214e54 <__reset+0xfa1f4e54>
802150f8:	40c001cc 	andi	r3,r8,7
802150fc:	18000726 	beq	r3,zero,8021511c <__divdf3+0x5c0>
80215100:	40c003cc 	andi	r3,r8,15
80215104:	01000104 	movi	r4,4
80215108:	19000426 	beq	r3,r4,8021511c <__divdf3+0x5c0>
8021510c:	4107883a 	add	r3,r8,r4
80215110:	1a11803a 	cmpltu	r8,r3,r8
80215114:	8a23883a 	add	r17,r17,r8
80215118:	1811883a 	mov	r8,r3
8021511c:	88c0402c 	andhi	r3,r17,256
80215120:	18000426 	beq	r3,zero,80215134 <__divdf3+0x5d8>
80215124:	00ffc034 	movhi	r3,65280
80215128:	18ffffc4 	addi	r3,r3,-1
8021512c:	a8810004 	addi	r2,r21,1024
80215130:	88e2703a 	and	r17,r17,r3
80215134:	00c1ff84 	movi	r3,2046
80215138:	18bee316 	blt	r3,r2,80214cc8 <__reset+0xfa1f4cc8>
8021513c:	8824977a 	slli	r18,r17,29
80215140:	4010d0fa 	srli	r8,r8,3
80215144:	8822927a 	slli	r17,r17,9
80215148:	1081ffcc 	andi	r2,r2,2047
8021514c:	9224b03a 	or	r18,r18,r8
80215150:	880ad33a 	srli	r5,r17,12
80215154:	98c0004c 	andi	r3,r19,1
80215158:	003edf06 	br	80214cd8 <__reset+0xfa1f4cd8>
8021515c:	8080022c 	andhi	r2,r16,8
80215160:	10001226 	beq	r2,zero,802151ac <__divdf3+0x650>
80215164:	8880022c 	andhi	r2,r17,8
80215168:	1000101e 	bne	r2,zero,802151ac <__divdf3+0x650>
8021516c:	00800434 	movhi	r2,16
80215170:	89400234 	orhi	r5,r17,8
80215174:	10bfffc4 	addi	r2,r2,-1
80215178:	b007883a 	mov	r3,r22
8021517c:	288a703a 	and	r5,r5,r2
80215180:	4025883a 	mov	r18,r8
80215184:	003f3106 	br	80214e4c <__reset+0xfa1f4e4c>
80215188:	008000c4 	movi	r2,3
8021518c:	3880a626 	beq	r7,r2,80215428 <__divdf3+0x8cc>
80215190:	00800044 	movi	r2,1
80215194:	3880521e 	bne	r7,r2,802152e0 <__divdf3+0x784>
80215198:	b807883a 	mov	r3,r23
8021519c:	0005883a 	mov	r2,zero
802151a0:	000b883a 	mov	r5,zero
802151a4:	0025883a 	mov	r18,zero
802151a8:	003ecb06 	br	80214cd8 <__reset+0xfa1f4cd8>
802151ac:	00800434 	movhi	r2,16
802151b0:	81400234 	orhi	r5,r16,8
802151b4:	10bfffc4 	addi	r2,r2,-1
802151b8:	a007883a 	mov	r3,r20
802151bc:	288a703a 	and	r5,r5,r2
802151c0:	003f2206 	br	80214e4c <__reset+0xfa1f4e4c>
802151c4:	183fca26 	beq	r3,zero,802150f0 <__reset+0xfa1f50f0>
802151c8:	e5ef883a 	add	r23,fp,r23
802151cc:	40bfffc4 	addi	r2,r8,-1
802151d0:	bf00392e 	bgeu	r23,fp,802152b8 <__divdf3+0x75c>
802151d4:	1011883a 	mov	r8,r2
802151d8:	ba7fc41e 	bne	r23,r9,802150ec <__reset+0xfa1f50ec>
802151dc:	b0ffc31e 	bne	r22,r3,802150ec <__reset+0xfa1f50ec>
802151e0:	003fc306 	br	802150f0 <__reset+0xfa1f50f0>
802151e4:	143ff604 	addi	r16,r2,-40
802151e8:	9c20983a 	sll	r16,r19,r16
802151ec:	0025883a 	mov	r18,zero
802151f0:	003ee206 	br	80214d7c <__reset+0xfa1f4d7c>
802151f4:	d9800315 	stw	r6,12(sp)
802151f8:	d9c00215 	stw	r7,8(sp)
802151fc:	02067ec0 	call	802067ec <__clzsi2>
80215200:	10800804 	addi	r2,r2,32
80215204:	d9c00217 	ldw	r7,8(sp)
80215208:	d9800317 	ldw	r6,12(sp)
8021520c:	003ed106 	br	80214d54 <__reset+0xfa1f4d54>
80215210:	147ff604 	addi	r17,r2,-40
80215214:	3462983a 	sll	r17,r6,r17
80215218:	0011883a 	mov	r8,zero
8021521c:	003ef506 	br	80214df4 <__reset+0xfa1f4df4>
80215220:	3009883a 	mov	r4,r6
80215224:	d9800315 	stw	r6,12(sp)
80215228:	da400115 	stw	r9,4(sp)
8021522c:	02067ec0 	call	802067ec <__clzsi2>
80215230:	10800804 	addi	r2,r2,32
80215234:	da400117 	ldw	r9,4(sp)
80215238:	d9800317 	ldw	r6,12(sp)
8021523c:	003ee306 	br	80214dcc <__reset+0xfa1f4dcc>
80215240:	85a1883a 	add	r16,r16,r22
80215244:	8585803a 	cmpltu	r2,r16,r22
80215248:	1705883a 	add	r2,r2,fp
8021524c:	14a5883a 	add	r18,r2,r18
80215250:	88bfffc4 	addi	r2,r17,-1
80215254:	e4800c2e 	bgeu	fp,r18,80215288 <__divdf3+0x72c>
80215258:	90c03e36 	bltu	r18,r3,80215354 <__divdf3+0x7f8>
8021525c:	1c806926 	beq	r3,r18,80215404 <__divdf3+0x8a8>
80215260:	90c7c83a 	sub	r3,r18,r3
80215264:	1023883a 	mov	r17,r2
80215268:	003f5206 	br	80214fb4 <__reset+0xfa1f4fb4>
8021526c:	923f0436 	bltu	r18,r8,80214e80 <__reset+0xfa1f4e80>
80215270:	800897fa 	slli	r4,r16,31
80215274:	9004d07a 	srli	r2,r18,1
80215278:	8006d07a 	srli	r3,r16,1
8021527c:	902097fa 	slli	r16,r18,31
80215280:	20a4b03a 	or	r18,r4,r2
80215284:	003f0106 	br	80214e8c <__reset+0xfa1f4e8c>
80215288:	e4bff51e 	bne	fp,r18,80215260 <__reset+0xfa1f5260>
8021528c:	85bff22e 	bgeu	r16,r22,80215258 <__reset+0xfa1f5258>
80215290:	e0c7c83a 	sub	r3,fp,r3
80215294:	1023883a 	mov	r17,r2
80215298:	003f4606 	br	80214fb4 <__reset+0xfa1f4fb4>
8021529c:	100f883a 	mov	r7,r2
802152a0:	003f2b06 	br	80214f50 <__reset+0xfa1f4f50>
802152a4:	180d883a 	mov	r6,r3
802152a8:	003f1306 	br	80214ef8 <__reset+0xfa1f4ef8>
802152ac:	813fe436 	bltu	r16,r4,80215240 <__reset+0xfa1f5240>
802152b0:	0007883a 	mov	r3,zero
802152b4:	003f3f06 	br	80214fb4 <__reset+0xfa1f4fb4>
802152b8:	ba402c36 	bltu	r23,r9,8021536c <__divdf3+0x810>
802152bc:	4dc05426 	beq	r9,r23,80215410 <__divdf3+0x8b4>
802152c0:	1011883a 	mov	r8,r2
802152c4:	003f8906 	br	802150ec <__reset+0xfa1f50ec>
802152c8:	023fffc4 	movi	r8,-1
802152cc:	003f8806 	br	802150f0 <__reset+0xfa1f50f0>
802152d0:	1811883a 	mov	r8,r3
802152d4:	003f5406 	br	80215028 <__reset+0xfa1f5028>
802152d8:	1025883a 	mov	r18,r2
802152dc:	003f6d06 	br	80215094 <__reset+0xfa1f5094>
802152e0:	b827883a 	mov	r19,r23
802152e4:	003f8206 	br	802150f0 <__reset+0xfa1f50f0>
802152e8:	010007c4 	movi	r4,31
802152ec:	20c02616 	blt	r4,r3,80215388 <__divdf3+0x82c>
802152f0:	00800804 	movi	r2,32
802152f4:	10c5c83a 	sub	r2,r2,r3
802152f8:	888a983a 	sll	r5,r17,r2
802152fc:	40c8d83a 	srl	r4,r8,r3
80215300:	4084983a 	sll	r2,r8,r2
80215304:	88e2d83a 	srl	r17,r17,r3
80215308:	2906b03a 	or	r3,r5,r4
8021530c:	1004c03a 	cmpne	r2,r2,zero
80215310:	1886b03a 	or	r3,r3,r2
80215314:	188001cc 	andi	r2,r3,7
80215318:	10000726 	beq	r2,zero,80215338 <__divdf3+0x7dc>
8021531c:	188003cc 	andi	r2,r3,15
80215320:	01000104 	movi	r4,4
80215324:	11000426 	beq	r2,r4,80215338 <__divdf3+0x7dc>
80215328:	1805883a 	mov	r2,r3
8021532c:	10c00104 	addi	r3,r2,4
80215330:	1885803a 	cmpltu	r2,r3,r2
80215334:	88a3883a 	add	r17,r17,r2
80215338:	8880202c 	andhi	r2,r17,128
8021533c:	10002726 	beq	r2,zero,802153dc <__divdf3+0x880>
80215340:	98c0004c 	andi	r3,r19,1
80215344:	00800044 	movi	r2,1
80215348:	000b883a 	mov	r5,zero
8021534c:	0025883a 	mov	r18,zero
80215350:	003e6106 	br	80214cd8 <__reset+0xfa1f4cd8>
80215354:	85a1883a 	add	r16,r16,r22
80215358:	8585803a 	cmpltu	r2,r16,r22
8021535c:	1705883a 	add	r2,r2,fp
80215360:	14a5883a 	add	r18,r2,r18
80215364:	8c7fff84 	addi	r17,r17,-2
80215368:	003f1106 	br	80214fb0 <__reset+0xfa1f4fb0>
8021536c:	b589883a 	add	r4,r22,r22
80215370:	25ad803a 	cmpltu	r22,r4,r22
80215374:	b739883a 	add	fp,r22,fp
80215378:	40bfff84 	addi	r2,r8,-2
8021537c:	bf2f883a 	add	r23,r23,fp
80215380:	202d883a 	mov	r22,r4
80215384:	003f9306 	br	802151d4 <__reset+0xfa1f51d4>
80215388:	013ff844 	movi	r4,-31
8021538c:	2085c83a 	sub	r2,r4,r2
80215390:	8888d83a 	srl	r4,r17,r2
80215394:	00800804 	movi	r2,32
80215398:	18802126 	beq	r3,r2,80215420 <__divdf3+0x8c4>
8021539c:	00801004 	movi	r2,64
802153a0:	10c5c83a 	sub	r2,r2,r3
802153a4:	8884983a 	sll	r2,r17,r2
802153a8:	1204b03a 	or	r2,r2,r8
802153ac:	1004c03a 	cmpne	r2,r2,zero
802153b0:	2084b03a 	or	r2,r4,r2
802153b4:	144001cc 	andi	r17,r2,7
802153b8:	88000d1e 	bne	r17,zero,802153f0 <__divdf3+0x894>
802153bc:	000b883a 	mov	r5,zero
802153c0:	1024d0fa 	srli	r18,r2,3
802153c4:	98c0004c 	andi	r3,r19,1
802153c8:	0005883a 	mov	r2,zero
802153cc:	9464b03a 	or	r18,r18,r17
802153d0:	003e4106 	br	80214cd8 <__reset+0xfa1f4cd8>
802153d4:	1007883a 	mov	r3,r2
802153d8:	0023883a 	mov	r17,zero
802153dc:	880a927a 	slli	r5,r17,9
802153e0:	1805883a 	mov	r2,r3
802153e4:	8822977a 	slli	r17,r17,29
802153e8:	280ad33a 	srli	r5,r5,12
802153ec:	003ff406 	br	802153c0 <__reset+0xfa1f53c0>
802153f0:	10c003cc 	andi	r3,r2,15
802153f4:	01000104 	movi	r4,4
802153f8:	193ff626 	beq	r3,r4,802153d4 <__reset+0xfa1f53d4>
802153fc:	0023883a 	mov	r17,zero
80215400:	003fca06 	br	8021532c <__reset+0xfa1f532c>
80215404:	813fd336 	bltu	r16,r4,80215354 <__reset+0xfa1f5354>
80215408:	1023883a 	mov	r17,r2
8021540c:	003fa806 	br	802152b0 <__reset+0xfa1f52b0>
80215410:	b0ffd636 	bltu	r22,r3,8021536c <__reset+0xfa1f536c>
80215414:	1011883a 	mov	r8,r2
80215418:	b0ff341e 	bne	r22,r3,802150ec <__reset+0xfa1f50ec>
8021541c:	003f3406 	br	802150f0 <__reset+0xfa1f50f0>
80215420:	0005883a 	mov	r2,zero
80215424:	003fe006 	br	802153a8 <__reset+0xfa1f53a8>
80215428:	00800434 	movhi	r2,16
8021542c:	89400234 	orhi	r5,r17,8
80215430:	10bfffc4 	addi	r2,r2,-1
80215434:	b807883a 	mov	r3,r23
80215438:	288a703a 	and	r5,r5,r2
8021543c:	4025883a 	mov	r18,r8
80215440:	003e8206 	br	80214e4c <__reset+0xfa1f4e4c>

80215444 <__eqdf2>:
80215444:	2804d53a 	srli	r2,r5,20
80215448:	3806d53a 	srli	r3,r7,20
8021544c:	02000434 	movhi	r8,16
80215450:	423fffc4 	addi	r8,r8,-1
80215454:	1081ffcc 	andi	r2,r2,2047
80215458:	0281ffc4 	movi	r10,2047
8021545c:	2a12703a 	and	r9,r5,r8
80215460:	18c1ffcc 	andi	r3,r3,2047
80215464:	3a10703a 	and	r8,r7,r8
80215468:	280ad7fa 	srli	r5,r5,31
8021546c:	380ed7fa 	srli	r7,r7,31
80215470:	12801026 	beq	r2,r10,802154b4 <__eqdf2+0x70>
80215474:	0281ffc4 	movi	r10,2047
80215478:	1a800a26 	beq	r3,r10,802154a4 <__eqdf2+0x60>
8021547c:	10c00226 	beq	r2,r3,80215488 <__eqdf2+0x44>
80215480:	00800044 	movi	r2,1
80215484:	f800283a 	ret
80215488:	4a3ffd1e 	bne	r9,r8,80215480 <__reset+0xfa1f5480>
8021548c:	21bffc1e 	bne	r4,r6,80215480 <__reset+0xfa1f5480>
80215490:	29c00c26 	beq	r5,r7,802154c4 <__eqdf2+0x80>
80215494:	103ffa1e 	bne	r2,zero,80215480 <__reset+0xfa1f5480>
80215498:	2244b03a 	or	r2,r4,r9
8021549c:	1004c03a 	cmpne	r2,r2,zero
802154a0:	f800283a 	ret
802154a4:	3214b03a 	or	r10,r6,r8
802154a8:	503ff426 	beq	r10,zero,8021547c <__reset+0xfa1f547c>
802154ac:	00800044 	movi	r2,1
802154b0:	f800283a 	ret
802154b4:	2254b03a 	or	r10,r4,r9
802154b8:	503fee26 	beq	r10,zero,80215474 <__reset+0xfa1f5474>
802154bc:	00800044 	movi	r2,1
802154c0:	f800283a 	ret
802154c4:	0005883a 	mov	r2,zero
802154c8:	f800283a 	ret

802154cc <__gedf2>:
802154cc:	2804d53a 	srli	r2,r5,20
802154d0:	3806d53a 	srli	r3,r7,20
802154d4:	02000434 	movhi	r8,16
802154d8:	423fffc4 	addi	r8,r8,-1
802154dc:	1081ffcc 	andi	r2,r2,2047
802154e0:	0241ffc4 	movi	r9,2047
802154e4:	2a14703a 	and	r10,r5,r8
802154e8:	18c1ffcc 	andi	r3,r3,2047
802154ec:	3a10703a 	and	r8,r7,r8
802154f0:	280ad7fa 	srli	r5,r5,31
802154f4:	380ed7fa 	srli	r7,r7,31
802154f8:	12401d26 	beq	r2,r9,80215570 <__gedf2+0xa4>
802154fc:	0241ffc4 	movi	r9,2047
80215500:	1a401226 	beq	r3,r9,8021554c <__gedf2+0x80>
80215504:	1000081e 	bne	r2,zero,80215528 <__gedf2+0x5c>
80215508:	2296b03a 	or	r11,r4,r10
8021550c:	5813003a 	cmpeq	r9,r11,zero
80215510:	1800091e 	bne	r3,zero,80215538 <__gedf2+0x6c>
80215514:	3218b03a 	or	r12,r6,r8
80215518:	6000071e 	bne	r12,zero,80215538 <__gedf2+0x6c>
8021551c:	0005883a 	mov	r2,zero
80215520:	5800101e 	bne	r11,zero,80215564 <__gedf2+0x98>
80215524:	f800283a 	ret
80215528:	18000c1e 	bne	r3,zero,8021555c <__gedf2+0x90>
8021552c:	3212b03a 	or	r9,r6,r8
80215530:	48000c26 	beq	r9,zero,80215564 <__gedf2+0x98>
80215534:	0013883a 	mov	r9,zero
80215538:	39c03fcc 	andi	r7,r7,255
8021553c:	48000826 	beq	r9,zero,80215560 <__gedf2+0x94>
80215540:	38000926 	beq	r7,zero,80215568 <__gedf2+0x9c>
80215544:	00800044 	movi	r2,1
80215548:	f800283a 	ret
8021554c:	3212b03a 	or	r9,r6,r8
80215550:	483fec26 	beq	r9,zero,80215504 <__reset+0xfa1f5504>
80215554:	00bfff84 	movi	r2,-2
80215558:	f800283a 	ret
8021555c:	39c03fcc 	andi	r7,r7,255
80215560:	29c00626 	beq	r5,r7,8021557c <__gedf2+0xb0>
80215564:	283ff726 	beq	r5,zero,80215544 <__reset+0xfa1f5544>
80215568:	00bfffc4 	movi	r2,-1
8021556c:	f800283a 	ret
80215570:	2292b03a 	or	r9,r4,r10
80215574:	483fe126 	beq	r9,zero,802154fc <__reset+0xfa1f54fc>
80215578:	003ff606 	br	80215554 <__reset+0xfa1f5554>
8021557c:	18bff916 	blt	r3,r2,80215564 <__reset+0xfa1f5564>
80215580:	10c00316 	blt	r2,r3,80215590 <__gedf2+0xc4>
80215584:	42bff736 	bltu	r8,r10,80215564 <__reset+0xfa1f5564>
80215588:	52000326 	beq	r10,r8,80215598 <__gedf2+0xcc>
8021558c:	5200042e 	bgeu	r10,r8,802155a0 <__gedf2+0xd4>
80215590:	283fec1e 	bne	r5,zero,80215544 <__reset+0xfa1f5544>
80215594:	003ff406 	br	80215568 <__reset+0xfa1f5568>
80215598:	313ff236 	bltu	r6,r4,80215564 <__reset+0xfa1f5564>
8021559c:	21bffc36 	bltu	r4,r6,80215590 <__reset+0xfa1f5590>
802155a0:	0005883a 	mov	r2,zero
802155a4:	f800283a 	ret

802155a8 <__ledf2>:
802155a8:	2804d53a 	srli	r2,r5,20
802155ac:	3810d53a 	srli	r8,r7,20
802155b0:	00c00434 	movhi	r3,16
802155b4:	18ffffc4 	addi	r3,r3,-1
802155b8:	1081ffcc 	andi	r2,r2,2047
802155bc:	0241ffc4 	movi	r9,2047
802155c0:	28d4703a 	and	r10,r5,r3
802155c4:	4201ffcc 	andi	r8,r8,2047
802155c8:	38c6703a 	and	r3,r7,r3
802155cc:	280ad7fa 	srli	r5,r5,31
802155d0:	380ed7fa 	srli	r7,r7,31
802155d4:	12401f26 	beq	r2,r9,80215654 <__ledf2+0xac>
802155d8:	0241ffc4 	movi	r9,2047
802155dc:	42401426 	beq	r8,r9,80215630 <__ledf2+0x88>
802155e0:	1000091e 	bne	r2,zero,80215608 <__ledf2+0x60>
802155e4:	2296b03a 	or	r11,r4,r10
802155e8:	5813003a 	cmpeq	r9,r11,zero
802155ec:	29403fcc 	andi	r5,r5,255
802155f0:	40000a1e 	bne	r8,zero,8021561c <__ledf2+0x74>
802155f4:	30d8b03a 	or	r12,r6,r3
802155f8:	6000081e 	bne	r12,zero,8021561c <__ledf2+0x74>
802155fc:	0005883a 	mov	r2,zero
80215600:	5800111e 	bne	r11,zero,80215648 <__ledf2+0xa0>
80215604:	f800283a 	ret
80215608:	29403fcc 	andi	r5,r5,255
8021560c:	40000c1e 	bne	r8,zero,80215640 <__ledf2+0x98>
80215610:	30d2b03a 	or	r9,r6,r3
80215614:	48000c26 	beq	r9,zero,80215648 <__ledf2+0xa0>
80215618:	0013883a 	mov	r9,zero
8021561c:	39c03fcc 	andi	r7,r7,255
80215620:	48000826 	beq	r9,zero,80215644 <__ledf2+0x9c>
80215624:	38001126 	beq	r7,zero,8021566c <__ledf2+0xc4>
80215628:	00800044 	movi	r2,1
8021562c:	f800283a 	ret
80215630:	30d2b03a 	or	r9,r6,r3
80215634:	483fea26 	beq	r9,zero,802155e0 <__reset+0xfa1f55e0>
80215638:	00800084 	movi	r2,2
8021563c:	f800283a 	ret
80215640:	39c03fcc 	andi	r7,r7,255
80215644:	39400726 	beq	r7,r5,80215664 <__ledf2+0xbc>
80215648:	2800081e 	bne	r5,zero,8021566c <__ledf2+0xc4>
8021564c:	00800044 	movi	r2,1
80215650:	f800283a 	ret
80215654:	2292b03a 	or	r9,r4,r10
80215658:	483fdf26 	beq	r9,zero,802155d8 <__reset+0xfa1f55d8>
8021565c:	00800084 	movi	r2,2
80215660:	f800283a 	ret
80215664:	4080030e 	bge	r8,r2,80215674 <__ledf2+0xcc>
80215668:	383fef26 	beq	r7,zero,80215628 <__reset+0xfa1f5628>
8021566c:	00bfffc4 	movi	r2,-1
80215670:	f800283a 	ret
80215674:	123feb16 	blt	r2,r8,80215624 <__reset+0xfa1f5624>
80215678:	1abff336 	bltu	r3,r10,80215648 <__reset+0xfa1f5648>
8021567c:	50c00326 	beq	r10,r3,8021568c <__ledf2+0xe4>
80215680:	50c0042e 	bgeu	r10,r3,80215694 <__ledf2+0xec>
80215684:	283fe81e 	bne	r5,zero,80215628 <__reset+0xfa1f5628>
80215688:	003ff806 	br	8021566c <__reset+0xfa1f566c>
8021568c:	313fee36 	bltu	r6,r4,80215648 <__reset+0xfa1f5648>
80215690:	21bffc36 	bltu	r4,r6,80215684 <__reset+0xfa1f5684>
80215694:	0005883a 	mov	r2,zero
80215698:	f800283a 	ret

8021569c <__muldf3>:
8021569c:	defff304 	addi	sp,sp,-52
802156a0:	2804d53a 	srli	r2,r5,20
802156a4:	dd800915 	stw	r22,36(sp)
802156a8:	282cd7fa 	srli	r22,r5,31
802156ac:	dc000315 	stw	r16,12(sp)
802156b0:	04000434 	movhi	r16,16
802156b4:	dd400815 	stw	r21,32(sp)
802156b8:	dc800515 	stw	r18,20(sp)
802156bc:	843fffc4 	addi	r16,r16,-1
802156c0:	dfc00c15 	stw	ra,48(sp)
802156c4:	df000b15 	stw	fp,44(sp)
802156c8:	ddc00a15 	stw	r23,40(sp)
802156cc:	dd000715 	stw	r20,28(sp)
802156d0:	dcc00615 	stw	r19,24(sp)
802156d4:	dc400415 	stw	r17,16(sp)
802156d8:	1481ffcc 	andi	r18,r2,2047
802156dc:	2c20703a 	and	r16,r5,r16
802156e0:	b02b883a 	mov	r21,r22
802156e4:	b2403fcc 	andi	r9,r22,255
802156e8:	90006026 	beq	r18,zero,8021586c <__muldf3+0x1d0>
802156ec:	0081ffc4 	movi	r2,2047
802156f0:	2029883a 	mov	r20,r4
802156f4:	90803626 	beq	r18,r2,802157d0 <__muldf3+0x134>
802156f8:	80800434 	orhi	r2,r16,16
802156fc:	100490fa 	slli	r2,r2,3
80215700:	2020d77a 	srli	r16,r4,29
80215704:	202890fa 	slli	r20,r4,3
80215708:	94bf0044 	addi	r18,r18,-1023
8021570c:	80a0b03a 	or	r16,r16,r2
80215710:	0027883a 	mov	r19,zero
80215714:	0039883a 	mov	fp,zero
80215718:	3804d53a 	srli	r2,r7,20
8021571c:	382ed7fa 	srli	r23,r7,31
80215720:	04400434 	movhi	r17,16
80215724:	8c7fffc4 	addi	r17,r17,-1
80215728:	1081ffcc 	andi	r2,r2,2047
8021572c:	3011883a 	mov	r8,r6
80215730:	3c62703a 	and	r17,r7,r17
80215734:	ba803fcc 	andi	r10,r23,255
80215738:	10006d26 	beq	r2,zero,802158f0 <__muldf3+0x254>
8021573c:	00c1ffc4 	movi	r3,2047
80215740:	10c06526 	beq	r2,r3,802158d8 <__muldf3+0x23c>
80215744:	88c00434 	orhi	r3,r17,16
80215748:	180690fa 	slli	r3,r3,3
8021574c:	3022d77a 	srli	r17,r6,29
80215750:	301090fa 	slli	r8,r6,3
80215754:	10bf0044 	addi	r2,r2,-1023
80215758:	88e2b03a 	or	r17,r17,r3
8021575c:	000b883a 	mov	r5,zero
80215760:	9085883a 	add	r2,r18,r2
80215764:	2cc8b03a 	or	r4,r5,r19
80215768:	00c003c4 	movi	r3,15
8021576c:	bdacf03a 	xor	r22,r23,r22
80215770:	12c00044 	addi	r11,r2,1
80215774:	19009936 	bltu	r3,r4,802159dc <__muldf3+0x340>
80215778:	200890ba 	slli	r4,r4,2
8021577c:	00e00874 	movhi	r3,32801
80215780:	18d5e404 	addi	r3,r3,22416
80215784:	20c9883a 	add	r4,r4,r3
80215788:	20c00017 	ldw	r3,0(r4)
8021578c:	1800683a 	jmp	r3
80215790:	802159dc 	xori	zero,r16,34151
80215794:	802157f0 	cmpltui	zero,r16,34143
80215798:	802157f0 	cmpltui	zero,r16,34143
8021579c:	802157ec 	andhi	zero,r16,34143
802157a0:	802159b8 	rdprs	zero,r16,-31386
802157a4:	802159b8 	rdprs	zero,r16,-31386
802157a8:	802159a0 	cmpeqi	zero,r16,-31386
802157ac:	802157ec 	andhi	zero,r16,34143
802157b0:	802159b8 	rdprs	zero,r16,-31386
802157b4:	802159a0 	cmpeqi	zero,r16,-31386
802157b8:	802159b8 	rdprs	zero,r16,-31386
802157bc:	802157ec 	andhi	zero,r16,34143
802157c0:	802159c8 	cmpgei	zero,r16,-31385
802157c4:	802159c8 	cmpgei	zero,r16,-31385
802157c8:	802159c8 	cmpgei	zero,r16,-31385
802157cc:	80215be4 	muli	zero,r16,-31377
802157d0:	2404b03a 	or	r2,r4,r16
802157d4:	10006f1e 	bne	r2,zero,80215994 <__muldf3+0x2f8>
802157d8:	04c00204 	movi	r19,8
802157dc:	0021883a 	mov	r16,zero
802157e0:	0029883a 	mov	r20,zero
802157e4:	07000084 	movi	fp,2
802157e8:	003fcb06 	br	80215718 <__reset+0xfa1f5718>
802157ec:	502d883a 	mov	r22,r10
802157f0:	00800084 	movi	r2,2
802157f4:	28805726 	beq	r5,r2,80215954 <__muldf3+0x2b8>
802157f8:	008000c4 	movi	r2,3
802157fc:	28816626 	beq	r5,r2,80215d98 <__muldf3+0x6fc>
80215800:	00800044 	movi	r2,1
80215804:	2881411e 	bne	r5,r2,80215d0c <__muldf3+0x670>
80215808:	b02b883a 	mov	r21,r22
8021580c:	0005883a 	mov	r2,zero
80215810:	000b883a 	mov	r5,zero
80215814:	0029883a 	mov	r20,zero
80215818:	1004953a 	slli	r2,r2,20
8021581c:	a8c03fcc 	andi	r3,r21,255
80215820:	04400434 	movhi	r17,16
80215824:	8c7fffc4 	addi	r17,r17,-1
80215828:	180697fa 	slli	r3,r3,31
8021582c:	2c4a703a 	and	r5,r5,r17
80215830:	288ab03a 	or	r5,r5,r2
80215834:	28c6b03a 	or	r3,r5,r3
80215838:	a005883a 	mov	r2,r20
8021583c:	dfc00c17 	ldw	ra,48(sp)
80215840:	df000b17 	ldw	fp,44(sp)
80215844:	ddc00a17 	ldw	r23,40(sp)
80215848:	dd800917 	ldw	r22,36(sp)
8021584c:	dd400817 	ldw	r21,32(sp)
80215850:	dd000717 	ldw	r20,28(sp)
80215854:	dcc00617 	ldw	r19,24(sp)
80215858:	dc800517 	ldw	r18,20(sp)
8021585c:	dc400417 	ldw	r17,16(sp)
80215860:	dc000317 	ldw	r16,12(sp)
80215864:	dec00d04 	addi	sp,sp,52
80215868:	f800283a 	ret
8021586c:	2404b03a 	or	r2,r4,r16
80215870:	2027883a 	mov	r19,r4
80215874:	10004226 	beq	r2,zero,80215980 <__muldf3+0x2e4>
80215878:	8000fc26 	beq	r16,zero,80215c6c <__muldf3+0x5d0>
8021587c:	8009883a 	mov	r4,r16
80215880:	d9800215 	stw	r6,8(sp)
80215884:	d9c00015 	stw	r7,0(sp)
80215888:	da400115 	stw	r9,4(sp)
8021588c:	02067ec0 	call	802067ec <__clzsi2>
80215890:	d9800217 	ldw	r6,8(sp)
80215894:	d9c00017 	ldw	r7,0(sp)
80215898:	da400117 	ldw	r9,4(sp)
8021589c:	113ffd44 	addi	r4,r2,-11
802158a0:	00c00704 	movi	r3,28
802158a4:	1900ed16 	blt	r3,r4,80215c5c <__muldf3+0x5c0>
802158a8:	00c00744 	movi	r3,29
802158ac:	147ffe04 	addi	r17,r2,-8
802158b0:	1907c83a 	sub	r3,r3,r4
802158b4:	8460983a 	sll	r16,r16,r17
802158b8:	98c6d83a 	srl	r3,r19,r3
802158bc:	9c68983a 	sll	r20,r19,r17
802158c0:	1c20b03a 	or	r16,r3,r16
802158c4:	1080fcc4 	addi	r2,r2,1011
802158c8:	00a5c83a 	sub	r18,zero,r2
802158cc:	0027883a 	mov	r19,zero
802158d0:	0039883a 	mov	fp,zero
802158d4:	003f9006 	br	80215718 <__reset+0xfa1f5718>
802158d8:	3446b03a 	or	r3,r6,r17
802158dc:	1800261e 	bne	r3,zero,80215978 <__muldf3+0x2dc>
802158e0:	0023883a 	mov	r17,zero
802158e4:	0011883a 	mov	r8,zero
802158e8:	01400084 	movi	r5,2
802158ec:	003f9c06 	br	80215760 <__reset+0xfa1f5760>
802158f0:	3446b03a 	or	r3,r6,r17
802158f4:	18001c26 	beq	r3,zero,80215968 <__muldf3+0x2cc>
802158f8:	8800ce26 	beq	r17,zero,80215c34 <__muldf3+0x598>
802158fc:	8809883a 	mov	r4,r17
80215900:	d9800215 	stw	r6,8(sp)
80215904:	da400115 	stw	r9,4(sp)
80215908:	da800015 	stw	r10,0(sp)
8021590c:	02067ec0 	call	802067ec <__clzsi2>
80215910:	d9800217 	ldw	r6,8(sp)
80215914:	da400117 	ldw	r9,4(sp)
80215918:	da800017 	ldw	r10,0(sp)
8021591c:	113ffd44 	addi	r4,r2,-11
80215920:	00c00704 	movi	r3,28
80215924:	1900bf16 	blt	r3,r4,80215c24 <__muldf3+0x588>
80215928:	00c00744 	movi	r3,29
8021592c:	123ffe04 	addi	r8,r2,-8
80215930:	1907c83a 	sub	r3,r3,r4
80215934:	8a22983a 	sll	r17,r17,r8
80215938:	30c6d83a 	srl	r3,r6,r3
8021593c:	3210983a 	sll	r8,r6,r8
80215940:	1c62b03a 	or	r17,r3,r17
80215944:	1080fcc4 	addi	r2,r2,1011
80215948:	0085c83a 	sub	r2,zero,r2
8021594c:	000b883a 	mov	r5,zero
80215950:	003f8306 	br	80215760 <__reset+0xfa1f5760>
80215954:	b02b883a 	mov	r21,r22
80215958:	0081ffc4 	movi	r2,2047
8021595c:	000b883a 	mov	r5,zero
80215960:	0029883a 	mov	r20,zero
80215964:	003fac06 	br	80215818 <__reset+0xfa1f5818>
80215968:	0023883a 	mov	r17,zero
8021596c:	0011883a 	mov	r8,zero
80215970:	01400044 	movi	r5,1
80215974:	003f7a06 	br	80215760 <__reset+0xfa1f5760>
80215978:	014000c4 	movi	r5,3
8021597c:	003f7806 	br	80215760 <__reset+0xfa1f5760>
80215980:	04c00104 	movi	r19,4
80215984:	0021883a 	mov	r16,zero
80215988:	0029883a 	mov	r20,zero
8021598c:	07000044 	movi	fp,1
80215990:	003f6106 	br	80215718 <__reset+0xfa1f5718>
80215994:	04c00304 	movi	r19,12
80215998:	070000c4 	movi	fp,3
8021599c:	003f5e06 	br	80215718 <__reset+0xfa1f5718>
802159a0:	01400434 	movhi	r5,16
802159a4:	002b883a 	mov	r21,zero
802159a8:	297fffc4 	addi	r5,r5,-1
802159ac:	053fffc4 	movi	r20,-1
802159b0:	0081ffc4 	movi	r2,2047
802159b4:	003f9806 	br	80215818 <__reset+0xfa1f5818>
802159b8:	8023883a 	mov	r17,r16
802159bc:	a011883a 	mov	r8,r20
802159c0:	e00b883a 	mov	r5,fp
802159c4:	003f8a06 	br	802157f0 <__reset+0xfa1f57f0>
802159c8:	8023883a 	mov	r17,r16
802159cc:	a011883a 	mov	r8,r20
802159d0:	482d883a 	mov	r22,r9
802159d4:	e00b883a 	mov	r5,fp
802159d8:	003f8506 	br	802157f0 <__reset+0xfa1f57f0>
802159dc:	a00ad43a 	srli	r5,r20,16
802159e0:	401ad43a 	srli	r13,r8,16
802159e4:	a53fffcc 	andi	r20,r20,65535
802159e8:	423fffcc 	andi	r8,r8,65535
802159ec:	4519383a 	mul	r12,r8,r20
802159f0:	4147383a 	mul	r3,r8,r5
802159f4:	6d09383a 	mul	r4,r13,r20
802159f8:	600cd43a 	srli	r6,r12,16
802159fc:	2b5d383a 	mul	r14,r5,r13
80215a00:	20c9883a 	add	r4,r4,r3
80215a04:	310d883a 	add	r6,r6,r4
80215a08:	30c0022e 	bgeu	r6,r3,80215a14 <__muldf3+0x378>
80215a0c:	00c00074 	movhi	r3,1
80215a10:	70dd883a 	add	r14,r14,r3
80215a14:	8826d43a 	srli	r19,r17,16
80215a18:	8bffffcc 	andi	r15,r17,65535
80215a1c:	7d23383a 	mul	r17,r15,r20
80215a20:	7949383a 	mul	r4,r15,r5
80215a24:	9d29383a 	mul	r20,r19,r20
80215a28:	8814d43a 	srli	r10,r17,16
80215a2c:	3012943a 	slli	r9,r6,16
80215a30:	a129883a 	add	r20,r20,r4
80215a34:	633fffcc 	andi	r12,r12,65535
80215a38:	5515883a 	add	r10,r10,r20
80215a3c:	3006d43a 	srli	r3,r6,16
80215a40:	4b13883a 	add	r9,r9,r12
80215a44:	2ccb383a 	mul	r5,r5,r19
80215a48:	5100022e 	bgeu	r10,r4,80215a54 <__muldf3+0x3b8>
80215a4c:	01000074 	movhi	r4,1
80215a50:	290b883a 	add	r5,r5,r4
80215a54:	802ad43a 	srli	r21,r16,16
80215a58:	843fffcc 	andi	r16,r16,65535
80215a5c:	440d383a 	mul	r6,r8,r16
80215a60:	4565383a 	mul	r18,r8,r21
80215a64:	8349383a 	mul	r4,r16,r13
80215a68:	500e943a 	slli	r7,r10,16
80215a6c:	3010d43a 	srli	r8,r6,16
80215a70:	5028d43a 	srli	r20,r10,16
80215a74:	2489883a 	add	r4,r4,r18
80215a78:	8abfffcc 	andi	r10,r17,65535
80215a7c:	3a95883a 	add	r10,r7,r10
80215a80:	4119883a 	add	r12,r8,r4
80215a84:	a169883a 	add	r20,r20,r5
80215a88:	1a87883a 	add	r3,r3,r10
80215a8c:	6d5b383a 	mul	r13,r13,r21
80215a90:	6480022e 	bgeu	r12,r18,80215a9c <__muldf3+0x400>
80215a94:	01000074 	movhi	r4,1
80215a98:	691b883a 	add	r13,r13,r4
80215a9c:	7c25383a 	mul	r18,r15,r16
80215aa0:	7d4b383a 	mul	r5,r15,r21
80215aa4:	84cf383a 	mul	r7,r16,r19
80215aa8:	901ed43a 	srli	r15,r18,16
80215aac:	6008d43a 	srli	r4,r12,16
80215ab0:	6010943a 	slli	r8,r12,16
80215ab4:	394f883a 	add	r7,r7,r5
80215ab8:	333fffcc 	andi	r12,r6,65535
80215abc:	79df883a 	add	r15,r15,r7
80215ac0:	235b883a 	add	r13,r4,r13
80215ac4:	9d63383a 	mul	r17,r19,r21
80215ac8:	4309883a 	add	r4,r8,r12
80215acc:	7940022e 	bgeu	r15,r5,80215ad8 <__muldf3+0x43c>
80215ad0:	01400074 	movhi	r5,1
80215ad4:	8963883a 	add	r17,r17,r5
80215ad8:	780a943a 	slli	r5,r15,16
80215adc:	91bfffcc 	andi	r6,r18,65535
80215ae0:	70c7883a 	add	r3,r14,r3
80215ae4:	298d883a 	add	r6,r5,r6
80215ae8:	1a8f803a 	cmpltu	r7,r3,r10
80215aec:	350b883a 	add	r5,r6,r20
80215af0:	20c7883a 	add	r3,r4,r3
80215af4:	3955883a 	add	r10,r7,r5
80215af8:	1909803a 	cmpltu	r4,r3,r4
80215afc:	6a91883a 	add	r8,r13,r10
80215b00:	780cd43a 	srli	r6,r15,16
80215b04:	2219883a 	add	r12,r4,r8
80215b08:	2d0b803a 	cmpltu	r5,r5,r20
80215b0c:	51cf803a 	cmpltu	r7,r10,r7
80215b10:	29ceb03a 	or	r7,r5,r7
80215b14:	4351803a 	cmpltu	r8,r8,r13
80215b18:	610b803a 	cmpltu	r5,r12,r4
80215b1c:	4148b03a 	or	r4,r8,r5
80215b20:	398f883a 	add	r7,r7,r6
80215b24:	3909883a 	add	r4,r7,r4
80215b28:	1810927a 	slli	r8,r3,9
80215b2c:	2449883a 	add	r4,r4,r17
80215b30:	2008927a 	slli	r4,r4,9
80215b34:	6022d5fa 	srli	r17,r12,23
80215b38:	1806d5fa 	srli	r3,r3,23
80215b3c:	4252b03a 	or	r9,r8,r9
80215b40:	600a927a 	slli	r5,r12,9
80215b44:	4810c03a 	cmpne	r8,r9,zero
80215b48:	2462b03a 	or	r17,r4,r17
80215b4c:	40c6b03a 	or	r3,r8,r3
80215b50:	8900402c 	andhi	r4,r17,256
80215b54:	1950b03a 	or	r8,r3,r5
80215b58:	20000726 	beq	r4,zero,80215b78 <__muldf3+0x4dc>
80215b5c:	4006d07a 	srli	r3,r8,1
80215b60:	880497fa 	slli	r2,r17,31
80215b64:	4200004c 	andi	r8,r8,1
80215b68:	8822d07a 	srli	r17,r17,1
80215b6c:	1a10b03a 	or	r8,r3,r8
80215b70:	1210b03a 	or	r8,r2,r8
80215b74:	5805883a 	mov	r2,r11
80215b78:	1140ffc4 	addi	r5,r2,1023
80215b7c:	0140440e 	bge	zero,r5,80215c90 <__muldf3+0x5f4>
80215b80:	40c001cc 	andi	r3,r8,7
80215b84:	18000726 	beq	r3,zero,80215ba4 <__muldf3+0x508>
80215b88:	40c003cc 	andi	r3,r8,15
80215b8c:	01000104 	movi	r4,4
80215b90:	19000426 	beq	r3,r4,80215ba4 <__muldf3+0x508>
80215b94:	4107883a 	add	r3,r8,r4
80215b98:	1a11803a 	cmpltu	r8,r3,r8
80215b9c:	8a23883a 	add	r17,r17,r8
80215ba0:	1811883a 	mov	r8,r3
80215ba4:	88c0402c 	andhi	r3,r17,256
80215ba8:	18000426 	beq	r3,zero,80215bbc <__muldf3+0x520>
80215bac:	11410004 	addi	r5,r2,1024
80215bb0:	00bfc034 	movhi	r2,65280
80215bb4:	10bfffc4 	addi	r2,r2,-1
80215bb8:	88a2703a 	and	r17,r17,r2
80215bbc:	0081ff84 	movi	r2,2046
80215bc0:	117f6416 	blt	r2,r5,80215954 <__reset+0xfa1f5954>
80215bc4:	8828977a 	slli	r20,r17,29
80215bc8:	4010d0fa 	srli	r8,r8,3
80215bcc:	8822927a 	slli	r17,r17,9
80215bd0:	2881ffcc 	andi	r2,r5,2047
80215bd4:	a228b03a 	or	r20,r20,r8
80215bd8:	880ad33a 	srli	r5,r17,12
80215bdc:	b02b883a 	mov	r21,r22
80215be0:	003f0d06 	br	80215818 <__reset+0xfa1f5818>
80215be4:	8080022c 	andhi	r2,r16,8
80215be8:	10000926 	beq	r2,zero,80215c10 <__muldf3+0x574>
80215bec:	8880022c 	andhi	r2,r17,8
80215bf0:	1000071e 	bne	r2,zero,80215c10 <__muldf3+0x574>
80215bf4:	00800434 	movhi	r2,16
80215bf8:	89400234 	orhi	r5,r17,8
80215bfc:	10bfffc4 	addi	r2,r2,-1
80215c00:	b82b883a 	mov	r21,r23
80215c04:	288a703a 	and	r5,r5,r2
80215c08:	4029883a 	mov	r20,r8
80215c0c:	003f6806 	br	802159b0 <__reset+0xfa1f59b0>
80215c10:	00800434 	movhi	r2,16
80215c14:	81400234 	orhi	r5,r16,8
80215c18:	10bfffc4 	addi	r2,r2,-1
80215c1c:	288a703a 	and	r5,r5,r2
80215c20:	003f6306 	br	802159b0 <__reset+0xfa1f59b0>
80215c24:	147ff604 	addi	r17,r2,-40
80215c28:	3462983a 	sll	r17,r6,r17
80215c2c:	0011883a 	mov	r8,zero
80215c30:	003f4406 	br	80215944 <__reset+0xfa1f5944>
80215c34:	3009883a 	mov	r4,r6
80215c38:	d9800215 	stw	r6,8(sp)
80215c3c:	da400115 	stw	r9,4(sp)
80215c40:	da800015 	stw	r10,0(sp)
80215c44:	02067ec0 	call	802067ec <__clzsi2>
80215c48:	10800804 	addi	r2,r2,32
80215c4c:	da800017 	ldw	r10,0(sp)
80215c50:	da400117 	ldw	r9,4(sp)
80215c54:	d9800217 	ldw	r6,8(sp)
80215c58:	003f3006 	br	8021591c <__reset+0xfa1f591c>
80215c5c:	143ff604 	addi	r16,r2,-40
80215c60:	9c20983a 	sll	r16,r19,r16
80215c64:	0029883a 	mov	r20,zero
80215c68:	003f1606 	br	802158c4 <__reset+0xfa1f58c4>
80215c6c:	d9800215 	stw	r6,8(sp)
80215c70:	d9c00015 	stw	r7,0(sp)
80215c74:	da400115 	stw	r9,4(sp)
80215c78:	02067ec0 	call	802067ec <__clzsi2>
80215c7c:	10800804 	addi	r2,r2,32
80215c80:	da400117 	ldw	r9,4(sp)
80215c84:	d9c00017 	ldw	r7,0(sp)
80215c88:	d9800217 	ldw	r6,8(sp)
80215c8c:	003f0306 	br	8021589c <__reset+0xfa1f589c>
80215c90:	00c00044 	movi	r3,1
80215c94:	1947c83a 	sub	r3,r3,r5
80215c98:	00800e04 	movi	r2,56
80215c9c:	10feda16 	blt	r2,r3,80215808 <__reset+0xfa1f5808>
80215ca0:	008007c4 	movi	r2,31
80215ca4:	10c01b16 	blt	r2,r3,80215d14 <__muldf3+0x678>
80215ca8:	00800804 	movi	r2,32
80215cac:	10c5c83a 	sub	r2,r2,r3
80215cb0:	888a983a 	sll	r5,r17,r2
80215cb4:	40c8d83a 	srl	r4,r8,r3
80215cb8:	4084983a 	sll	r2,r8,r2
80215cbc:	88e2d83a 	srl	r17,r17,r3
80215cc0:	2906b03a 	or	r3,r5,r4
80215cc4:	1004c03a 	cmpne	r2,r2,zero
80215cc8:	1886b03a 	or	r3,r3,r2
80215ccc:	188001cc 	andi	r2,r3,7
80215cd0:	10000726 	beq	r2,zero,80215cf0 <__muldf3+0x654>
80215cd4:	188003cc 	andi	r2,r3,15
80215cd8:	01000104 	movi	r4,4
80215cdc:	11000426 	beq	r2,r4,80215cf0 <__muldf3+0x654>
80215ce0:	1805883a 	mov	r2,r3
80215ce4:	10c00104 	addi	r3,r2,4
80215ce8:	1885803a 	cmpltu	r2,r3,r2
80215cec:	88a3883a 	add	r17,r17,r2
80215cf0:	8880202c 	andhi	r2,r17,128
80215cf4:	10001c26 	beq	r2,zero,80215d68 <__muldf3+0x6cc>
80215cf8:	b02b883a 	mov	r21,r22
80215cfc:	00800044 	movi	r2,1
80215d00:	000b883a 	mov	r5,zero
80215d04:	0029883a 	mov	r20,zero
80215d08:	003ec306 	br	80215818 <__reset+0xfa1f5818>
80215d0c:	5805883a 	mov	r2,r11
80215d10:	003f9906 	br	80215b78 <__reset+0xfa1f5b78>
80215d14:	00bff844 	movi	r2,-31
80215d18:	1145c83a 	sub	r2,r2,r5
80215d1c:	8888d83a 	srl	r4,r17,r2
80215d20:	00800804 	movi	r2,32
80215d24:	18801a26 	beq	r3,r2,80215d90 <__muldf3+0x6f4>
80215d28:	00801004 	movi	r2,64
80215d2c:	10c5c83a 	sub	r2,r2,r3
80215d30:	8884983a 	sll	r2,r17,r2
80215d34:	1204b03a 	or	r2,r2,r8
80215d38:	1004c03a 	cmpne	r2,r2,zero
80215d3c:	2084b03a 	or	r2,r4,r2
80215d40:	144001cc 	andi	r17,r2,7
80215d44:	88000d1e 	bne	r17,zero,80215d7c <__muldf3+0x6e0>
80215d48:	000b883a 	mov	r5,zero
80215d4c:	1028d0fa 	srli	r20,r2,3
80215d50:	b02b883a 	mov	r21,r22
80215d54:	0005883a 	mov	r2,zero
80215d58:	a468b03a 	or	r20,r20,r17
80215d5c:	003eae06 	br	80215818 <__reset+0xfa1f5818>
80215d60:	1007883a 	mov	r3,r2
80215d64:	0023883a 	mov	r17,zero
80215d68:	880a927a 	slli	r5,r17,9
80215d6c:	1805883a 	mov	r2,r3
80215d70:	8822977a 	slli	r17,r17,29
80215d74:	280ad33a 	srli	r5,r5,12
80215d78:	003ff406 	br	80215d4c <__reset+0xfa1f5d4c>
80215d7c:	10c003cc 	andi	r3,r2,15
80215d80:	01000104 	movi	r4,4
80215d84:	193ff626 	beq	r3,r4,80215d60 <__reset+0xfa1f5d60>
80215d88:	0023883a 	mov	r17,zero
80215d8c:	003fd506 	br	80215ce4 <__reset+0xfa1f5ce4>
80215d90:	0005883a 	mov	r2,zero
80215d94:	003fe706 	br	80215d34 <__reset+0xfa1f5d34>
80215d98:	00800434 	movhi	r2,16
80215d9c:	89400234 	orhi	r5,r17,8
80215da0:	10bfffc4 	addi	r2,r2,-1
80215da4:	b02b883a 	mov	r21,r22
80215da8:	288a703a 	and	r5,r5,r2
80215dac:	4029883a 	mov	r20,r8
80215db0:	003eff06 	br	802159b0 <__reset+0xfa1f59b0>

80215db4 <__subdf3>:
80215db4:	02000434 	movhi	r8,16
80215db8:	423fffc4 	addi	r8,r8,-1
80215dbc:	defffb04 	addi	sp,sp,-20
80215dc0:	2a14703a 	and	r10,r5,r8
80215dc4:	3812d53a 	srli	r9,r7,20
80215dc8:	3a10703a 	and	r8,r7,r8
80215dcc:	2006d77a 	srli	r3,r4,29
80215dd0:	3004d77a 	srli	r2,r6,29
80215dd4:	dc000015 	stw	r16,0(sp)
80215dd8:	501490fa 	slli	r10,r10,3
80215ddc:	2820d53a 	srli	r16,r5,20
80215de0:	401090fa 	slli	r8,r8,3
80215de4:	dc800215 	stw	r18,8(sp)
80215de8:	dc400115 	stw	r17,4(sp)
80215dec:	dfc00415 	stw	ra,16(sp)
80215df0:	202290fa 	slli	r17,r4,3
80215df4:	dcc00315 	stw	r19,12(sp)
80215df8:	4a41ffcc 	andi	r9,r9,2047
80215dfc:	0101ffc4 	movi	r4,2047
80215e00:	2824d7fa 	srli	r18,r5,31
80215e04:	8401ffcc 	andi	r16,r16,2047
80215e08:	50c6b03a 	or	r3,r10,r3
80215e0c:	380ed7fa 	srli	r7,r7,31
80215e10:	408ab03a 	or	r5,r8,r2
80215e14:	300c90fa 	slli	r6,r6,3
80215e18:	49009626 	beq	r9,r4,80216074 <__subdf3+0x2c0>
80215e1c:	39c0005c 	xori	r7,r7,1
80215e20:	8245c83a 	sub	r2,r16,r9
80215e24:	3c807426 	beq	r7,r18,80215ff8 <__subdf3+0x244>
80215e28:	0080af0e 	bge	zero,r2,802160e8 <__subdf3+0x334>
80215e2c:	48002a1e 	bne	r9,zero,80215ed8 <__subdf3+0x124>
80215e30:	2988b03a 	or	r4,r5,r6
80215e34:	20009a1e 	bne	r4,zero,802160a0 <__subdf3+0x2ec>
80215e38:	888001cc 	andi	r2,r17,7
80215e3c:	10000726 	beq	r2,zero,80215e5c <__subdf3+0xa8>
80215e40:	888003cc 	andi	r2,r17,15
80215e44:	01000104 	movi	r4,4
80215e48:	11000426 	beq	r2,r4,80215e5c <__subdf3+0xa8>
80215e4c:	890b883a 	add	r5,r17,r4
80215e50:	2c63803a 	cmpltu	r17,r5,r17
80215e54:	1c47883a 	add	r3,r3,r17
80215e58:	2823883a 	mov	r17,r5
80215e5c:	1880202c 	andhi	r2,r3,128
80215e60:	10005926 	beq	r2,zero,80215fc8 <__subdf3+0x214>
80215e64:	84000044 	addi	r16,r16,1
80215e68:	0081ffc4 	movi	r2,2047
80215e6c:	8080be26 	beq	r16,r2,80216168 <__subdf3+0x3b4>
80215e70:	017fe034 	movhi	r5,65408
80215e74:	297fffc4 	addi	r5,r5,-1
80215e78:	1946703a 	and	r3,r3,r5
80215e7c:	1804977a 	slli	r2,r3,29
80215e80:	1806927a 	slli	r3,r3,9
80215e84:	8822d0fa 	srli	r17,r17,3
80215e88:	8401ffcc 	andi	r16,r16,2047
80215e8c:	180ad33a 	srli	r5,r3,12
80215e90:	9100004c 	andi	r4,r18,1
80215e94:	1444b03a 	or	r2,r2,r17
80215e98:	80c1ffcc 	andi	r3,r16,2047
80215e9c:	1820953a 	slli	r16,r3,20
80215ea0:	20c03fcc 	andi	r3,r4,255
80215ea4:	180897fa 	slli	r4,r3,31
80215ea8:	00c00434 	movhi	r3,16
80215eac:	18ffffc4 	addi	r3,r3,-1
80215eb0:	28c6703a 	and	r3,r5,r3
80215eb4:	1c06b03a 	or	r3,r3,r16
80215eb8:	1906b03a 	or	r3,r3,r4
80215ebc:	dfc00417 	ldw	ra,16(sp)
80215ec0:	dcc00317 	ldw	r19,12(sp)
80215ec4:	dc800217 	ldw	r18,8(sp)
80215ec8:	dc400117 	ldw	r17,4(sp)
80215ecc:	dc000017 	ldw	r16,0(sp)
80215ed0:	dec00504 	addi	sp,sp,20
80215ed4:	f800283a 	ret
80215ed8:	0101ffc4 	movi	r4,2047
80215edc:	813fd626 	beq	r16,r4,80215e38 <__reset+0xfa1f5e38>
80215ee0:	29402034 	orhi	r5,r5,128
80215ee4:	01000e04 	movi	r4,56
80215ee8:	2080a316 	blt	r4,r2,80216178 <__subdf3+0x3c4>
80215eec:	010007c4 	movi	r4,31
80215ef0:	2080c616 	blt	r4,r2,8021620c <__subdf3+0x458>
80215ef4:	01000804 	movi	r4,32
80215ef8:	2089c83a 	sub	r4,r4,r2
80215efc:	2910983a 	sll	r8,r5,r4
80215f00:	308ed83a 	srl	r7,r6,r2
80215f04:	3108983a 	sll	r4,r6,r4
80215f08:	2884d83a 	srl	r2,r5,r2
80215f0c:	41ccb03a 	or	r6,r8,r7
80215f10:	2008c03a 	cmpne	r4,r4,zero
80215f14:	310cb03a 	or	r6,r6,r4
80215f18:	898dc83a 	sub	r6,r17,r6
80215f1c:	89a3803a 	cmpltu	r17,r17,r6
80215f20:	1887c83a 	sub	r3,r3,r2
80215f24:	1c47c83a 	sub	r3,r3,r17
80215f28:	3023883a 	mov	r17,r6
80215f2c:	1880202c 	andhi	r2,r3,128
80215f30:	10002326 	beq	r2,zero,80215fc0 <__subdf3+0x20c>
80215f34:	04c02034 	movhi	r19,128
80215f38:	9cffffc4 	addi	r19,r19,-1
80215f3c:	1ce6703a 	and	r19,r3,r19
80215f40:	98007a26 	beq	r19,zero,8021612c <__subdf3+0x378>
80215f44:	9809883a 	mov	r4,r19
80215f48:	02067ec0 	call	802067ec <__clzsi2>
80215f4c:	113ffe04 	addi	r4,r2,-8
80215f50:	00c007c4 	movi	r3,31
80215f54:	19007b16 	blt	r3,r4,80216144 <__subdf3+0x390>
80215f58:	00800804 	movi	r2,32
80215f5c:	1105c83a 	sub	r2,r2,r4
80215f60:	8884d83a 	srl	r2,r17,r2
80215f64:	9906983a 	sll	r3,r19,r4
80215f68:	8922983a 	sll	r17,r17,r4
80215f6c:	10c4b03a 	or	r2,r2,r3
80215f70:	24007816 	blt	r4,r16,80216154 <__subdf3+0x3a0>
80215f74:	2421c83a 	sub	r16,r4,r16
80215f78:	80c00044 	addi	r3,r16,1
80215f7c:	010007c4 	movi	r4,31
80215f80:	20c09516 	blt	r4,r3,802161d8 <__subdf3+0x424>
80215f84:	01400804 	movi	r5,32
80215f88:	28cbc83a 	sub	r5,r5,r3
80215f8c:	88c8d83a 	srl	r4,r17,r3
80215f90:	8962983a 	sll	r17,r17,r5
80215f94:	114a983a 	sll	r5,r2,r5
80215f98:	10c6d83a 	srl	r3,r2,r3
80215f9c:	8804c03a 	cmpne	r2,r17,zero
80215fa0:	290ab03a 	or	r5,r5,r4
80215fa4:	28a2b03a 	or	r17,r5,r2
80215fa8:	0021883a 	mov	r16,zero
80215fac:	003fa206 	br	80215e38 <__reset+0xfa1f5e38>
80215fb0:	2090b03a 	or	r8,r4,r2
80215fb4:	40018e26 	beq	r8,zero,802165f0 <__subdf3+0x83c>
80215fb8:	1007883a 	mov	r3,r2
80215fbc:	2023883a 	mov	r17,r4
80215fc0:	888001cc 	andi	r2,r17,7
80215fc4:	103f9e1e 	bne	r2,zero,80215e40 <__reset+0xfa1f5e40>
80215fc8:	1804977a 	slli	r2,r3,29
80215fcc:	8822d0fa 	srli	r17,r17,3
80215fd0:	1810d0fa 	srli	r8,r3,3
80215fd4:	9100004c 	andi	r4,r18,1
80215fd8:	1444b03a 	or	r2,r2,r17
80215fdc:	00c1ffc4 	movi	r3,2047
80215fe0:	80c02826 	beq	r16,r3,80216084 <__subdf3+0x2d0>
80215fe4:	01400434 	movhi	r5,16
80215fe8:	297fffc4 	addi	r5,r5,-1
80215fec:	80e0703a 	and	r16,r16,r3
80215ff0:	414a703a 	and	r5,r8,r5
80215ff4:	003fa806 	br	80215e98 <__reset+0xfa1f5e98>
80215ff8:	0080630e 	bge	zero,r2,80216188 <__subdf3+0x3d4>
80215ffc:	48003026 	beq	r9,zero,802160c0 <__subdf3+0x30c>
80216000:	0101ffc4 	movi	r4,2047
80216004:	813f8c26 	beq	r16,r4,80215e38 <__reset+0xfa1f5e38>
80216008:	29402034 	orhi	r5,r5,128
8021600c:	01000e04 	movi	r4,56
80216010:	2080a90e 	bge	r4,r2,802162b8 <__subdf3+0x504>
80216014:	298cb03a 	or	r6,r5,r6
80216018:	3012c03a 	cmpne	r9,r6,zero
8021601c:	0005883a 	mov	r2,zero
80216020:	4c53883a 	add	r9,r9,r17
80216024:	4c63803a 	cmpltu	r17,r9,r17
80216028:	10c7883a 	add	r3,r2,r3
8021602c:	88c7883a 	add	r3,r17,r3
80216030:	4823883a 	mov	r17,r9
80216034:	1880202c 	andhi	r2,r3,128
80216038:	1000d026 	beq	r2,zero,8021637c <__subdf3+0x5c8>
8021603c:	84000044 	addi	r16,r16,1
80216040:	0081ffc4 	movi	r2,2047
80216044:	8080fe26 	beq	r16,r2,80216440 <__subdf3+0x68c>
80216048:	00bfe034 	movhi	r2,65408
8021604c:	10bfffc4 	addi	r2,r2,-1
80216050:	1886703a 	and	r3,r3,r2
80216054:	880ad07a 	srli	r5,r17,1
80216058:	180497fa 	slli	r2,r3,31
8021605c:	8900004c 	andi	r4,r17,1
80216060:	2922b03a 	or	r17,r5,r4
80216064:	1806d07a 	srli	r3,r3,1
80216068:	1462b03a 	or	r17,r2,r17
8021606c:	3825883a 	mov	r18,r7
80216070:	003f7106 	br	80215e38 <__reset+0xfa1f5e38>
80216074:	2984b03a 	or	r2,r5,r6
80216078:	103f6826 	beq	r2,zero,80215e1c <__reset+0xfa1f5e1c>
8021607c:	39c03fcc 	andi	r7,r7,255
80216080:	003f6706 	br	80215e20 <__reset+0xfa1f5e20>
80216084:	4086b03a 	or	r3,r8,r2
80216088:	18015226 	beq	r3,zero,802165d4 <__subdf3+0x820>
8021608c:	00c00434 	movhi	r3,16
80216090:	41400234 	orhi	r5,r8,8
80216094:	18ffffc4 	addi	r3,r3,-1
80216098:	28ca703a 	and	r5,r5,r3
8021609c:	003f7e06 	br	80215e98 <__reset+0xfa1f5e98>
802160a0:	10bfffc4 	addi	r2,r2,-1
802160a4:	1000491e 	bne	r2,zero,802161cc <__subdf3+0x418>
802160a8:	898fc83a 	sub	r7,r17,r6
802160ac:	89e3803a 	cmpltu	r17,r17,r7
802160b0:	1947c83a 	sub	r3,r3,r5
802160b4:	1c47c83a 	sub	r3,r3,r17
802160b8:	3823883a 	mov	r17,r7
802160bc:	003f9b06 	br	80215f2c <__reset+0xfa1f5f2c>
802160c0:	2988b03a 	or	r4,r5,r6
802160c4:	203f5c26 	beq	r4,zero,80215e38 <__reset+0xfa1f5e38>
802160c8:	10bfffc4 	addi	r2,r2,-1
802160cc:	1000931e 	bne	r2,zero,8021631c <__subdf3+0x568>
802160d0:	898d883a 	add	r6,r17,r6
802160d4:	3463803a 	cmpltu	r17,r6,r17
802160d8:	1947883a 	add	r3,r3,r5
802160dc:	88c7883a 	add	r3,r17,r3
802160e0:	3023883a 	mov	r17,r6
802160e4:	003fd306 	br	80216034 <__reset+0xfa1f6034>
802160e8:	1000541e 	bne	r2,zero,8021623c <__subdf3+0x488>
802160ec:	80800044 	addi	r2,r16,1
802160f0:	1081ffcc 	andi	r2,r2,2047
802160f4:	01000044 	movi	r4,1
802160f8:	2080a20e 	bge	r4,r2,80216384 <__subdf3+0x5d0>
802160fc:	8989c83a 	sub	r4,r17,r6
80216100:	8905803a 	cmpltu	r2,r17,r4
80216104:	1967c83a 	sub	r19,r3,r5
80216108:	98a7c83a 	sub	r19,r19,r2
8021610c:	9880202c 	andhi	r2,r19,128
80216110:	10006326 	beq	r2,zero,802162a0 <__subdf3+0x4ec>
80216114:	3463c83a 	sub	r17,r6,r17
80216118:	28c7c83a 	sub	r3,r5,r3
8021611c:	344d803a 	cmpltu	r6,r6,r17
80216120:	19a7c83a 	sub	r19,r3,r6
80216124:	3825883a 	mov	r18,r7
80216128:	983f861e 	bne	r19,zero,80215f44 <__reset+0xfa1f5f44>
8021612c:	8809883a 	mov	r4,r17
80216130:	02067ec0 	call	802067ec <__clzsi2>
80216134:	10800804 	addi	r2,r2,32
80216138:	113ffe04 	addi	r4,r2,-8
8021613c:	00c007c4 	movi	r3,31
80216140:	193f850e 	bge	r3,r4,80215f58 <__reset+0xfa1f5f58>
80216144:	10bff604 	addi	r2,r2,-40
80216148:	8884983a 	sll	r2,r17,r2
8021614c:	0023883a 	mov	r17,zero
80216150:	243f880e 	bge	r4,r16,80215f74 <__reset+0xfa1f5f74>
80216154:	00ffe034 	movhi	r3,65408
80216158:	18ffffc4 	addi	r3,r3,-1
8021615c:	8121c83a 	sub	r16,r16,r4
80216160:	10c6703a 	and	r3,r2,r3
80216164:	003f3406 	br	80215e38 <__reset+0xfa1f5e38>
80216168:	9100004c 	andi	r4,r18,1
8021616c:	000b883a 	mov	r5,zero
80216170:	0005883a 	mov	r2,zero
80216174:	003f4806 	br	80215e98 <__reset+0xfa1f5e98>
80216178:	298cb03a 	or	r6,r5,r6
8021617c:	300cc03a 	cmpne	r6,r6,zero
80216180:	0005883a 	mov	r2,zero
80216184:	003f6406 	br	80215f18 <__reset+0xfa1f5f18>
80216188:	10009a1e 	bne	r2,zero,802163f4 <__subdf3+0x640>
8021618c:	82400044 	addi	r9,r16,1
80216190:	4881ffcc 	andi	r2,r9,2047
80216194:	02800044 	movi	r10,1
80216198:	5080670e 	bge	r10,r2,80216338 <__subdf3+0x584>
8021619c:	0081ffc4 	movi	r2,2047
802161a0:	4880af26 	beq	r9,r2,80216460 <__subdf3+0x6ac>
802161a4:	898d883a 	add	r6,r17,r6
802161a8:	1945883a 	add	r2,r3,r5
802161ac:	3447803a 	cmpltu	r3,r6,r17
802161b0:	1887883a 	add	r3,r3,r2
802161b4:	182297fa 	slli	r17,r3,31
802161b8:	300cd07a 	srli	r6,r6,1
802161bc:	1806d07a 	srli	r3,r3,1
802161c0:	4821883a 	mov	r16,r9
802161c4:	89a2b03a 	or	r17,r17,r6
802161c8:	003f1b06 	br	80215e38 <__reset+0xfa1f5e38>
802161cc:	0101ffc4 	movi	r4,2047
802161d0:	813f441e 	bne	r16,r4,80215ee4 <__reset+0xfa1f5ee4>
802161d4:	003f1806 	br	80215e38 <__reset+0xfa1f5e38>
802161d8:	843ff844 	addi	r16,r16,-31
802161dc:	01400804 	movi	r5,32
802161e0:	1408d83a 	srl	r4,r2,r16
802161e4:	19405026 	beq	r3,r5,80216328 <__subdf3+0x574>
802161e8:	01401004 	movi	r5,64
802161ec:	28c7c83a 	sub	r3,r5,r3
802161f0:	10c4983a 	sll	r2,r2,r3
802161f4:	88a2b03a 	or	r17,r17,r2
802161f8:	8822c03a 	cmpne	r17,r17,zero
802161fc:	2462b03a 	or	r17,r4,r17
80216200:	0007883a 	mov	r3,zero
80216204:	0021883a 	mov	r16,zero
80216208:	003f6d06 	br	80215fc0 <__reset+0xfa1f5fc0>
8021620c:	11fff804 	addi	r7,r2,-32
80216210:	01000804 	movi	r4,32
80216214:	29ced83a 	srl	r7,r5,r7
80216218:	11004526 	beq	r2,r4,80216330 <__subdf3+0x57c>
8021621c:	01001004 	movi	r4,64
80216220:	2089c83a 	sub	r4,r4,r2
80216224:	2904983a 	sll	r2,r5,r4
80216228:	118cb03a 	or	r6,r2,r6
8021622c:	300cc03a 	cmpne	r6,r6,zero
80216230:	398cb03a 	or	r6,r7,r6
80216234:	0005883a 	mov	r2,zero
80216238:	003f3706 	br	80215f18 <__reset+0xfa1f5f18>
8021623c:	80002a26 	beq	r16,zero,802162e8 <__subdf3+0x534>
80216240:	0101ffc4 	movi	r4,2047
80216244:	49006626 	beq	r9,r4,802163e0 <__subdf3+0x62c>
80216248:	0085c83a 	sub	r2,zero,r2
8021624c:	18c02034 	orhi	r3,r3,128
80216250:	01000e04 	movi	r4,56
80216254:	20807e16 	blt	r4,r2,80216450 <__subdf3+0x69c>
80216258:	010007c4 	movi	r4,31
8021625c:	2080e716 	blt	r4,r2,802165fc <__subdf3+0x848>
80216260:	01000804 	movi	r4,32
80216264:	2089c83a 	sub	r4,r4,r2
80216268:	1914983a 	sll	r10,r3,r4
8021626c:	8890d83a 	srl	r8,r17,r2
80216270:	8908983a 	sll	r4,r17,r4
80216274:	1884d83a 	srl	r2,r3,r2
80216278:	5222b03a 	or	r17,r10,r8
8021627c:	2006c03a 	cmpne	r3,r4,zero
80216280:	88e2b03a 	or	r17,r17,r3
80216284:	3463c83a 	sub	r17,r6,r17
80216288:	2885c83a 	sub	r2,r5,r2
8021628c:	344d803a 	cmpltu	r6,r6,r17
80216290:	1187c83a 	sub	r3,r2,r6
80216294:	4821883a 	mov	r16,r9
80216298:	3825883a 	mov	r18,r7
8021629c:	003f2306 	br	80215f2c <__reset+0xfa1f5f2c>
802162a0:	24d0b03a 	or	r8,r4,r19
802162a4:	40001b1e 	bne	r8,zero,80216314 <__subdf3+0x560>
802162a8:	0005883a 	mov	r2,zero
802162ac:	0009883a 	mov	r4,zero
802162b0:	0021883a 	mov	r16,zero
802162b4:	003f4906 	br	80215fdc <__reset+0xfa1f5fdc>
802162b8:	010007c4 	movi	r4,31
802162bc:	20803a16 	blt	r4,r2,802163a8 <__subdf3+0x5f4>
802162c0:	01000804 	movi	r4,32
802162c4:	2089c83a 	sub	r4,r4,r2
802162c8:	2912983a 	sll	r9,r5,r4
802162cc:	3090d83a 	srl	r8,r6,r2
802162d0:	3108983a 	sll	r4,r6,r4
802162d4:	2884d83a 	srl	r2,r5,r2
802162d8:	4a12b03a 	or	r9,r9,r8
802162dc:	2008c03a 	cmpne	r4,r4,zero
802162e0:	4912b03a 	or	r9,r9,r4
802162e4:	003f4e06 	br	80216020 <__reset+0xfa1f6020>
802162e8:	1c48b03a 	or	r4,r3,r17
802162ec:	20003c26 	beq	r4,zero,802163e0 <__subdf3+0x62c>
802162f0:	0084303a 	nor	r2,zero,r2
802162f4:	1000381e 	bne	r2,zero,802163d8 <__subdf3+0x624>
802162f8:	3463c83a 	sub	r17,r6,r17
802162fc:	28c5c83a 	sub	r2,r5,r3
80216300:	344d803a 	cmpltu	r6,r6,r17
80216304:	1187c83a 	sub	r3,r2,r6
80216308:	4821883a 	mov	r16,r9
8021630c:	3825883a 	mov	r18,r7
80216310:	003f0606 	br	80215f2c <__reset+0xfa1f5f2c>
80216314:	2023883a 	mov	r17,r4
80216318:	003f0906 	br	80215f40 <__reset+0xfa1f5f40>
8021631c:	0101ffc4 	movi	r4,2047
80216320:	813f3a1e 	bne	r16,r4,8021600c <__reset+0xfa1f600c>
80216324:	003ec406 	br	80215e38 <__reset+0xfa1f5e38>
80216328:	0005883a 	mov	r2,zero
8021632c:	003fb106 	br	802161f4 <__reset+0xfa1f61f4>
80216330:	0005883a 	mov	r2,zero
80216334:	003fbc06 	br	80216228 <__reset+0xfa1f6228>
80216338:	1c44b03a 	or	r2,r3,r17
8021633c:	80008e1e 	bne	r16,zero,80216578 <__subdf3+0x7c4>
80216340:	1000c826 	beq	r2,zero,80216664 <__subdf3+0x8b0>
80216344:	2984b03a 	or	r2,r5,r6
80216348:	103ebb26 	beq	r2,zero,80215e38 <__reset+0xfa1f5e38>
8021634c:	8989883a 	add	r4,r17,r6
80216350:	1945883a 	add	r2,r3,r5
80216354:	2447803a 	cmpltu	r3,r4,r17
80216358:	1887883a 	add	r3,r3,r2
8021635c:	1880202c 	andhi	r2,r3,128
80216360:	2023883a 	mov	r17,r4
80216364:	103f1626 	beq	r2,zero,80215fc0 <__reset+0xfa1f5fc0>
80216368:	00bfe034 	movhi	r2,65408
8021636c:	10bfffc4 	addi	r2,r2,-1
80216370:	5021883a 	mov	r16,r10
80216374:	1886703a 	and	r3,r3,r2
80216378:	003eaf06 	br	80215e38 <__reset+0xfa1f5e38>
8021637c:	3825883a 	mov	r18,r7
80216380:	003f0f06 	br	80215fc0 <__reset+0xfa1f5fc0>
80216384:	1c44b03a 	or	r2,r3,r17
80216388:	8000251e 	bne	r16,zero,80216420 <__subdf3+0x66c>
8021638c:	1000661e 	bne	r2,zero,80216528 <__subdf3+0x774>
80216390:	2990b03a 	or	r8,r5,r6
80216394:	40009626 	beq	r8,zero,802165f0 <__subdf3+0x83c>
80216398:	2807883a 	mov	r3,r5
8021639c:	3023883a 	mov	r17,r6
802163a0:	3825883a 	mov	r18,r7
802163a4:	003ea406 	br	80215e38 <__reset+0xfa1f5e38>
802163a8:	127ff804 	addi	r9,r2,-32
802163ac:	01000804 	movi	r4,32
802163b0:	2a52d83a 	srl	r9,r5,r9
802163b4:	11008c26 	beq	r2,r4,802165e8 <__subdf3+0x834>
802163b8:	01001004 	movi	r4,64
802163bc:	2085c83a 	sub	r2,r4,r2
802163c0:	2884983a 	sll	r2,r5,r2
802163c4:	118cb03a 	or	r6,r2,r6
802163c8:	300cc03a 	cmpne	r6,r6,zero
802163cc:	4992b03a 	or	r9,r9,r6
802163d0:	0005883a 	mov	r2,zero
802163d4:	003f1206 	br	80216020 <__reset+0xfa1f6020>
802163d8:	0101ffc4 	movi	r4,2047
802163dc:	493f9c1e 	bne	r9,r4,80216250 <__reset+0xfa1f6250>
802163e0:	2807883a 	mov	r3,r5
802163e4:	3023883a 	mov	r17,r6
802163e8:	4821883a 	mov	r16,r9
802163ec:	3825883a 	mov	r18,r7
802163f0:	003e9106 	br	80215e38 <__reset+0xfa1f5e38>
802163f4:	80001f1e 	bne	r16,zero,80216474 <__subdf3+0x6c0>
802163f8:	1c48b03a 	or	r4,r3,r17
802163fc:	20005a26 	beq	r4,zero,80216568 <__subdf3+0x7b4>
80216400:	0084303a 	nor	r2,zero,r2
80216404:	1000561e 	bne	r2,zero,80216560 <__subdf3+0x7ac>
80216408:	89a3883a 	add	r17,r17,r6
8021640c:	1945883a 	add	r2,r3,r5
80216410:	898d803a 	cmpltu	r6,r17,r6
80216414:	3087883a 	add	r3,r6,r2
80216418:	4821883a 	mov	r16,r9
8021641c:	003f0506 	br	80216034 <__reset+0xfa1f6034>
80216420:	10002b1e 	bne	r2,zero,802164d0 <__subdf3+0x71c>
80216424:	2984b03a 	or	r2,r5,r6
80216428:	10008026 	beq	r2,zero,8021662c <__subdf3+0x878>
8021642c:	2807883a 	mov	r3,r5
80216430:	3023883a 	mov	r17,r6
80216434:	3825883a 	mov	r18,r7
80216438:	0401ffc4 	movi	r16,2047
8021643c:	003e7e06 	br	80215e38 <__reset+0xfa1f5e38>
80216440:	3809883a 	mov	r4,r7
80216444:	0011883a 	mov	r8,zero
80216448:	0005883a 	mov	r2,zero
8021644c:	003ee306 	br	80215fdc <__reset+0xfa1f5fdc>
80216450:	1c62b03a 	or	r17,r3,r17
80216454:	8822c03a 	cmpne	r17,r17,zero
80216458:	0005883a 	mov	r2,zero
8021645c:	003f8906 	br	80216284 <__reset+0xfa1f6284>
80216460:	3809883a 	mov	r4,r7
80216464:	4821883a 	mov	r16,r9
80216468:	0011883a 	mov	r8,zero
8021646c:	0005883a 	mov	r2,zero
80216470:	003eda06 	br	80215fdc <__reset+0xfa1f5fdc>
80216474:	0101ffc4 	movi	r4,2047
80216478:	49003b26 	beq	r9,r4,80216568 <__subdf3+0x7b4>
8021647c:	0085c83a 	sub	r2,zero,r2
80216480:	18c02034 	orhi	r3,r3,128
80216484:	01000e04 	movi	r4,56
80216488:	20806e16 	blt	r4,r2,80216644 <__subdf3+0x890>
8021648c:	010007c4 	movi	r4,31
80216490:	20807716 	blt	r4,r2,80216670 <__subdf3+0x8bc>
80216494:	01000804 	movi	r4,32
80216498:	2089c83a 	sub	r4,r4,r2
8021649c:	1914983a 	sll	r10,r3,r4
802164a0:	8890d83a 	srl	r8,r17,r2
802164a4:	8908983a 	sll	r4,r17,r4
802164a8:	1884d83a 	srl	r2,r3,r2
802164ac:	5222b03a 	or	r17,r10,r8
802164b0:	2006c03a 	cmpne	r3,r4,zero
802164b4:	88e2b03a 	or	r17,r17,r3
802164b8:	89a3883a 	add	r17,r17,r6
802164bc:	1145883a 	add	r2,r2,r5
802164c0:	898d803a 	cmpltu	r6,r17,r6
802164c4:	3087883a 	add	r3,r6,r2
802164c8:	4821883a 	mov	r16,r9
802164cc:	003ed906 	br	80216034 <__reset+0xfa1f6034>
802164d0:	2984b03a 	or	r2,r5,r6
802164d4:	10004226 	beq	r2,zero,802165e0 <__subdf3+0x82c>
802164d8:	1808d0fa 	srli	r4,r3,3
802164dc:	8822d0fa 	srli	r17,r17,3
802164e0:	1806977a 	slli	r3,r3,29
802164e4:	2080022c 	andhi	r2,r4,8
802164e8:	1c62b03a 	or	r17,r3,r17
802164ec:	10000826 	beq	r2,zero,80216510 <__subdf3+0x75c>
802164f0:	2812d0fa 	srli	r9,r5,3
802164f4:	4880022c 	andhi	r2,r9,8
802164f8:	1000051e 	bne	r2,zero,80216510 <__subdf3+0x75c>
802164fc:	300cd0fa 	srli	r6,r6,3
80216500:	2804977a 	slli	r2,r5,29
80216504:	4809883a 	mov	r4,r9
80216508:	3825883a 	mov	r18,r7
8021650c:	11a2b03a 	or	r17,r2,r6
80216510:	8806d77a 	srli	r3,r17,29
80216514:	200890fa 	slli	r4,r4,3
80216518:	882290fa 	slli	r17,r17,3
8021651c:	0401ffc4 	movi	r16,2047
80216520:	1906b03a 	or	r3,r3,r4
80216524:	003e4406 	br	80215e38 <__reset+0xfa1f5e38>
80216528:	2984b03a 	or	r2,r5,r6
8021652c:	103e4226 	beq	r2,zero,80215e38 <__reset+0xfa1f5e38>
80216530:	8989c83a 	sub	r4,r17,r6
80216534:	8911803a 	cmpltu	r8,r17,r4
80216538:	1945c83a 	sub	r2,r3,r5
8021653c:	1205c83a 	sub	r2,r2,r8
80216540:	1200202c 	andhi	r8,r2,128
80216544:	403e9a26 	beq	r8,zero,80215fb0 <__reset+0xfa1f5fb0>
80216548:	3463c83a 	sub	r17,r6,r17
8021654c:	28c5c83a 	sub	r2,r5,r3
80216550:	344d803a 	cmpltu	r6,r6,r17
80216554:	1187c83a 	sub	r3,r2,r6
80216558:	3825883a 	mov	r18,r7
8021655c:	003e3606 	br	80215e38 <__reset+0xfa1f5e38>
80216560:	0101ffc4 	movi	r4,2047
80216564:	493fc71e 	bne	r9,r4,80216484 <__reset+0xfa1f6484>
80216568:	2807883a 	mov	r3,r5
8021656c:	3023883a 	mov	r17,r6
80216570:	4821883a 	mov	r16,r9
80216574:	003e3006 	br	80215e38 <__reset+0xfa1f5e38>
80216578:	10003626 	beq	r2,zero,80216654 <__subdf3+0x8a0>
8021657c:	2984b03a 	or	r2,r5,r6
80216580:	10001726 	beq	r2,zero,802165e0 <__subdf3+0x82c>
80216584:	1808d0fa 	srli	r4,r3,3
80216588:	8822d0fa 	srli	r17,r17,3
8021658c:	1806977a 	slli	r3,r3,29
80216590:	2080022c 	andhi	r2,r4,8
80216594:	1c62b03a 	or	r17,r3,r17
80216598:	10000726 	beq	r2,zero,802165b8 <__subdf3+0x804>
8021659c:	2812d0fa 	srli	r9,r5,3
802165a0:	4880022c 	andhi	r2,r9,8
802165a4:	1000041e 	bne	r2,zero,802165b8 <__subdf3+0x804>
802165a8:	300cd0fa 	srli	r6,r6,3
802165ac:	2804977a 	slli	r2,r5,29
802165b0:	4809883a 	mov	r4,r9
802165b4:	11a2b03a 	or	r17,r2,r6
802165b8:	8806d77a 	srli	r3,r17,29
802165bc:	200890fa 	slli	r4,r4,3
802165c0:	882290fa 	slli	r17,r17,3
802165c4:	3825883a 	mov	r18,r7
802165c8:	1906b03a 	or	r3,r3,r4
802165cc:	0401ffc4 	movi	r16,2047
802165d0:	003e1906 	br	80215e38 <__reset+0xfa1f5e38>
802165d4:	000b883a 	mov	r5,zero
802165d8:	0005883a 	mov	r2,zero
802165dc:	003e2e06 	br	80215e98 <__reset+0xfa1f5e98>
802165e0:	0401ffc4 	movi	r16,2047
802165e4:	003e1406 	br	80215e38 <__reset+0xfa1f5e38>
802165e8:	0005883a 	mov	r2,zero
802165ec:	003f7506 	br	802163c4 <__reset+0xfa1f63c4>
802165f0:	0005883a 	mov	r2,zero
802165f4:	0009883a 	mov	r4,zero
802165f8:	003e7806 	br	80215fdc <__reset+0xfa1f5fdc>
802165fc:	123ff804 	addi	r8,r2,-32
80216600:	01000804 	movi	r4,32
80216604:	1a10d83a 	srl	r8,r3,r8
80216608:	11002526 	beq	r2,r4,802166a0 <__subdf3+0x8ec>
8021660c:	01001004 	movi	r4,64
80216610:	2085c83a 	sub	r2,r4,r2
80216614:	1884983a 	sll	r2,r3,r2
80216618:	1444b03a 	or	r2,r2,r17
8021661c:	1004c03a 	cmpne	r2,r2,zero
80216620:	40a2b03a 	or	r17,r8,r2
80216624:	0005883a 	mov	r2,zero
80216628:	003f1606 	br	80216284 <__reset+0xfa1f6284>
8021662c:	02000434 	movhi	r8,16
80216630:	0009883a 	mov	r4,zero
80216634:	423fffc4 	addi	r8,r8,-1
80216638:	00bfffc4 	movi	r2,-1
8021663c:	0401ffc4 	movi	r16,2047
80216640:	003e6606 	br	80215fdc <__reset+0xfa1f5fdc>
80216644:	1c62b03a 	or	r17,r3,r17
80216648:	8822c03a 	cmpne	r17,r17,zero
8021664c:	0005883a 	mov	r2,zero
80216650:	003f9906 	br	802164b8 <__reset+0xfa1f64b8>
80216654:	2807883a 	mov	r3,r5
80216658:	3023883a 	mov	r17,r6
8021665c:	0401ffc4 	movi	r16,2047
80216660:	003df506 	br	80215e38 <__reset+0xfa1f5e38>
80216664:	2807883a 	mov	r3,r5
80216668:	3023883a 	mov	r17,r6
8021666c:	003df206 	br	80215e38 <__reset+0xfa1f5e38>
80216670:	123ff804 	addi	r8,r2,-32
80216674:	01000804 	movi	r4,32
80216678:	1a10d83a 	srl	r8,r3,r8
8021667c:	11000a26 	beq	r2,r4,802166a8 <__subdf3+0x8f4>
80216680:	01001004 	movi	r4,64
80216684:	2085c83a 	sub	r2,r4,r2
80216688:	1884983a 	sll	r2,r3,r2
8021668c:	1444b03a 	or	r2,r2,r17
80216690:	1004c03a 	cmpne	r2,r2,zero
80216694:	40a2b03a 	or	r17,r8,r2
80216698:	0005883a 	mov	r2,zero
8021669c:	003f8606 	br	802164b8 <__reset+0xfa1f64b8>
802166a0:	0005883a 	mov	r2,zero
802166a4:	003fdc06 	br	80216618 <__reset+0xfa1f6618>
802166a8:	0005883a 	mov	r2,zero
802166ac:	003ff706 	br	8021668c <__reset+0xfa1f668c>

802166b0 <__fixdfsi>:
802166b0:	280cd53a 	srli	r6,r5,20
802166b4:	00c00434 	movhi	r3,16
802166b8:	18ffffc4 	addi	r3,r3,-1
802166bc:	3181ffcc 	andi	r6,r6,2047
802166c0:	01c0ff84 	movi	r7,1022
802166c4:	28c6703a 	and	r3,r5,r3
802166c8:	280ad7fa 	srli	r5,r5,31
802166cc:	3980120e 	bge	r7,r6,80216718 <__fixdfsi+0x68>
802166d0:	00810744 	movi	r2,1053
802166d4:	11800c16 	blt	r2,r6,80216708 <__fixdfsi+0x58>
802166d8:	00810cc4 	movi	r2,1075
802166dc:	1185c83a 	sub	r2,r2,r6
802166e0:	01c007c4 	movi	r7,31
802166e4:	18c00434 	orhi	r3,r3,16
802166e8:	38800d16 	blt	r7,r2,80216720 <__fixdfsi+0x70>
802166ec:	31befb44 	addi	r6,r6,-1043
802166f0:	2084d83a 	srl	r2,r4,r2
802166f4:	1986983a 	sll	r3,r3,r6
802166f8:	1884b03a 	or	r2,r3,r2
802166fc:	28000726 	beq	r5,zero,8021671c <__fixdfsi+0x6c>
80216700:	0085c83a 	sub	r2,zero,r2
80216704:	f800283a 	ret
80216708:	00a00034 	movhi	r2,32768
8021670c:	10bfffc4 	addi	r2,r2,-1
80216710:	2885883a 	add	r2,r5,r2
80216714:	f800283a 	ret
80216718:	0005883a 	mov	r2,zero
8021671c:	f800283a 	ret
80216720:	008104c4 	movi	r2,1043
80216724:	1185c83a 	sub	r2,r2,r6
80216728:	1884d83a 	srl	r2,r3,r2
8021672c:	003ff306 	br	802166fc <__reset+0xfa1f66fc>

80216730 <__floatsidf>:
80216730:	defffd04 	addi	sp,sp,-12
80216734:	dfc00215 	stw	ra,8(sp)
80216738:	dc400115 	stw	r17,4(sp)
8021673c:	dc000015 	stw	r16,0(sp)
80216740:	20002b26 	beq	r4,zero,802167f0 <__floatsidf+0xc0>
80216744:	2023883a 	mov	r17,r4
80216748:	2020d7fa 	srli	r16,r4,31
8021674c:	20002d16 	blt	r4,zero,80216804 <__floatsidf+0xd4>
80216750:	8809883a 	mov	r4,r17
80216754:	02067ec0 	call	802067ec <__clzsi2>
80216758:	01410784 	movi	r5,1054
8021675c:	288bc83a 	sub	r5,r5,r2
80216760:	01010cc4 	movi	r4,1075
80216764:	2149c83a 	sub	r4,r4,r5
80216768:	00c007c4 	movi	r3,31
8021676c:	1900160e 	bge	r3,r4,802167c8 <__floatsidf+0x98>
80216770:	00c104c4 	movi	r3,1043
80216774:	1947c83a 	sub	r3,r3,r5
80216778:	88c6983a 	sll	r3,r17,r3
8021677c:	00800434 	movhi	r2,16
80216780:	10bfffc4 	addi	r2,r2,-1
80216784:	1886703a 	and	r3,r3,r2
80216788:	2941ffcc 	andi	r5,r5,2047
8021678c:	800d883a 	mov	r6,r16
80216790:	0005883a 	mov	r2,zero
80216794:	280a953a 	slli	r5,r5,20
80216798:	31803fcc 	andi	r6,r6,255
8021679c:	01000434 	movhi	r4,16
802167a0:	300c97fa 	slli	r6,r6,31
802167a4:	213fffc4 	addi	r4,r4,-1
802167a8:	1906703a 	and	r3,r3,r4
802167ac:	1946b03a 	or	r3,r3,r5
802167b0:	1986b03a 	or	r3,r3,r6
802167b4:	dfc00217 	ldw	ra,8(sp)
802167b8:	dc400117 	ldw	r17,4(sp)
802167bc:	dc000017 	ldw	r16,0(sp)
802167c0:	dec00304 	addi	sp,sp,12
802167c4:	f800283a 	ret
802167c8:	00c002c4 	movi	r3,11
802167cc:	1887c83a 	sub	r3,r3,r2
802167d0:	88c6d83a 	srl	r3,r17,r3
802167d4:	8904983a 	sll	r2,r17,r4
802167d8:	01000434 	movhi	r4,16
802167dc:	213fffc4 	addi	r4,r4,-1
802167e0:	2941ffcc 	andi	r5,r5,2047
802167e4:	1906703a 	and	r3,r3,r4
802167e8:	800d883a 	mov	r6,r16
802167ec:	003fe906 	br	80216794 <__reset+0xfa1f6794>
802167f0:	000d883a 	mov	r6,zero
802167f4:	000b883a 	mov	r5,zero
802167f8:	0007883a 	mov	r3,zero
802167fc:	0005883a 	mov	r2,zero
80216800:	003fe406 	br	80216794 <__reset+0xfa1f6794>
80216804:	0123c83a 	sub	r17,zero,r4
80216808:	003fd106 	br	80216750 <__reset+0xfa1f6750>

8021680c <__floatunsidf>:
8021680c:	defffe04 	addi	sp,sp,-8
80216810:	dc000015 	stw	r16,0(sp)
80216814:	dfc00115 	stw	ra,4(sp)
80216818:	2021883a 	mov	r16,r4
8021681c:	20002226 	beq	r4,zero,802168a8 <__floatunsidf+0x9c>
80216820:	02067ec0 	call	802067ec <__clzsi2>
80216824:	01010784 	movi	r4,1054
80216828:	2089c83a 	sub	r4,r4,r2
8021682c:	01810cc4 	movi	r6,1075
80216830:	310dc83a 	sub	r6,r6,r4
80216834:	00c007c4 	movi	r3,31
80216838:	1980120e 	bge	r3,r6,80216884 <__floatunsidf+0x78>
8021683c:	00c104c4 	movi	r3,1043
80216840:	1907c83a 	sub	r3,r3,r4
80216844:	80ca983a 	sll	r5,r16,r3
80216848:	00800434 	movhi	r2,16
8021684c:	10bfffc4 	addi	r2,r2,-1
80216850:	2101ffcc 	andi	r4,r4,2047
80216854:	0021883a 	mov	r16,zero
80216858:	288a703a 	and	r5,r5,r2
8021685c:	2008953a 	slli	r4,r4,20
80216860:	00c00434 	movhi	r3,16
80216864:	18ffffc4 	addi	r3,r3,-1
80216868:	28c6703a 	and	r3,r5,r3
8021686c:	8005883a 	mov	r2,r16
80216870:	1906b03a 	or	r3,r3,r4
80216874:	dfc00117 	ldw	ra,4(sp)
80216878:	dc000017 	ldw	r16,0(sp)
8021687c:	dec00204 	addi	sp,sp,8
80216880:	f800283a 	ret
80216884:	00c002c4 	movi	r3,11
80216888:	188bc83a 	sub	r5,r3,r2
8021688c:	814ad83a 	srl	r5,r16,r5
80216890:	00c00434 	movhi	r3,16
80216894:	18ffffc4 	addi	r3,r3,-1
80216898:	81a0983a 	sll	r16,r16,r6
8021689c:	2101ffcc 	andi	r4,r4,2047
802168a0:	28ca703a 	and	r5,r5,r3
802168a4:	003fed06 	br	8021685c <__reset+0xfa1f685c>
802168a8:	0009883a 	mov	r4,zero
802168ac:	000b883a 	mov	r5,zero
802168b0:	003fea06 	br	8021685c <__reset+0xfa1f685c>

802168b4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
802168b4:	defffb04 	addi	sp,sp,-20
802168b8:	df000415 	stw	fp,16(sp)
802168bc:	df000404 	addi	fp,sp,16
802168c0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
802168c4:	008000c4 	movi	r2,3
802168c8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
802168cc:	e0fffd17 	ldw	r3,-12(fp)
802168d0:	008003f4 	movhi	r2,15
802168d4:	10909004 	addi	r2,r2,16960
802168d8:	1887383a 	mul	r3,r3,r2
802168dc:	00817db4 	movhi	r2,1526
802168e0:	10b84004 	addi	r2,r2,-7936
802168e4:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
802168e8:	00a00034 	movhi	r2,32768
802168ec:	10bfffc4 	addi	r2,r2,-1
802168f0:	10c5203a 	divu	r2,r2,r3
802168f4:	e0ffff17 	ldw	r3,-4(fp)
802168f8:	1885203a 	divu	r2,r3,r2
802168fc:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
80216900:	e0bffe17 	ldw	r2,-8(fp)
80216904:	10002526 	beq	r2,zero,8021699c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
80216908:	e03ffc15 	stw	zero,-16(fp)
8021690c:	00001406 	br	80216960 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
80216910:	00a00034 	movhi	r2,32768
80216914:	10bfffc4 	addi	r2,r2,-1
80216918:	10bfffc4 	addi	r2,r2,-1
8021691c:	103ffe1e 	bne	r2,zero,80216918 <__reset+0xfa1f6918>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
80216920:	e0fffd17 	ldw	r3,-12(fp)
80216924:	008003f4 	movhi	r2,15
80216928:	10909004 	addi	r2,r2,16960
8021692c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
80216930:	00817db4 	movhi	r2,1526
80216934:	10b84004 	addi	r2,r2,-7936
80216938:	10c7203a 	divu	r3,r2,r3
8021693c:	00a00034 	movhi	r2,32768
80216940:	10bfffc4 	addi	r2,r2,-1
80216944:	10c5203a 	divu	r2,r2,r3
80216948:	e0ffff17 	ldw	r3,-4(fp)
8021694c:	1885c83a 	sub	r2,r3,r2
80216950:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
80216954:	e0bffc17 	ldw	r2,-16(fp)
80216958:	10800044 	addi	r2,r2,1
8021695c:	e0bffc15 	stw	r2,-16(fp)
80216960:	e0fffc17 	ldw	r3,-16(fp)
80216964:	e0bffe17 	ldw	r2,-8(fp)
80216968:	18bfe916 	blt	r3,r2,80216910 <__reset+0xfa1f6910>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021696c:	e0fffd17 	ldw	r3,-12(fp)
80216970:	008003f4 	movhi	r2,15
80216974:	10909004 	addi	r2,r2,16960
80216978:	1887383a 	mul	r3,r3,r2
8021697c:	00817db4 	movhi	r2,1526
80216980:	10b84004 	addi	r2,r2,-7936
80216984:	10c7203a 	divu	r3,r2,r3
80216988:	e0bfff17 	ldw	r2,-4(fp)
8021698c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80216990:	10bfffc4 	addi	r2,r2,-1
80216994:	103ffe1e 	bne	r2,zero,80216990 <__reset+0xfa1f6990>
80216998:	00000b06 	br	802169c8 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021699c:	e0fffd17 	ldw	r3,-12(fp)
802169a0:	008003f4 	movhi	r2,15
802169a4:	10909004 	addi	r2,r2,16960
802169a8:	1887383a 	mul	r3,r3,r2
802169ac:	00817db4 	movhi	r2,1526
802169b0:	10b84004 	addi	r2,r2,-7936
802169b4:	10c7203a 	divu	r3,r2,r3
802169b8:	e0bfff17 	ldw	r2,-4(fp)
802169bc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
802169c0:	10bfffc4 	addi	r2,r2,-1
802169c4:	00bffe16 	blt	zero,r2,802169c0 <__reset+0xfa1f69c0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
802169c8:	0005883a 	mov	r2,zero
}
802169cc:	e037883a 	mov	sp,fp
802169d0:	df000017 	ldw	fp,0(sp)
802169d4:	dec00104 	addi	sp,sp,4
802169d8:	f800283a 	ret

802169dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802169dc:	defffe04 	addi	sp,sp,-8
802169e0:	dfc00115 	stw	ra,4(sp)
802169e4:	df000015 	stw	fp,0(sp)
802169e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802169ec:	d0a00c17 	ldw	r2,-32720(gp)
802169f0:	10000326 	beq	r2,zero,80216a00 <alt_get_errno+0x24>
802169f4:	d0a00c17 	ldw	r2,-32720(gp)
802169f8:	103ee83a 	callr	r2
802169fc:	00000106 	br	80216a04 <alt_get_errno+0x28>
80216a00:	d0a02504 	addi	r2,gp,-32620
}
80216a04:	e037883a 	mov	sp,fp
80216a08:	dfc00117 	ldw	ra,4(sp)
80216a0c:	df000017 	ldw	fp,0(sp)
80216a10:	dec00204 	addi	sp,sp,8
80216a14:	f800283a 	ret

80216a18 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
80216a18:	defffb04 	addi	sp,sp,-20
80216a1c:	dfc00415 	stw	ra,16(sp)
80216a20:	df000315 	stw	fp,12(sp)
80216a24:	df000304 	addi	fp,sp,12
80216a28:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
80216a2c:	e0bfff17 	ldw	r2,-4(fp)
80216a30:	10000616 	blt	r2,zero,80216a4c <close+0x34>
80216a34:	e0bfff17 	ldw	r2,-4(fp)
80216a38:	10c00324 	muli	r3,r2,12
80216a3c:	00a008b4 	movhi	r2,32802
80216a40:	10b93f04 	addi	r2,r2,-6916
80216a44:	1885883a 	add	r2,r3,r2
80216a48:	00000106 	br	80216a50 <close+0x38>
80216a4c:	0005883a 	mov	r2,zero
80216a50:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
80216a54:	e0bffd17 	ldw	r2,-12(fp)
80216a58:	10001926 	beq	r2,zero,80216ac0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
80216a5c:	e0bffd17 	ldw	r2,-12(fp)
80216a60:	10800017 	ldw	r2,0(r2)
80216a64:	10800417 	ldw	r2,16(r2)
80216a68:	10000626 	beq	r2,zero,80216a84 <close+0x6c>
80216a6c:	e0bffd17 	ldw	r2,-12(fp)
80216a70:	10800017 	ldw	r2,0(r2)
80216a74:	10800417 	ldw	r2,16(r2)
80216a78:	e13ffd17 	ldw	r4,-12(fp)
80216a7c:	103ee83a 	callr	r2
80216a80:	00000106 	br	80216a88 <close+0x70>
80216a84:	0005883a 	mov	r2,zero
80216a88:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
80216a8c:	e13fff17 	ldw	r4,-4(fp)
80216a90:	021718c0 	call	8021718c <alt_release_fd>
    if (rval < 0)
80216a94:	e0bffe17 	ldw	r2,-8(fp)
80216a98:	1000070e 	bge	r2,zero,80216ab8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
80216a9c:	02169dc0 	call	802169dc <alt_get_errno>
80216aa0:	1007883a 	mov	r3,r2
80216aa4:	e0bffe17 	ldw	r2,-8(fp)
80216aa8:	0085c83a 	sub	r2,zero,r2
80216aac:	18800015 	stw	r2,0(r3)
      return -1;
80216ab0:	00bfffc4 	movi	r2,-1
80216ab4:	00000706 	br	80216ad4 <close+0xbc>
    }
    return 0;
80216ab8:	0005883a 	mov	r2,zero
80216abc:	00000506 	br	80216ad4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216ac0:	02169dc0 	call	802169dc <alt_get_errno>
80216ac4:	1007883a 	mov	r3,r2
80216ac8:	00801444 	movi	r2,81
80216acc:	18800015 	stw	r2,0(r3)
    return -1;
80216ad0:	00bfffc4 	movi	r2,-1
  }
}
80216ad4:	e037883a 	mov	sp,fp
80216ad8:	dfc00117 	ldw	ra,4(sp)
80216adc:	df000017 	ldw	fp,0(sp)
80216ae0:	dec00204 	addi	sp,sp,8
80216ae4:	f800283a 	ret

80216ae8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
80216ae8:	deffff04 	addi	sp,sp,-4
80216aec:	df000015 	stw	fp,0(sp)
80216af0:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80216af4:	0001883a 	nop
80216af8:	e037883a 	mov	sp,fp
80216afc:	df000017 	ldw	fp,0(sp)
80216b00:	dec00104 	addi	sp,sp,4
80216b04:	f800283a 	ret

80216b08 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
80216b08:	defffc04 	addi	sp,sp,-16
80216b0c:	df000315 	stw	fp,12(sp)
80216b10:	df000304 	addi	fp,sp,12
80216b14:	e13ffd15 	stw	r4,-12(fp)
80216b18:	e17ffe15 	stw	r5,-8(fp)
80216b1c:	e1bfff15 	stw	r6,-4(fp)
  return len;
80216b20:	e0bfff17 	ldw	r2,-4(fp)
}
80216b24:	e037883a 	mov	sp,fp
80216b28:	df000017 	ldw	fp,0(sp)
80216b2c:	dec00104 	addi	sp,sp,4
80216b30:	f800283a 	ret

80216b34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216b34:	defffe04 	addi	sp,sp,-8
80216b38:	dfc00115 	stw	ra,4(sp)
80216b3c:	df000015 	stw	fp,0(sp)
80216b40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216b44:	d0a00c17 	ldw	r2,-32720(gp)
80216b48:	10000326 	beq	r2,zero,80216b58 <alt_get_errno+0x24>
80216b4c:	d0a00c17 	ldw	r2,-32720(gp)
80216b50:	103ee83a 	callr	r2
80216b54:	00000106 	br	80216b5c <alt_get_errno+0x28>
80216b58:	d0a02504 	addi	r2,gp,-32620
}
80216b5c:	e037883a 	mov	sp,fp
80216b60:	dfc00117 	ldw	ra,4(sp)
80216b64:	df000017 	ldw	fp,0(sp)
80216b68:	dec00204 	addi	sp,sp,8
80216b6c:	f800283a 	ret

80216b70 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
80216b70:	defffb04 	addi	sp,sp,-20
80216b74:	dfc00415 	stw	ra,16(sp)
80216b78:	df000315 	stw	fp,12(sp)
80216b7c:	df000304 	addi	fp,sp,12
80216b80:	e13ffe15 	stw	r4,-8(fp)
80216b84:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216b88:	e0bffe17 	ldw	r2,-8(fp)
80216b8c:	10000616 	blt	r2,zero,80216ba8 <fstat+0x38>
80216b90:	e0bffe17 	ldw	r2,-8(fp)
80216b94:	10c00324 	muli	r3,r2,12
80216b98:	00a008b4 	movhi	r2,32802
80216b9c:	10b93f04 	addi	r2,r2,-6916
80216ba0:	1885883a 	add	r2,r3,r2
80216ba4:	00000106 	br	80216bac <fstat+0x3c>
80216ba8:	0005883a 	mov	r2,zero
80216bac:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
80216bb0:	e0bffd17 	ldw	r2,-12(fp)
80216bb4:	10001026 	beq	r2,zero,80216bf8 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
80216bb8:	e0bffd17 	ldw	r2,-12(fp)
80216bbc:	10800017 	ldw	r2,0(r2)
80216bc0:	10800817 	ldw	r2,32(r2)
80216bc4:	10000726 	beq	r2,zero,80216be4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
80216bc8:	e0bffd17 	ldw	r2,-12(fp)
80216bcc:	10800017 	ldw	r2,0(r2)
80216bd0:	10800817 	ldw	r2,32(r2)
80216bd4:	e17fff17 	ldw	r5,-4(fp)
80216bd8:	e13ffd17 	ldw	r4,-12(fp)
80216bdc:	103ee83a 	callr	r2
80216be0:	00000a06 	br	80216c0c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
80216be4:	e0bfff17 	ldw	r2,-4(fp)
80216be8:	00c80004 	movi	r3,8192
80216bec:	10c00115 	stw	r3,4(r2)
      return 0;
80216bf0:	0005883a 	mov	r2,zero
80216bf4:	00000506 	br	80216c0c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216bf8:	0216b340 	call	80216b34 <alt_get_errno>
80216bfc:	1007883a 	mov	r3,r2
80216c00:	00801444 	movi	r2,81
80216c04:	18800015 	stw	r2,0(r3)
    return -1;
80216c08:	00bfffc4 	movi	r2,-1
  }
}
80216c0c:	e037883a 	mov	sp,fp
80216c10:	dfc00117 	ldw	ra,4(sp)
80216c14:	df000017 	ldw	fp,0(sp)
80216c18:	dec00204 	addi	sp,sp,8
80216c1c:	f800283a 	ret

80216c20 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
80216c20:	defff004 	addi	sp,sp,-64
80216c24:	df000f15 	stw	fp,60(sp)
80216c28:	df000f04 	addi	fp,sp,60
80216c2c:	e13ffd15 	stw	r4,-12(fp)
80216c30:	e17ffe15 	stw	r5,-8(fp)
80216c34:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
80216c38:	00bffa84 	movi	r2,-22
80216c3c:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
80216c40:	e0bffd17 	ldw	r2,-12(fp)
80216c44:	10800828 	cmpgeui	r2,r2,32
80216c48:	1000501e 	bne	r2,zero,80216d8c <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216c4c:	0005303a 	rdctl	r2,status
80216c50:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216c54:	e0fff617 	ldw	r3,-40(fp)
80216c58:	00bfff84 	movi	r2,-2
80216c5c:	1884703a 	and	r2,r3,r2
80216c60:	1001703a 	wrctl	status,r2
  
  return context;
80216c64:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
80216c68:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
80216c6c:	00a008b4 	movhi	r2,32802
80216c70:	10bf9e04 	addi	r2,r2,-392
80216c74:	e0fffd17 	ldw	r3,-12(fp)
80216c78:	180690fa 	slli	r3,r3,3
80216c7c:	10c5883a 	add	r2,r2,r3
80216c80:	e0ffff17 	ldw	r3,-4(fp)
80216c84:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
80216c88:	00a008b4 	movhi	r2,32802
80216c8c:	10bf9e04 	addi	r2,r2,-392
80216c90:	e0fffd17 	ldw	r3,-12(fp)
80216c94:	180690fa 	slli	r3,r3,3
80216c98:	10c5883a 	add	r2,r2,r3
80216c9c:	10800104 	addi	r2,r2,4
80216ca0:	e0fffe17 	ldw	r3,-8(fp)
80216ca4:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
80216ca8:	e0bfff17 	ldw	r2,-4(fp)
80216cac:	10001926 	beq	r2,zero,80216d14 <alt_irq_register+0xf4>
80216cb0:	e0bffd17 	ldw	r2,-12(fp)
80216cb4:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216cb8:	0005303a 	rdctl	r2,status
80216cbc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216cc0:	e0fff717 	ldw	r3,-36(fp)
80216cc4:	00bfff84 	movi	r2,-2
80216cc8:	1884703a 	and	r2,r3,r2
80216ccc:	1001703a 	wrctl	status,r2
  
  return context;
80216cd0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80216cd4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
80216cd8:	00c00044 	movi	r3,1
80216cdc:	e0bff217 	ldw	r2,-56(fp)
80216ce0:	1884983a 	sll	r2,r3,r2
80216ce4:	1007883a 	mov	r3,r2
80216ce8:	d0a02617 	ldw	r2,-32616(gp)
80216cec:	1884b03a 	or	r2,r3,r2
80216cf0:	d0a02615 	stw	r2,-32616(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80216cf4:	d0a02617 	ldw	r2,-32616(gp)
80216cf8:	100170fa 	wrctl	ienable,r2
80216cfc:	e0bff817 	ldw	r2,-32(fp)
80216d00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216d04:	e0bff917 	ldw	r2,-28(fp)
80216d08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80216d0c:	0005883a 	mov	r2,zero
80216d10:	00001906 	br	80216d78 <alt_irq_register+0x158>
80216d14:	e0bffd17 	ldw	r2,-12(fp)
80216d18:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216d1c:	0005303a 	rdctl	r2,status
80216d20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216d24:	e0fffa17 	ldw	r3,-24(fp)
80216d28:	00bfff84 	movi	r2,-2
80216d2c:	1884703a 	and	r2,r3,r2
80216d30:	1001703a 	wrctl	status,r2
  
  return context;
80216d34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80216d38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
80216d3c:	00c00044 	movi	r3,1
80216d40:	e0bff417 	ldw	r2,-48(fp)
80216d44:	1884983a 	sll	r2,r3,r2
80216d48:	0084303a 	nor	r2,zero,r2
80216d4c:	1007883a 	mov	r3,r2
80216d50:	d0a02617 	ldw	r2,-32616(gp)
80216d54:	1884703a 	and	r2,r3,r2
80216d58:	d0a02615 	stw	r2,-32616(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80216d5c:	d0a02617 	ldw	r2,-32616(gp)
80216d60:	100170fa 	wrctl	ienable,r2
80216d64:	e0bffb17 	ldw	r2,-20(fp)
80216d68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216d6c:	e0bffc17 	ldw	r2,-16(fp)
80216d70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80216d74:	0005883a 	mov	r2,zero
80216d78:	e0bff115 	stw	r2,-60(fp)
80216d7c:	e0bff317 	ldw	r2,-52(fp)
80216d80:	e0bff515 	stw	r2,-44(fp)
80216d84:	e0bff517 	ldw	r2,-44(fp)
80216d88:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
80216d8c:	e0bff117 	ldw	r2,-60(fp)
}
80216d90:	e037883a 	mov	sp,fp
80216d94:	df000017 	ldw	fp,0(sp)
80216d98:	dec00104 	addi	sp,sp,4
80216d9c:	f800283a 	ret

80216da0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216da0:	defffe04 	addi	sp,sp,-8
80216da4:	dfc00115 	stw	ra,4(sp)
80216da8:	df000015 	stw	fp,0(sp)
80216dac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216db0:	d0a00c17 	ldw	r2,-32720(gp)
80216db4:	10000326 	beq	r2,zero,80216dc4 <alt_get_errno+0x24>
80216db8:	d0a00c17 	ldw	r2,-32720(gp)
80216dbc:	103ee83a 	callr	r2
80216dc0:	00000106 	br	80216dc8 <alt_get_errno+0x28>
80216dc4:	d0a02504 	addi	r2,gp,-32620
}
80216dc8:	e037883a 	mov	sp,fp
80216dcc:	dfc00117 	ldw	ra,4(sp)
80216dd0:	df000017 	ldw	fp,0(sp)
80216dd4:	dec00204 	addi	sp,sp,8
80216dd8:	f800283a 	ret

80216ddc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
80216ddc:	deffed04 	addi	sp,sp,-76
80216de0:	dfc01215 	stw	ra,72(sp)
80216de4:	df001115 	stw	fp,68(sp)
80216de8:	df001104 	addi	fp,sp,68
80216dec:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216df0:	e0bfff17 	ldw	r2,-4(fp)
80216df4:	10000616 	blt	r2,zero,80216e10 <isatty+0x34>
80216df8:	e0bfff17 	ldw	r2,-4(fp)
80216dfc:	10c00324 	muli	r3,r2,12
80216e00:	00a008b4 	movhi	r2,32802
80216e04:	10b93f04 	addi	r2,r2,-6916
80216e08:	1885883a 	add	r2,r3,r2
80216e0c:	00000106 	br	80216e14 <isatty+0x38>
80216e10:	0005883a 	mov	r2,zero
80216e14:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
80216e18:	e0bfef17 	ldw	r2,-68(fp)
80216e1c:	10000e26 	beq	r2,zero,80216e58 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
80216e20:	e0bfef17 	ldw	r2,-68(fp)
80216e24:	10800017 	ldw	r2,0(r2)
80216e28:	10800817 	ldw	r2,32(r2)
80216e2c:	1000021e 	bne	r2,zero,80216e38 <isatty+0x5c>
    {
      return 1;
80216e30:	00800044 	movi	r2,1
80216e34:	00000d06 	br	80216e6c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
80216e38:	e0bff004 	addi	r2,fp,-64
80216e3c:	100b883a 	mov	r5,r2
80216e40:	e13fff17 	ldw	r4,-4(fp)
80216e44:	0216b700 	call	80216b70 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
80216e48:	e0bff117 	ldw	r2,-60(fp)
80216e4c:	10880020 	cmpeqi	r2,r2,8192
80216e50:	10803fcc 	andi	r2,r2,255
80216e54:	00000506 	br	80216e6c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216e58:	0216da00 	call	80216da0 <alt_get_errno>
80216e5c:	1007883a 	mov	r3,r2
80216e60:	00801444 	movi	r2,81
80216e64:	18800015 	stw	r2,0(r3)
    return 0;
80216e68:	0005883a 	mov	r2,zero
  }
}
80216e6c:	e037883a 	mov	sp,fp
80216e70:	dfc00117 	ldw	ra,4(sp)
80216e74:	df000017 	ldw	fp,0(sp)
80216e78:	dec00204 	addi	sp,sp,8
80216e7c:	f800283a 	ret

80216e80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216e80:	defffe04 	addi	sp,sp,-8
80216e84:	dfc00115 	stw	ra,4(sp)
80216e88:	df000015 	stw	fp,0(sp)
80216e8c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216e90:	d0a00c17 	ldw	r2,-32720(gp)
80216e94:	10000326 	beq	r2,zero,80216ea4 <alt_get_errno+0x24>
80216e98:	d0a00c17 	ldw	r2,-32720(gp)
80216e9c:	103ee83a 	callr	r2
80216ea0:	00000106 	br	80216ea8 <alt_get_errno+0x28>
80216ea4:	d0a02504 	addi	r2,gp,-32620
}
80216ea8:	e037883a 	mov	sp,fp
80216eac:	dfc00117 	ldw	ra,4(sp)
80216eb0:	df000017 	ldw	fp,0(sp)
80216eb4:	dec00204 	addi	sp,sp,8
80216eb8:	f800283a 	ret

80216ebc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
80216ebc:	defff904 	addi	sp,sp,-28
80216ec0:	dfc00615 	stw	ra,24(sp)
80216ec4:	df000515 	stw	fp,20(sp)
80216ec8:	df000504 	addi	fp,sp,20
80216ecc:	e13ffd15 	stw	r4,-12(fp)
80216ed0:	e17ffe15 	stw	r5,-8(fp)
80216ed4:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
80216ed8:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216edc:	e0bffd17 	ldw	r2,-12(fp)
80216ee0:	10000616 	blt	r2,zero,80216efc <lseek+0x40>
80216ee4:	e0bffd17 	ldw	r2,-12(fp)
80216ee8:	10c00324 	muli	r3,r2,12
80216eec:	00a008b4 	movhi	r2,32802
80216ef0:	10b93f04 	addi	r2,r2,-6916
80216ef4:	1885883a 	add	r2,r3,r2
80216ef8:	00000106 	br	80216f00 <lseek+0x44>
80216efc:	0005883a 	mov	r2,zero
80216f00:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
80216f04:	e0bffc17 	ldw	r2,-16(fp)
80216f08:	10001026 	beq	r2,zero,80216f4c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
80216f0c:	e0bffc17 	ldw	r2,-16(fp)
80216f10:	10800017 	ldw	r2,0(r2)
80216f14:	10800717 	ldw	r2,28(r2)
80216f18:	10000926 	beq	r2,zero,80216f40 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
80216f1c:	e0bffc17 	ldw	r2,-16(fp)
80216f20:	10800017 	ldw	r2,0(r2)
80216f24:	10800717 	ldw	r2,28(r2)
80216f28:	e1bfff17 	ldw	r6,-4(fp)
80216f2c:	e17ffe17 	ldw	r5,-8(fp)
80216f30:	e13ffc17 	ldw	r4,-16(fp)
80216f34:	103ee83a 	callr	r2
80216f38:	e0bffb15 	stw	r2,-20(fp)
80216f3c:	00000506 	br	80216f54 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
80216f40:	00bfde84 	movi	r2,-134
80216f44:	e0bffb15 	stw	r2,-20(fp)
80216f48:	00000206 	br	80216f54 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
80216f4c:	00bfebc4 	movi	r2,-81
80216f50:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
80216f54:	e0bffb17 	ldw	r2,-20(fp)
80216f58:	1000070e 	bge	r2,zero,80216f78 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
80216f5c:	0216e800 	call	80216e80 <alt_get_errno>
80216f60:	1007883a 	mov	r3,r2
80216f64:	e0bffb17 	ldw	r2,-20(fp)
80216f68:	0085c83a 	sub	r2,zero,r2
80216f6c:	18800015 	stw	r2,0(r3)
    rc = -1;
80216f70:	00bfffc4 	movi	r2,-1
80216f74:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
80216f78:	e0bffb17 	ldw	r2,-20(fp)
}
80216f7c:	e037883a 	mov	sp,fp
80216f80:	dfc00117 	ldw	ra,4(sp)
80216f84:	df000017 	ldw	fp,0(sp)
80216f88:	dec00204 	addi	sp,sp,8
80216f8c:	f800283a 	ret

80216f90 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
80216f90:	defffd04 	addi	sp,sp,-12
80216f94:	dfc00215 	stw	ra,8(sp)
80216f98:	df000115 	stw	fp,4(sp)
80216f9c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
80216fa0:	0009883a 	mov	r4,zero
80216fa4:	02175dc0 	call	802175dc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
80216fa8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
80216fac:	02176140 	call	80217614 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
80216fb0:	01a008b4 	movhi	r6,32802
80216fb4:	31b66604 	addi	r6,r6,-9832
80216fb8:	016008b4 	movhi	r5,32802
80216fbc:	29766604 	addi	r5,r5,-9832
80216fc0:	012008b4 	movhi	r4,32802
80216fc4:	21366604 	addi	r4,r4,-9832
80216fc8:	021b1b80 	call	8021b1b8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
80216fcc:	021ad040 	call	8021ad04 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
80216fd0:	012008b4 	movhi	r4,32802
80216fd4:	212b5904 	addi	r4,r4,-21148
80216fd8:	021b95c0 	call	8021b95c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
80216fdc:	d0a02717 	ldw	r2,-32612(gp)
80216fe0:	d0e02817 	ldw	r3,-32608(gp)
80216fe4:	d1202917 	ldw	r4,-32604(gp)
80216fe8:	200d883a 	mov	r6,r4
80216fec:	180b883a 	mov	r5,r3
80216ff0:	1009883a 	mov	r4,r2
80216ff4:	02056980 	call	80205698 <main>
80216ff8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
80216ffc:	01000044 	movi	r4,1
80217000:	0216a180 	call	80216a18 <close>
  exit (result);
80217004:	e13fff17 	ldw	r4,-4(fp)
80217008:	021b9700 	call	8021b970 <exit>

8021700c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8021700c:	defffe04 	addi	sp,sp,-8
80217010:	df000115 	stw	fp,4(sp)
80217014:	df000104 	addi	fp,sp,4
80217018:	e13fff15 	stw	r4,-4(fp)
}
8021701c:	0001883a 	nop
80217020:	e037883a 	mov	sp,fp
80217024:	df000017 	ldw	fp,0(sp)
80217028:	dec00104 	addi	sp,sp,4
8021702c:	f800283a 	ret

80217030 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
80217030:	defffe04 	addi	sp,sp,-8
80217034:	df000115 	stw	fp,4(sp)
80217038:	df000104 	addi	fp,sp,4
8021703c:	e13fff15 	stw	r4,-4(fp)
}
80217040:	0001883a 	nop
80217044:	e037883a 	mov	sp,fp
80217048:	df000017 	ldw	fp,0(sp)
8021704c:	dec00104 	addi	sp,sp,4
80217050:	f800283a 	ret

80217054 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80217054:	defffe04 	addi	sp,sp,-8
80217058:	dfc00115 	stw	ra,4(sp)
8021705c:	df000015 	stw	fp,0(sp)
80217060:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80217064:	d0a00c17 	ldw	r2,-32720(gp)
80217068:	10000326 	beq	r2,zero,80217078 <alt_get_errno+0x24>
8021706c:	d0a00c17 	ldw	r2,-32720(gp)
80217070:	103ee83a 	callr	r2
80217074:	00000106 	br	8021707c <alt_get_errno+0x28>
80217078:	d0a02504 	addi	r2,gp,-32620
}
8021707c:	e037883a 	mov	sp,fp
80217080:	dfc00117 	ldw	ra,4(sp)
80217084:	df000017 	ldw	fp,0(sp)
80217088:	dec00204 	addi	sp,sp,8
8021708c:	f800283a 	ret

80217090 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
80217090:	defff904 	addi	sp,sp,-28
80217094:	dfc00615 	stw	ra,24(sp)
80217098:	df000515 	stw	fp,20(sp)
8021709c:	df000504 	addi	fp,sp,20
802170a0:	e13ffd15 	stw	r4,-12(fp)
802170a4:	e17ffe15 	stw	r5,-8(fp)
802170a8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802170ac:	e0bffd17 	ldw	r2,-12(fp)
802170b0:	10000616 	blt	r2,zero,802170cc <read+0x3c>
802170b4:	e0bffd17 	ldw	r2,-12(fp)
802170b8:	10c00324 	muli	r3,r2,12
802170bc:	00a008b4 	movhi	r2,32802
802170c0:	10b93f04 	addi	r2,r2,-6916
802170c4:	1885883a 	add	r2,r3,r2
802170c8:	00000106 	br	802170d0 <read+0x40>
802170cc:	0005883a 	mov	r2,zero
802170d0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
802170d4:	e0bffb17 	ldw	r2,-20(fp)
802170d8:	10002226 	beq	r2,zero,80217164 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
802170dc:	e0bffb17 	ldw	r2,-20(fp)
802170e0:	10800217 	ldw	r2,8(r2)
802170e4:	108000cc 	andi	r2,r2,3
802170e8:	10800060 	cmpeqi	r2,r2,1
802170ec:	1000181e 	bne	r2,zero,80217150 <read+0xc0>
        (fd->dev->read))
802170f0:	e0bffb17 	ldw	r2,-20(fp)
802170f4:	10800017 	ldw	r2,0(r2)
802170f8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
802170fc:	10001426 	beq	r2,zero,80217150 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
80217100:	e0bffb17 	ldw	r2,-20(fp)
80217104:	10800017 	ldw	r2,0(r2)
80217108:	10800517 	ldw	r2,20(r2)
8021710c:	e0ffff17 	ldw	r3,-4(fp)
80217110:	180d883a 	mov	r6,r3
80217114:	e17ffe17 	ldw	r5,-8(fp)
80217118:	e13ffb17 	ldw	r4,-20(fp)
8021711c:	103ee83a 	callr	r2
80217120:	e0bffc15 	stw	r2,-16(fp)
80217124:	e0bffc17 	ldw	r2,-16(fp)
80217128:	1000070e 	bge	r2,zero,80217148 <read+0xb8>
        {
          ALT_ERRNO = -rval;
8021712c:	02170540 	call	80217054 <alt_get_errno>
80217130:	1007883a 	mov	r3,r2
80217134:	e0bffc17 	ldw	r2,-16(fp)
80217138:	0085c83a 	sub	r2,zero,r2
8021713c:	18800015 	stw	r2,0(r3)
          return -1;
80217140:	00bfffc4 	movi	r2,-1
80217144:	00000c06 	br	80217178 <read+0xe8>
        }
        return rval;
80217148:	e0bffc17 	ldw	r2,-16(fp)
8021714c:	00000a06 	br	80217178 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
80217150:	02170540 	call	80217054 <alt_get_errno>
80217154:	1007883a 	mov	r3,r2
80217158:	00800344 	movi	r2,13
8021715c:	18800015 	stw	r2,0(r3)
80217160:	00000406 	br	80217174 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
80217164:	02170540 	call	80217054 <alt_get_errno>
80217168:	1007883a 	mov	r3,r2
8021716c:	00801444 	movi	r2,81
80217170:	18800015 	stw	r2,0(r3)
  }
  return -1;
80217174:	00bfffc4 	movi	r2,-1
}
80217178:	e037883a 	mov	sp,fp
8021717c:	dfc00117 	ldw	ra,4(sp)
80217180:	df000017 	ldw	fp,0(sp)
80217184:	dec00204 	addi	sp,sp,8
80217188:	f800283a 	ret

8021718c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
8021718c:	defffe04 	addi	sp,sp,-8
80217190:	df000115 	stw	fp,4(sp)
80217194:	df000104 	addi	fp,sp,4
80217198:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
8021719c:	e0bfff17 	ldw	r2,-4(fp)
802171a0:	108000d0 	cmplti	r2,r2,3
802171a4:	10000d1e 	bne	r2,zero,802171dc <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
802171a8:	00a008b4 	movhi	r2,32802
802171ac:	10b93f04 	addi	r2,r2,-6916
802171b0:	e0ffff17 	ldw	r3,-4(fp)
802171b4:	18c00324 	muli	r3,r3,12
802171b8:	10c5883a 	add	r2,r2,r3
802171bc:	10800204 	addi	r2,r2,8
802171c0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
802171c4:	00a008b4 	movhi	r2,32802
802171c8:	10b93f04 	addi	r2,r2,-6916
802171cc:	e0ffff17 	ldw	r3,-4(fp)
802171d0:	18c00324 	muli	r3,r3,12
802171d4:	10c5883a 	add	r2,r2,r3
802171d8:	10000015 	stw	zero,0(r2)
  }
}
802171dc:	0001883a 	nop
802171e0:	e037883a 	mov	sp,fp
802171e4:	df000017 	ldw	fp,0(sp)
802171e8:	dec00104 	addi	sp,sp,4
802171ec:	f800283a 	ret

802171f0 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
802171f0:	defff904 	addi	sp,sp,-28
802171f4:	df000615 	stw	fp,24(sp)
802171f8:	df000604 	addi	fp,sp,24
802171fc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217200:	0005303a 	rdctl	r2,status
80217204:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217208:	e0fffe17 	ldw	r3,-8(fp)
8021720c:	00bfff84 	movi	r2,-2
80217210:	1884703a 	and	r2,r3,r2
80217214:	1001703a 	wrctl	status,r2
  
  return context;
80217218:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
8021721c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
80217220:	d0a00e17 	ldw	r2,-32712(gp)
80217224:	10c000c4 	addi	r3,r2,3
80217228:	00bfff04 	movi	r2,-4
8021722c:	1884703a 	and	r2,r3,r2
80217230:	d0a00e15 	stw	r2,-32712(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
80217234:	d0e00e17 	ldw	r3,-32712(gp)
80217238:	e0bfff17 	ldw	r2,-4(fp)
8021723c:	1887883a 	add	r3,r3,r2
80217240:	00a00934 	movhi	r2,32804
80217244:	10800004 	addi	r2,r2,0
80217248:	10c0062e 	bgeu	r2,r3,80217264 <sbrk+0x74>
8021724c:	e0bffb17 	ldw	r2,-20(fp)
80217250:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217254:	e0bffa17 	ldw	r2,-24(fp)
80217258:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
8021725c:	00bfffc4 	movi	r2,-1
80217260:	00000b06 	br	80217290 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
80217264:	d0a00e17 	ldw	r2,-32712(gp)
80217268:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
8021726c:	d0e00e17 	ldw	r3,-32712(gp)
80217270:	e0bfff17 	ldw	r2,-4(fp)
80217274:	1885883a 	add	r2,r3,r2
80217278:	d0a00e15 	stw	r2,-32712(gp)
8021727c:	e0bffb17 	ldw	r2,-20(fp)
80217280:	e0bffc15 	stw	r2,-16(fp)
80217284:	e0bffc17 	ldw	r2,-16(fp)
80217288:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
8021728c:	e0bffd17 	ldw	r2,-12(fp)
} 
80217290:	e037883a 	mov	sp,fp
80217294:	df000017 	ldw	fp,0(sp)
80217298:	dec00104 	addi	sp,sp,4
8021729c:	f800283a 	ret

802172a0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
802172a0:	defffa04 	addi	sp,sp,-24
802172a4:	df000515 	stw	fp,20(sp)
802172a8:	df000504 	addi	fp,sp,20
802172ac:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802172b0:	0005303a 	rdctl	r2,status
802172b4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802172b8:	e0fffc17 	ldw	r3,-16(fp)
802172bc:	00bfff84 	movi	r2,-2
802172c0:	1884703a 	and	r2,r3,r2
802172c4:	1001703a 	wrctl	status,r2
  
  return context;
802172c8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
802172cc:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
802172d0:	e0bfff17 	ldw	r2,-4(fp)
802172d4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
802172d8:	e0bffd17 	ldw	r2,-12(fp)
802172dc:	10800017 	ldw	r2,0(r2)
802172e0:	e0fffd17 	ldw	r3,-12(fp)
802172e4:	18c00117 	ldw	r3,4(r3)
802172e8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
802172ec:	e0bffd17 	ldw	r2,-12(fp)
802172f0:	10800117 	ldw	r2,4(r2)
802172f4:	e0fffd17 	ldw	r3,-12(fp)
802172f8:	18c00017 	ldw	r3,0(r3)
802172fc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
80217300:	e0bffd17 	ldw	r2,-12(fp)
80217304:	e0fffd17 	ldw	r3,-12(fp)
80217308:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
8021730c:	e0bffd17 	ldw	r2,-12(fp)
80217310:	e0fffd17 	ldw	r3,-12(fp)
80217314:	10c00015 	stw	r3,0(r2)
80217318:	e0bffb17 	ldw	r2,-20(fp)
8021731c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217320:	e0bffe17 	ldw	r2,-8(fp)
80217324:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
80217328:	0001883a 	nop
8021732c:	e037883a 	mov	sp,fp
80217330:	df000017 	ldw	fp,0(sp)
80217334:	dec00104 	addi	sp,sp,4
80217338:	f800283a 	ret

8021733c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
8021733c:	defffb04 	addi	sp,sp,-20
80217340:	dfc00415 	stw	ra,16(sp)
80217344:	df000315 	stw	fp,12(sp)
80217348:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
8021734c:	d0a00f17 	ldw	r2,-32708(gp)
80217350:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
80217354:	d0a02b17 	ldw	r2,-32596(gp)
80217358:	10800044 	addi	r2,r2,1
8021735c:	d0a02b15 	stw	r2,-32596(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80217360:	00002e06 	br	8021741c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
80217364:	e0bffd17 	ldw	r2,-12(fp)
80217368:	10800017 	ldw	r2,0(r2)
8021736c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
80217370:	e0bffd17 	ldw	r2,-12(fp)
80217374:	10800403 	ldbu	r2,16(r2)
80217378:	10803fcc 	andi	r2,r2,255
8021737c:	10000426 	beq	r2,zero,80217390 <alt_tick+0x54>
80217380:	d0a02b17 	ldw	r2,-32596(gp)
80217384:	1000021e 	bne	r2,zero,80217390 <alt_tick+0x54>
    {
      alarm->rollover = 0;
80217388:	e0bffd17 	ldw	r2,-12(fp)
8021738c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
80217390:	e0bffd17 	ldw	r2,-12(fp)
80217394:	10800217 	ldw	r2,8(r2)
80217398:	d0e02b17 	ldw	r3,-32596(gp)
8021739c:	18801d36 	bltu	r3,r2,80217414 <alt_tick+0xd8>
802173a0:	e0bffd17 	ldw	r2,-12(fp)
802173a4:	10800403 	ldbu	r2,16(r2)
802173a8:	10803fcc 	andi	r2,r2,255
802173ac:	1000191e 	bne	r2,zero,80217414 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
802173b0:	e0bffd17 	ldw	r2,-12(fp)
802173b4:	10800317 	ldw	r2,12(r2)
802173b8:	e0fffd17 	ldw	r3,-12(fp)
802173bc:	18c00517 	ldw	r3,20(r3)
802173c0:	1809883a 	mov	r4,r3
802173c4:	103ee83a 	callr	r2
802173c8:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
802173cc:	e0bfff17 	ldw	r2,-4(fp)
802173d0:	1000031e 	bne	r2,zero,802173e0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
802173d4:	e13ffd17 	ldw	r4,-12(fp)
802173d8:	02172a00 	call	802172a0 <alt_alarm_stop>
802173dc:	00000d06 	br	80217414 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
802173e0:	e0bffd17 	ldw	r2,-12(fp)
802173e4:	10c00217 	ldw	r3,8(r2)
802173e8:	e0bfff17 	ldw	r2,-4(fp)
802173ec:	1887883a 	add	r3,r3,r2
802173f0:	e0bffd17 	ldw	r2,-12(fp)
802173f4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
802173f8:	e0bffd17 	ldw	r2,-12(fp)
802173fc:	10c00217 	ldw	r3,8(r2)
80217400:	d0a02b17 	ldw	r2,-32596(gp)
80217404:	1880032e 	bgeu	r3,r2,80217414 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
80217408:	e0bffd17 	ldw	r2,-12(fp)
8021740c:	00c00044 	movi	r3,1
80217410:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
80217414:	e0bffe17 	ldw	r2,-8(fp)
80217418:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8021741c:	e0fffd17 	ldw	r3,-12(fp)
80217420:	d0a00f04 	addi	r2,gp,-32708
80217424:	18bfcf1e 	bne	r3,r2,80217364 <__reset+0xfa1f7364>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
80217428:	0001883a 	nop
}
8021742c:	0001883a 	nop
80217430:	e037883a 	mov	sp,fp
80217434:	dfc00117 	ldw	ra,4(sp)
80217438:	df000017 	ldw	fp,0(sp)
8021743c:	dec00204 	addi	sp,sp,8
80217440:	f800283a 	ret

80217444 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
80217444:	defffd04 	addi	sp,sp,-12
80217448:	dfc00215 	stw	ra,8(sp)
8021744c:	df000115 	stw	fp,4(sp)
80217450:	df000104 	addi	fp,sp,4
80217454:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
80217458:	e13fff17 	ldw	r4,-4(fp)
8021745c:	02168b40 	call	802168b4 <alt_busy_sleep>
}
80217460:	e037883a 	mov	sp,fp
80217464:	dfc00117 	ldw	ra,4(sp)
80217468:	df000017 	ldw	fp,0(sp)
8021746c:	dec00204 	addi	sp,sp,8
80217470:	f800283a 	ret

80217474 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80217474:	defffe04 	addi	sp,sp,-8
80217478:	dfc00115 	stw	ra,4(sp)
8021747c:	df000015 	stw	fp,0(sp)
80217480:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80217484:	d0a00c17 	ldw	r2,-32720(gp)
80217488:	10000326 	beq	r2,zero,80217498 <alt_get_errno+0x24>
8021748c:	d0a00c17 	ldw	r2,-32720(gp)
80217490:	103ee83a 	callr	r2
80217494:	00000106 	br	8021749c <alt_get_errno+0x28>
80217498:	d0a02504 	addi	r2,gp,-32620
}
8021749c:	e037883a 	mov	sp,fp
802174a0:	dfc00117 	ldw	ra,4(sp)
802174a4:	df000017 	ldw	fp,0(sp)
802174a8:	dec00204 	addi	sp,sp,8
802174ac:	f800283a 	ret

802174b0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
802174b0:	defff904 	addi	sp,sp,-28
802174b4:	dfc00615 	stw	ra,24(sp)
802174b8:	df000515 	stw	fp,20(sp)
802174bc:	df000504 	addi	fp,sp,20
802174c0:	e13ffd15 	stw	r4,-12(fp)
802174c4:	e17ffe15 	stw	r5,-8(fp)
802174c8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802174cc:	e0bffd17 	ldw	r2,-12(fp)
802174d0:	10000616 	blt	r2,zero,802174ec <write+0x3c>
802174d4:	e0bffd17 	ldw	r2,-12(fp)
802174d8:	10c00324 	muli	r3,r2,12
802174dc:	00a008b4 	movhi	r2,32802
802174e0:	10b93f04 	addi	r2,r2,-6916
802174e4:	1885883a 	add	r2,r3,r2
802174e8:	00000106 	br	802174f0 <write+0x40>
802174ec:	0005883a 	mov	r2,zero
802174f0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
802174f4:	e0bffb17 	ldw	r2,-20(fp)
802174f8:	10002126 	beq	r2,zero,80217580 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
802174fc:	e0bffb17 	ldw	r2,-20(fp)
80217500:	10800217 	ldw	r2,8(r2)
80217504:	108000cc 	andi	r2,r2,3
80217508:	10001826 	beq	r2,zero,8021756c <write+0xbc>
8021750c:	e0bffb17 	ldw	r2,-20(fp)
80217510:	10800017 	ldw	r2,0(r2)
80217514:	10800617 	ldw	r2,24(r2)
80217518:	10001426 	beq	r2,zero,8021756c <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
8021751c:	e0bffb17 	ldw	r2,-20(fp)
80217520:	10800017 	ldw	r2,0(r2)
80217524:	10800617 	ldw	r2,24(r2)
80217528:	e0ffff17 	ldw	r3,-4(fp)
8021752c:	180d883a 	mov	r6,r3
80217530:	e17ffe17 	ldw	r5,-8(fp)
80217534:	e13ffb17 	ldw	r4,-20(fp)
80217538:	103ee83a 	callr	r2
8021753c:	e0bffc15 	stw	r2,-16(fp)
80217540:	e0bffc17 	ldw	r2,-16(fp)
80217544:	1000070e 	bge	r2,zero,80217564 <write+0xb4>
      {
        ALT_ERRNO = -rval;
80217548:	02174740 	call	80217474 <alt_get_errno>
8021754c:	1007883a 	mov	r3,r2
80217550:	e0bffc17 	ldw	r2,-16(fp)
80217554:	0085c83a 	sub	r2,zero,r2
80217558:	18800015 	stw	r2,0(r3)
        return -1;
8021755c:	00bfffc4 	movi	r2,-1
80217560:	00000c06 	br	80217594 <write+0xe4>
      }
      return rval;
80217564:	e0bffc17 	ldw	r2,-16(fp)
80217568:	00000a06 	br	80217594 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
8021756c:	02174740 	call	80217474 <alt_get_errno>
80217570:	1007883a 	mov	r3,r2
80217574:	00800344 	movi	r2,13
80217578:	18800015 	stw	r2,0(r3)
8021757c:	00000406 	br	80217590 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
80217580:	02174740 	call	80217474 <alt_get_errno>
80217584:	1007883a 	mov	r3,r2
80217588:	00801444 	movi	r2,81
8021758c:	18800015 	stw	r2,0(r3)
  }
  return -1;
80217590:	00bfffc4 	movi	r2,-1
}
80217594:	e037883a 	mov	sp,fp
80217598:	dfc00117 	ldw	ra,4(sp)
8021759c:	df000017 	ldw	fp,0(sp)
802175a0:	dec00204 	addi	sp,sp,8
802175a4:	f800283a 	ret

802175a8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
802175a8:	defffd04 	addi	sp,sp,-12
802175ac:	dfc00215 	stw	ra,8(sp)
802175b0:	df000115 	stw	fp,4(sp)
802175b4:	df000104 	addi	fp,sp,4
802175b8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
802175bc:	d1600904 	addi	r5,gp,-32732
802175c0:	e13fff17 	ldw	r4,-4(fp)
802175c4:	021ac600 	call	8021ac60 <alt_dev_llist_insert>
}
802175c8:	e037883a 	mov	sp,fp
802175cc:	dfc00117 	ldw	ra,4(sp)
802175d0:	df000017 	ldw	fp,0(sp)
802175d4:	dec00204 	addi	sp,sp,8
802175d8:	f800283a 	ret

802175dc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
802175dc:	defffd04 	addi	sp,sp,-12
802175e0:	dfc00215 	stw	ra,8(sp)
802175e4:	df000115 	stw	fp,4(sp)
802175e8:	df000104 	addi	fp,sp,4
802175ec:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
802175f0:	021b6f00 	call	8021b6f0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
802175f4:	00800044 	movi	r2,1
802175f8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
802175fc:	0001883a 	nop
80217600:	e037883a 	mov	sp,fp
80217604:	dfc00117 	ldw	ra,4(sp)
80217608:	df000017 	ldw	fp,0(sp)
8021760c:	dec00204 	addi	sp,sp,8
80217610:	f800283a 	ret

80217614 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
80217614:	defffe04 	addi	sp,sp,-8
80217618:	dfc00115 	stw	ra,4(sp)
8021761c:	df000015 	stw	fp,0(sp)
80217620:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
80217624:	01c0fa04 	movi	r7,1000
80217628:	01800144 	movi	r6,5
8021762c:	000b883a 	mov	r5,zero
80217630:	01204034 	movhi	r4,33024
80217634:	21011004 	addi	r4,r4,1088
80217638:	02181dc0 	call	802181dc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
8021763c:	01800084 	movi	r6,2
80217640:	000b883a 	mov	r5,zero
80217644:	012008b4 	movhi	r4,32802
80217648:	2139aa04 	addi	r4,r4,-6488
8021764c:	02178600 	call	80217860 <altera_avalon_jtag_uart_init>
80217650:	012008b4 	movhi	r4,32802
80217654:	2139a004 	addi	r4,r4,-6528
80217658:	02175a80 	call	802175a8 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
8021765c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
80217660:	01800104 	movi	r6,4
80217664:	000b883a 	mov	r5,zero
80217668:	012008b4 	movhi	r4,32802
8021766c:	213dc204 	addi	r4,r4,-2296
80217670:	02183680 	call	80218368 <altera_avalon_uart_init>
80217674:	012008b4 	movhi	r4,32802
80217678:	213db804 	addi	r4,r4,-2336
8021767c:	02175a80 	call	802175a8 <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
80217680:	00a008b4 	movhi	r2,32802
80217684:	10bdec04 	addi	r2,r2,-2128
80217688:	10c00717 	ldw	r3,28(r2)
8021768c:	00a008b4 	movhi	r2,32802
80217690:	10bdec04 	addi	r2,r2,-2128
80217694:	10800817 	ldw	r2,32(r2)
80217698:	100d883a 	mov	r6,r2
8021769c:	180b883a 	mov	r5,r3
802176a0:	012008b4 	movhi	r4,32802
802176a4:	213dec04 	addi	r4,r4,-2128
802176a8:	021a8200 	call	8021a820 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
802176ac:	00a008b4 	movhi	r2,32802
802176b0:	10be0404 	addi	r2,r2,-2032
802176b4:	10c00717 	ldw	r3,28(r2)
802176b8:	00a008b4 	movhi	r2,32802
802176bc:	10be0404 	addi	r2,r2,-2032
802176c0:	10800817 	ldw	r2,32(r2)
802176c4:	100d883a 	mov	r6,r2
802176c8:	180b883a 	mov	r5,r3
802176cc:	012008b4 	movhi	r4,32802
802176d0:	213e0404 	addi	r4,r4,-2032
802176d4:	021a8200 	call	8021a820 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
802176d8:	012008b4 	movhi	r4,32802
802176dc:	213e1c04 	addi	r4,r4,-1936
802176e0:	02175a80 	call	802175a8 <alt_dev_reg>
}
802176e4:	0001883a 	nop
802176e8:	e037883a 	mov	sp,fp
802176ec:	dfc00117 	ldw	ra,4(sp)
802176f0:	df000017 	ldw	fp,0(sp)
802176f4:	dec00204 	addi	sp,sp,8
802176f8:	f800283a 	ret

802176fc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
802176fc:	defffa04 	addi	sp,sp,-24
80217700:	dfc00515 	stw	ra,20(sp)
80217704:	df000415 	stw	fp,16(sp)
80217708:	df000404 	addi	fp,sp,16
8021770c:	e13ffd15 	stw	r4,-12(fp)
80217710:	e17ffe15 	stw	r5,-8(fp)
80217714:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80217718:	e0bffd17 	ldw	r2,-12(fp)
8021771c:	10800017 	ldw	r2,0(r2)
80217720:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
80217724:	e0bffc17 	ldw	r2,-16(fp)
80217728:	10c00a04 	addi	r3,r2,40
8021772c:	e0bffd17 	ldw	r2,-12(fp)
80217730:	10800217 	ldw	r2,8(r2)
80217734:	100f883a 	mov	r7,r2
80217738:	e1bfff17 	ldw	r6,-4(fp)
8021773c:	e17ffe17 	ldw	r5,-8(fp)
80217740:	1809883a 	mov	r4,r3
80217744:	0217d240 	call	80217d24 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
80217748:	e037883a 	mov	sp,fp
8021774c:	dfc00117 	ldw	ra,4(sp)
80217750:	df000017 	ldw	fp,0(sp)
80217754:	dec00204 	addi	sp,sp,8
80217758:	f800283a 	ret

8021775c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8021775c:	defffa04 	addi	sp,sp,-24
80217760:	dfc00515 	stw	ra,20(sp)
80217764:	df000415 	stw	fp,16(sp)
80217768:	df000404 	addi	fp,sp,16
8021776c:	e13ffd15 	stw	r4,-12(fp)
80217770:	e17ffe15 	stw	r5,-8(fp)
80217774:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80217778:	e0bffd17 	ldw	r2,-12(fp)
8021777c:	10800017 	ldw	r2,0(r2)
80217780:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
80217784:	e0bffc17 	ldw	r2,-16(fp)
80217788:	10c00a04 	addi	r3,r2,40
8021778c:	e0bffd17 	ldw	r2,-12(fp)
80217790:	10800217 	ldw	r2,8(r2)
80217794:	100f883a 	mov	r7,r2
80217798:	e1bfff17 	ldw	r6,-4(fp)
8021779c:	e17ffe17 	ldw	r5,-8(fp)
802177a0:	1809883a 	mov	r4,r3
802177a4:	0217f400 	call	80217f40 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
802177a8:	e037883a 	mov	sp,fp
802177ac:	dfc00117 	ldw	ra,4(sp)
802177b0:	df000017 	ldw	fp,0(sp)
802177b4:	dec00204 	addi	sp,sp,8
802177b8:	f800283a 	ret

802177bc <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
802177bc:	defffc04 	addi	sp,sp,-16
802177c0:	dfc00315 	stw	ra,12(sp)
802177c4:	df000215 	stw	fp,8(sp)
802177c8:	df000204 	addi	fp,sp,8
802177cc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
802177d0:	e0bfff17 	ldw	r2,-4(fp)
802177d4:	10800017 	ldw	r2,0(r2)
802177d8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
802177dc:	e0bffe17 	ldw	r2,-8(fp)
802177e0:	10c00a04 	addi	r3,r2,40
802177e4:	e0bfff17 	ldw	r2,-4(fp)
802177e8:	10800217 	ldw	r2,8(r2)
802177ec:	100b883a 	mov	r5,r2
802177f0:	1809883a 	mov	r4,r3
802177f4:	0217bcc0 	call	80217bcc <altera_avalon_jtag_uart_close>
}
802177f8:	e037883a 	mov	sp,fp
802177fc:	dfc00117 	ldw	ra,4(sp)
80217800:	df000017 	ldw	fp,0(sp)
80217804:	dec00204 	addi	sp,sp,8
80217808:	f800283a 	ret

8021780c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
8021780c:	defffa04 	addi	sp,sp,-24
80217810:	dfc00515 	stw	ra,20(sp)
80217814:	df000415 	stw	fp,16(sp)
80217818:	df000404 	addi	fp,sp,16
8021781c:	e13ffd15 	stw	r4,-12(fp)
80217820:	e17ffe15 	stw	r5,-8(fp)
80217824:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
80217828:	e0bffd17 	ldw	r2,-12(fp)
8021782c:	10800017 	ldw	r2,0(r2)
80217830:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
80217834:	e0bffc17 	ldw	r2,-16(fp)
80217838:	10800a04 	addi	r2,r2,40
8021783c:	e1bfff17 	ldw	r6,-4(fp)
80217840:	e17ffe17 	ldw	r5,-8(fp)
80217844:	1009883a 	mov	r4,r2
80217848:	0217c340 	call	80217c34 <altera_avalon_jtag_uart_ioctl>
}
8021784c:	e037883a 	mov	sp,fp
80217850:	dfc00117 	ldw	ra,4(sp)
80217854:	df000017 	ldw	fp,0(sp)
80217858:	dec00204 	addi	sp,sp,8
8021785c:	f800283a 	ret

80217860 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
80217860:	defffa04 	addi	sp,sp,-24
80217864:	dfc00515 	stw	ra,20(sp)
80217868:	df000415 	stw	fp,16(sp)
8021786c:	df000404 	addi	fp,sp,16
80217870:	e13ffd15 	stw	r4,-12(fp)
80217874:	e17ffe15 	stw	r5,-8(fp)
80217878:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021787c:	e0bffd17 	ldw	r2,-12(fp)
80217880:	00c00044 	movi	r3,1
80217884:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
80217888:	e0bffd17 	ldw	r2,-12(fp)
8021788c:	10800017 	ldw	r2,0(r2)
80217890:	10800104 	addi	r2,r2,4
80217894:	1007883a 	mov	r3,r2
80217898:	e0bffd17 	ldw	r2,-12(fp)
8021789c:	10800817 	ldw	r2,32(r2)
802178a0:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
802178a4:	e0bffe17 	ldw	r2,-8(fp)
802178a8:	e0ffff17 	ldw	r3,-4(fp)
802178ac:	d8000015 	stw	zero,0(sp)
802178b0:	e1fffd17 	ldw	r7,-12(fp)
802178b4:	01a00874 	movhi	r6,32801
802178b8:	319e4804 	addi	r6,r6,31008
802178bc:	180b883a 	mov	r5,r3
802178c0:	1009883a 	mov	r4,r2
802178c4:	021ae540 	call	8021ae54 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
802178c8:	e0bffd17 	ldw	r2,-12(fp)
802178cc:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
802178d0:	e0bffd17 	ldw	r2,-12(fp)
802178d4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802178d8:	d0e02a17 	ldw	r3,-32600(gp)
802178dc:	e1fffd17 	ldw	r7,-12(fp)
802178e0:	01a00874 	movhi	r6,32801
802178e4:	319ecb04 	addi	r6,r6,31532
802178e8:	180b883a 	mov	r5,r3
802178ec:	1009883a 	mov	r4,r2
802178f0:	021aad00 	call	8021aad0 <alt_alarm_start>
802178f4:	1000040e 	bge	r2,zero,80217908 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
802178f8:	e0fffd17 	ldw	r3,-12(fp)
802178fc:	00a00034 	movhi	r2,32768
80217900:	10bfffc4 	addi	r2,r2,-1
80217904:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
80217908:	0001883a 	nop
8021790c:	e037883a 	mov	sp,fp
80217910:	dfc00117 	ldw	ra,4(sp)
80217914:	df000017 	ldw	fp,0(sp)
80217918:	dec00204 	addi	sp,sp,8
8021791c:	f800283a 	ret

80217920 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
80217920:	defff804 	addi	sp,sp,-32
80217924:	df000715 	stw	fp,28(sp)
80217928:	df000704 	addi	fp,sp,28
8021792c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
80217930:	e0bfff17 	ldw	r2,-4(fp)
80217934:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
80217938:	e0bffb17 	ldw	r2,-20(fp)
8021793c:	10800017 	ldw	r2,0(r2)
80217940:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217944:	e0bffc17 	ldw	r2,-16(fp)
80217948:	10800104 	addi	r2,r2,4
8021794c:	10800037 	ldwio	r2,0(r2)
80217950:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
80217954:	e0bffd17 	ldw	r2,-12(fp)
80217958:	1080c00c 	andi	r2,r2,768
8021795c:	10006d26 	beq	r2,zero,80217b14 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
80217960:	e0bffd17 	ldw	r2,-12(fp)
80217964:	1080400c 	andi	r2,r2,256
80217968:	10003526 	beq	r2,zero,80217a40 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
8021796c:	00800074 	movhi	r2,1
80217970:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217974:	e0bffb17 	ldw	r2,-20(fp)
80217978:	10800a17 	ldw	r2,40(r2)
8021797c:	10800044 	addi	r2,r2,1
80217980:	1081ffcc 	andi	r2,r2,2047
80217984:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
80217988:	e0bffb17 	ldw	r2,-20(fp)
8021798c:	10c00b17 	ldw	r3,44(r2)
80217990:	e0bffe17 	ldw	r2,-8(fp)
80217994:	18801526 	beq	r3,r2,802179ec <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
80217998:	e0bffc17 	ldw	r2,-16(fp)
8021799c:	10800037 	ldwio	r2,0(r2)
802179a0:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
802179a4:	e0bff917 	ldw	r2,-28(fp)
802179a8:	10a0000c 	andi	r2,r2,32768
802179ac:	10001126 	beq	r2,zero,802179f4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
802179b0:	e0bffb17 	ldw	r2,-20(fp)
802179b4:	10800a17 	ldw	r2,40(r2)
802179b8:	e0fff917 	ldw	r3,-28(fp)
802179bc:	1809883a 	mov	r4,r3
802179c0:	e0fffb17 	ldw	r3,-20(fp)
802179c4:	1885883a 	add	r2,r3,r2
802179c8:	10800e04 	addi	r2,r2,56
802179cc:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
802179d0:	e0bffb17 	ldw	r2,-20(fp)
802179d4:	10800a17 	ldw	r2,40(r2)
802179d8:	10800044 	addi	r2,r2,1
802179dc:	10c1ffcc 	andi	r3,r2,2047
802179e0:	e0bffb17 	ldw	r2,-20(fp)
802179e4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
802179e8:	003fe206 	br	80217974 <__reset+0xfa1f7974>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
802179ec:	0001883a 	nop
802179f0:	00000106 	br	802179f8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
802179f4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
802179f8:	e0bff917 	ldw	r2,-28(fp)
802179fc:	10bfffec 	andhi	r2,r2,65535
80217a00:	10000f26 	beq	r2,zero,80217a40 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217a04:	e0bffb17 	ldw	r2,-20(fp)
80217a08:	10c00817 	ldw	r3,32(r2)
80217a0c:	00bfff84 	movi	r2,-2
80217a10:	1886703a 	and	r3,r3,r2
80217a14:	e0bffb17 	ldw	r2,-20(fp)
80217a18:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
80217a1c:	e0bffc17 	ldw	r2,-16(fp)
80217a20:	10800104 	addi	r2,r2,4
80217a24:	1007883a 	mov	r3,r2
80217a28:	e0bffb17 	ldw	r2,-20(fp)
80217a2c:	10800817 	ldw	r2,32(r2)
80217a30:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217a34:	e0bffc17 	ldw	r2,-16(fp)
80217a38:	10800104 	addi	r2,r2,4
80217a3c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
80217a40:	e0bffd17 	ldw	r2,-12(fp)
80217a44:	1080800c 	andi	r2,r2,512
80217a48:	103fbe26 	beq	r2,zero,80217944 <__reset+0xfa1f7944>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
80217a4c:	e0bffd17 	ldw	r2,-12(fp)
80217a50:	1004d43a 	srli	r2,r2,16
80217a54:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
80217a58:	00001406 	br	80217aac <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
80217a5c:	e0bffc17 	ldw	r2,-16(fp)
80217a60:	e0fffb17 	ldw	r3,-20(fp)
80217a64:	18c00d17 	ldw	r3,52(r3)
80217a68:	e13ffb17 	ldw	r4,-20(fp)
80217a6c:	20c7883a 	add	r3,r4,r3
80217a70:	18c20e04 	addi	r3,r3,2104
80217a74:	18c00003 	ldbu	r3,0(r3)
80217a78:	18c03fcc 	andi	r3,r3,255
80217a7c:	18c0201c 	xori	r3,r3,128
80217a80:	18ffe004 	addi	r3,r3,-128
80217a84:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217a88:	e0bffb17 	ldw	r2,-20(fp)
80217a8c:	10800d17 	ldw	r2,52(r2)
80217a90:	10800044 	addi	r2,r2,1
80217a94:	10c1ffcc 	andi	r3,r2,2047
80217a98:	e0bffb17 	ldw	r2,-20(fp)
80217a9c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
80217aa0:	e0bffa17 	ldw	r2,-24(fp)
80217aa4:	10bfffc4 	addi	r2,r2,-1
80217aa8:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
80217aac:	e0bffa17 	ldw	r2,-24(fp)
80217ab0:	10000526 	beq	r2,zero,80217ac8 <altera_avalon_jtag_uart_irq+0x1a8>
80217ab4:	e0bffb17 	ldw	r2,-20(fp)
80217ab8:	10c00d17 	ldw	r3,52(r2)
80217abc:	e0bffb17 	ldw	r2,-20(fp)
80217ac0:	10800c17 	ldw	r2,48(r2)
80217ac4:	18bfe51e 	bne	r3,r2,80217a5c <__reset+0xfa1f7a5c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
80217ac8:	e0bffa17 	ldw	r2,-24(fp)
80217acc:	103f9d26 	beq	r2,zero,80217944 <__reset+0xfa1f7944>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
80217ad0:	e0bffb17 	ldw	r2,-20(fp)
80217ad4:	10c00817 	ldw	r3,32(r2)
80217ad8:	00bfff44 	movi	r2,-3
80217adc:	1886703a 	and	r3,r3,r2
80217ae0:	e0bffb17 	ldw	r2,-20(fp)
80217ae4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80217ae8:	e0bffb17 	ldw	r2,-20(fp)
80217aec:	10800017 	ldw	r2,0(r2)
80217af0:	10800104 	addi	r2,r2,4
80217af4:	1007883a 	mov	r3,r2
80217af8:	e0bffb17 	ldw	r2,-20(fp)
80217afc:	10800817 	ldw	r2,32(r2)
80217b00:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217b04:	e0bffc17 	ldw	r2,-16(fp)
80217b08:	10800104 	addi	r2,r2,4
80217b0c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
80217b10:	003f8c06 	br	80217944 <__reset+0xfa1f7944>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
80217b14:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
80217b18:	0001883a 	nop
80217b1c:	e037883a 	mov	sp,fp
80217b20:	df000017 	ldw	fp,0(sp)
80217b24:	dec00104 	addi	sp,sp,4
80217b28:	f800283a 	ret

80217b2c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
80217b2c:	defff804 	addi	sp,sp,-32
80217b30:	df000715 	stw	fp,28(sp)
80217b34:	df000704 	addi	fp,sp,28
80217b38:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
80217b3c:	e0bffb17 	ldw	r2,-20(fp)
80217b40:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
80217b44:	e0bff917 	ldw	r2,-28(fp)
80217b48:	10800017 	ldw	r2,0(r2)
80217b4c:	10800104 	addi	r2,r2,4
80217b50:	10800037 	ldwio	r2,0(r2)
80217b54:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
80217b58:	e0bffa17 	ldw	r2,-24(fp)
80217b5c:	1081000c 	andi	r2,r2,1024
80217b60:	10000b26 	beq	r2,zero,80217b90 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
80217b64:	e0bff917 	ldw	r2,-28(fp)
80217b68:	10800017 	ldw	r2,0(r2)
80217b6c:	10800104 	addi	r2,r2,4
80217b70:	1007883a 	mov	r3,r2
80217b74:	e0bff917 	ldw	r2,-28(fp)
80217b78:	10800817 	ldw	r2,32(r2)
80217b7c:	10810014 	ori	r2,r2,1024
80217b80:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
80217b84:	e0bff917 	ldw	r2,-28(fp)
80217b88:	10000915 	stw	zero,36(r2)
80217b8c:	00000a06 	br	80217bb8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
80217b90:	e0bff917 	ldw	r2,-28(fp)
80217b94:	10c00917 	ldw	r3,36(r2)
80217b98:	00a00034 	movhi	r2,32768
80217b9c:	10bfff04 	addi	r2,r2,-4
80217ba0:	10c00536 	bltu	r2,r3,80217bb8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
80217ba4:	e0bff917 	ldw	r2,-28(fp)
80217ba8:	10800917 	ldw	r2,36(r2)
80217bac:	10c00044 	addi	r3,r2,1
80217bb0:	e0bff917 	ldw	r2,-28(fp)
80217bb4:	10c00915 	stw	r3,36(r2)
80217bb8:	d0a02a17 	ldw	r2,-32600(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
80217bbc:	e037883a 	mov	sp,fp
80217bc0:	df000017 	ldw	fp,0(sp)
80217bc4:	dec00104 	addi	sp,sp,4
80217bc8:	f800283a 	ret

80217bcc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
80217bcc:	defffd04 	addi	sp,sp,-12
80217bd0:	df000215 	stw	fp,8(sp)
80217bd4:	df000204 	addi	fp,sp,8
80217bd8:	e13ffe15 	stw	r4,-8(fp)
80217bdc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
80217be0:	00000506 	br	80217bf8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80217be4:	e0bfff17 	ldw	r2,-4(fp)
80217be8:	1090000c 	andi	r2,r2,16384
80217bec:	10000226 	beq	r2,zero,80217bf8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
80217bf0:	00bffd44 	movi	r2,-11
80217bf4:	00000b06 	br	80217c24 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
80217bf8:	e0bffe17 	ldw	r2,-8(fp)
80217bfc:	10c00d17 	ldw	r3,52(r2)
80217c00:	e0bffe17 	ldw	r2,-8(fp)
80217c04:	10800c17 	ldw	r2,48(r2)
80217c08:	18800526 	beq	r3,r2,80217c20 <altera_avalon_jtag_uart_close+0x54>
80217c0c:	e0bffe17 	ldw	r2,-8(fp)
80217c10:	10c00917 	ldw	r3,36(r2)
80217c14:	e0bffe17 	ldw	r2,-8(fp)
80217c18:	10800117 	ldw	r2,4(r2)
80217c1c:	18bff136 	bltu	r3,r2,80217be4 <__reset+0xfa1f7be4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80217c20:	0005883a 	mov	r2,zero
}
80217c24:	e037883a 	mov	sp,fp
80217c28:	df000017 	ldw	fp,0(sp)
80217c2c:	dec00104 	addi	sp,sp,4
80217c30:	f800283a 	ret

80217c34 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
80217c34:	defffa04 	addi	sp,sp,-24
80217c38:	df000515 	stw	fp,20(sp)
80217c3c:	df000504 	addi	fp,sp,20
80217c40:	e13ffd15 	stw	r4,-12(fp)
80217c44:	e17ffe15 	stw	r5,-8(fp)
80217c48:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
80217c4c:	00bff9c4 	movi	r2,-25
80217c50:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
80217c54:	e0bffe17 	ldw	r2,-8(fp)
80217c58:	10da8060 	cmpeqi	r3,r2,27137
80217c5c:	1800031e 	bne	r3,zero,80217c6c <altera_avalon_jtag_uart_ioctl+0x38>
80217c60:	109a80a0 	cmpeqi	r2,r2,27138
80217c64:	1000181e 	bne	r2,zero,80217cc8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
80217c68:	00002906 	br	80217d10 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
80217c6c:	e0bffd17 	ldw	r2,-12(fp)
80217c70:	10c00117 	ldw	r3,4(r2)
80217c74:	00a00034 	movhi	r2,32768
80217c78:	10bfffc4 	addi	r2,r2,-1
80217c7c:	18802126 	beq	r3,r2,80217d04 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
80217c80:	e0bfff17 	ldw	r2,-4(fp)
80217c84:	10800017 	ldw	r2,0(r2)
80217c88:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
80217c8c:	e0bffc17 	ldw	r2,-16(fp)
80217c90:	10800090 	cmplti	r2,r2,2
80217c94:	1000061e 	bne	r2,zero,80217cb0 <altera_avalon_jtag_uart_ioctl+0x7c>
80217c98:	e0fffc17 	ldw	r3,-16(fp)
80217c9c:	00a00034 	movhi	r2,32768
80217ca0:	10bfffc4 	addi	r2,r2,-1
80217ca4:	18800226 	beq	r3,r2,80217cb0 <altera_avalon_jtag_uart_ioctl+0x7c>
80217ca8:	e0bffc17 	ldw	r2,-16(fp)
80217cac:	00000206 	br	80217cb8 <altera_avalon_jtag_uart_ioctl+0x84>
80217cb0:	00a00034 	movhi	r2,32768
80217cb4:	10bfff84 	addi	r2,r2,-2
80217cb8:	e0fffd17 	ldw	r3,-12(fp)
80217cbc:	18800115 	stw	r2,4(r3)
      rc = 0;
80217cc0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80217cc4:	00000f06 	br	80217d04 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
80217cc8:	e0bffd17 	ldw	r2,-12(fp)
80217ccc:	10c00117 	ldw	r3,4(r2)
80217cd0:	00a00034 	movhi	r2,32768
80217cd4:	10bfffc4 	addi	r2,r2,-1
80217cd8:	18800c26 	beq	r3,r2,80217d0c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
80217cdc:	e0bffd17 	ldw	r2,-12(fp)
80217ce0:	10c00917 	ldw	r3,36(r2)
80217ce4:	e0bffd17 	ldw	r2,-12(fp)
80217ce8:	10800117 	ldw	r2,4(r2)
80217cec:	1885803a 	cmpltu	r2,r3,r2
80217cf0:	10c03fcc 	andi	r3,r2,255
80217cf4:	e0bfff17 	ldw	r2,-4(fp)
80217cf8:	10c00015 	stw	r3,0(r2)
      rc = 0;
80217cfc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80217d00:	00000206 	br	80217d0c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
80217d04:	0001883a 	nop
80217d08:	00000106 	br	80217d10 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
80217d0c:	0001883a 	nop

  default:
    break;
  }

  return rc;
80217d10:	e0bffb17 	ldw	r2,-20(fp)
}
80217d14:	e037883a 	mov	sp,fp
80217d18:	df000017 	ldw	fp,0(sp)
80217d1c:	dec00104 	addi	sp,sp,4
80217d20:	f800283a 	ret

80217d24 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
80217d24:	defff304 	addi	sp,sp,-52
80217d28:	dfc00c15 	stw	ra,48(sp)
80217d2c:	df000b15 	stw	fp,44(sp)
80217d30:	df000b04 	addi	fp,sp,44
80217d34:	e13ffc15 	stw	r4,-16(fp)
80217d38:	e17ffd15 	stw	r5,-12(fp)
80217d3c:	e1bffe15 	stw	r6,-8(fp)
80217d40:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
80217d44:	e0bffd17 	ldw	r2,-12(fp)
80217d48:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217d4c:	00004706 	br	80217e6c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
80217d50:	e0bffc17 	ldw	r2,-16(fp)
80217d54:	10800a17 	ldw	r2,40(r2)
80217d58:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
80217d5c:	e0bffc17 	ldw	r2,-16(fp)
80217d60:	10800b17 	ldw	r2,44(r2)
80217d64:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
80217d68:	e0fff717 	ldw	r3,-36(fp)
80217d6c:	e0bff817 	ldw	r2,-32(fp)
80217d70:	18800536 	bltu	r3,r2,80217d88 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
80217d74:	e0fff717 	ldw	r3,-36(fp)
80217d78:	e0bff817 	ldw	r2,-32(fp)
80217d7c:	1885c83a 	sub	r2,r3,r2
80217d80:	e0bff615 	stw	r2,-40(fp)
80217d84:	00000406 	br	80217d98 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
80217d88:	00c20004 	movi	r3,2048
80217d8c:	e0bff817 	ldw	r2,-32(fp)
80217d90:	1885c83a 	sub	r2,r3,r2
80217d94:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
80217d98:	e0bff617 	ldw	r2,-40(fp)
80217d9c:	10001e26 	beq	r2,zero,80217e18 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
80217da0:	e0fffe17 	ldw	r3,-8(fp)
80217da4:	e0bff617 	ldw	r2,-40(fp)
80217da8:	1880022e 	bgeu	r3,r2,80217db4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
80217dac:	e0bffe17 	ldw	r2,-8(fp)
80217db0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
80217db4:	e0bffc17 	ldw	r2,-16(fp)
80217db8:	10c00e04 	addi	r3,r2,56
80217dbc:	e0bff817 	ldw	r2,-32(fp)
80217dc0:	1885883a 	add	r2,r3,r2
80217dc4:	e1bff617 	ldw	r6,-40(fp)
80217dc8:	100b883a 	mov	r5,r2
80217dcc:	e13ff517 	ldw	r4,-44(fp)
80217dd0:	02069500 	call	80206950 <memcpy>
      ptr   += n;
80217dd4:	e0fff517 	ldw	r3,-44(fp)
80217dd8:	e0bff617 	ldw	r2,-40(fp)
80217ddc:	1885883a 	add	r2,r3,r2
80217de0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
80217de4:	e0fffe17 	ldw	r3,-8(fp)
80217de8:	e0bff617 	ldw	r2,-40(fp)
80217dec:	1885c83a 	sub	r2,r3,r2
80217df0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217df4:	e0fff817 	ldw	r3,-32(fp)
80217df8:	e0bff617 	ldw	r2,-40(fp)
80217dfc:	1885883a 	add	r2,r3,r2
80217e00:	10c1ffcc 	andi	r3,r2,2047
80217e04:	e0bffc17 	ldw	r2,-16(fp)
80217e08:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
80217e0c:	e0bffe17 	ldw	r2,-8(fp)
80217e10:	00bfcf16 	blt	zero,r2,80217d50 <__reset+0xfa1f7d50>
80217e14:	00000106 	br	80217e1c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
80217e18:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
80217e1c:	e0fff517 	ldw	r3,-44(fp)
80217e20:	e0bffd17 	ldw	r2,-12(fp)
80217e24:	1880141e 	bne	r3,r2,80217e78 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
80217e28:	e0bfff17 	ldw	r2,-4(fp)
80217e2c:	1090000c 	andi	r2,r2,16384
80217e30:	1000131e 	bne	r2,zero,80217e80 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
80217e34:	0001883a 	nop
80217e38:	e0bffc17 	ldw	r2,-16(fp)
80217e3c:	10c00a17 	ldw	r3,40(r2)
80217e40:	e0bff717 	ldw	r2,-36(fp)
80217e44:	1880051e 	bne	r3,r2,80217e5c <altera_avalon_jtag_uart_read+0x138>
80217e48:	e0bffc17 	ldw	r2,-16(fp)
80217e4c:	10c00917 	ldw	r3,36(r2)
80217e50:	e0bffc17 	ldw	r2,-16(fp)
80217e54:	10800117 	ldw	r2,4(r2)
80217e58:	18bff736 	bltu	r3,r2,80217e38 <__reset+0xfa1f7e38>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
80217e5c:	e0bffc17 	ldw	r2,-16(fp)
80217e60:	10c00a17 	ldw	r3,40(r2)
80217e64:	e0bff717 	ldw	r2,-36(fp)
80217e68:	18800726 	beq	r3,r2,80217e88 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217e6c:	e0bffe17 	ldw	r2,-8(fp)
80217e70:	00bfb716 	blt	zero,r2,80217d50 <__reset+0xfa1f7d50>
80217e74:	00000506 	br	80217e8c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
80217e78:	0001883a 	nop
80217e7c:	00000306 	br	80217e8c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
80217e80:	0001883a 	nop
80217e84:	00000106 	br	80217e8c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
80217e88:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
80217e8c:	e0fff517 	ldw	r3,-44(fp)
80217e90:	e0bffd17 	ldw	r2,-12(fp)
80217e94:	18801826 	beq	r3,r2,80217ef8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217e98:	0005303a 	rdctl	r2,status
80217e9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217ea0:	e0fffb17 	ldw	r3,-20(fp)
80217ea4:	00bfff84 	movi	r2,-2
80217ea8:	1884703a 	and	r2,r3,r2
80217eac:	1001703a 	wrctl	status,r2
  
  return context;
80217eb0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
80217eb4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217eb8:	e0bffc17 	ldw	r2,-16(fp)
80217ebc:	10800817 	ldw	r2,32(r2)
80217ec0:	10c00054 	ori	r3,r2,1
80217ec4:	e0bffc17 	ldw	r2,-16(fp)
80217ec8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80217ecc:	e0bffc17 	ldw	r2,-16(fp)
80217ed0:	10800017 	ldw	r2,0(r2)
80217ed4:	10800104 	addi	r2,r2,4
80217ed8:	1007883a 	mov	r3,r2
80217edc:	e0bffc17 	ldw	r2,-16(fp)
80217ee0:	10800817 	ldw	r2,32(r2)
80217ee4:	18800035 	stwio	r2,0(r3)
80217ee8:	e0bffa17 	ldw	r2,-24(fp)
80217eec:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217ef0:	e0bff917 	ldw	r2,-28(fp)
80217ef4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
80217ef8:	e0fff517 	ldw	r3,-44(fp)
80217efc:	e0bffd17 	ldw	r2,-12(fp)
80217f00:	18800426 	beq	r3,r2,80217f14 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
80217f04:	e0fff517 	ldw	r3,-44(fp)
80217f08:	e0bffd17 	ldw	r2,-12(fp)
80217f0c:	1885c83a 	sub	r2,r3,r2
80217f10:	00000606 	br	80217f2c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
80217f14:	e0bfff17 	ldw	r2,-4(fp)
80217f18:	1090000c 	andi	r2,r2,16384
80217f1c:	10000226 	beq	r2,zero,80217f28 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
80217f20:	00bffd44 	movi	r2,-11
80217f24:	00000106 	br	80217f2c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
80217f28:	00bffec4 	movi	r2,-5
}
80217f2c:	e037883a 	mov	sp,fp
80217f30:	dfc00117 	ldw	ra,4(sp)
80217f34:	df000017 	ldw	fp,0(sp)
80217f38:	dec00204 	addi	sp,sp,8
80217f3c:	f800283a 	ret

80217f40 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
80217f40:	defff304 	addi	sp,sp,-52
80217f44:	dfc00c15 	stw	ra,48(sp)
80217f48:	df000b15 	stw	fp,44(sp)
80217f4c:	df000b04 	addi	fp,sp,44
80217f50:	e13ffc15 	stw	r4,-16(fp)
80217f54:	e17ffd15 	stw	r5,-12(fp)
80217f58:	e1bffe15 	stw	r6,-8(fp)
80217f5c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
80217f60:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
80217f64:	e0bffd17 	ldw	r2,-12(fp)
80217f68:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80217f6c:	00003706 	br	8021804c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
80217f70:	e0bffc17 	ldw	r2,-16(fp)
80217f74:	10800c17 	ldw	r2,48(r2)
80217f78:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
80217f7c:	e0bffc17 	ldw	r2,-16(fp)
80217f80:	10800d17 	ldw	r2,52(r2)
80217f84:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
80217f88:	e0fff917 	ldw	r3,-28(fp)
80217f8c:	e0bff517 	ldw	r2,-44(fp)
80217f90:	1880062e 	bgeu	r3,r2,80217fac <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
80217f94:	e0fff517 	ldw	r3,-44(fp)
80217f98:	e0bff917 	ldw	r2,-28(fp)
80217f9c:	1885c83a 	sub	r2,r3,r2
80217fa0:	10bfffc4 	addi	r2,r2,-1
80217fa4:	e0bff615 	stw	r2,-40(fp)
80217fa8:	00000b06 	br	80217fd8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
80217fac:	e0bff517 	ldw	r2,-44(fp)
80217fb0:	10000526 	beq	r2,zero,80217fc8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
80217fb4:	00c20004 	movi	r3,2048
80217fb8:	e0bff917 	ldw	r2,-28(fp)
80217fbc:	1885c83a 	sub	r2,r3,r2
80217fc0:	e0bff615 	stw	r2,-40(fp)
80217fc4:	00000406 	br	80217fd8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
80217fc8:	00c1ffc4 	movi	r3,2047
80217fcc:	e0bff917 	ldw	r2,-28(fp)
80217fd0:	1885c83a 	sub	r2,r3,r2
80217fd4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
80217fd8:	e0bff617 	ldw	r2,-40(fp)
80217fdc:	10001e26 	beq	r2,zero,80218058 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
80217fe0:	e0fffe17 	ldw	r3,-8(fp)
80217fe4:	e0bff617 	ldw	r2,-40(fp)
80217fe8:	1880022e 	bgeu	r3,r2,80217ff4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
80217fec:	e0bffe17 	ldw	r2,-8(fp)
80217ff0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
80217ff4:	e0bffc17 	ldw	r2,-16(fp)
80217ff8:	10c20e04 	addi	r3,r2,2104
80217ffc:	e0bff917 	ldw	r2,-28(fp)
80218000:	1885883a 	add	r2,r3,r2
80218004:	e1bff617 	ldw	r6,-40(fp)
80218008:	e17ffd17 	ldw	r5,-12(fp)
8021800c:	1009883a 	mov	r4,r2
80218010:	02069500 	call	80206950 <memcpy>
      ptr   += n;
80218014:	e0fffd17 	ldw	r3,-12(fp)
80218018:	e0bff617 	ldw	r2,-40(fp)
8021801c:	1885883a 	add	r2,r3,r2
80218020:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
80218024:	e0fffe17 	ldw	r3,-8(fp)
80218028:	e0bff617 	ldw	r2,-40(fp)
8021802c:	1885c83a 	sub	r2,r3,r2
80218030:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80218034:	e0fff917 	ldw	r3,-28(fp)
80218038:	e0bff617 	ldw	r2,-40(fp)
8021803c:	1885883a 	add	r2,r3,r2
80218040:	10c1ffcc 	andi	r3,r2,2047
80218044:	e0bffc17 	ldw	r2,-16(fp)
80218048:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8021804c:	e0bffe17 	ldw	r2,-8(fp)
80218050:	00bfc716 	blt	zero,r2,80217f70 <__reset+0xfa1f7f70>
80218054:	00000106 	br	8021805c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
80218058:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021805c:	0005303a 	rdctl	r2,status
80218060:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218064:	e0fffb17 	ldw	r3,-20(fp)
80218068:	00bfff84 	movi	r2,-2
8021806c:	1884703a 	and	r2,r3,r2
80218070:	1001703a 	wrctl	status,r2
  
  return context;
80218074:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
80218078:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8021807c:	e0bffc17 	ldw	r2,-16(fp)
80218080:	10800817 	ldw	r2,32(r2)
80218084:	10c00094 	ori	r3,r2,2
80218088:	e0bffc17 	ldw	r2,-16(fp)
8021808c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
80218090:	e0bffc17 	ldw	r2,-16(fp)
80218094:	10800017 	ldw	r2,0(r2)
80218098:	10800104 	addi	r2,r2,4
8021809c:	1007883a 	mov	r3,r2
802180a0:	e0bffc17 	ldw	r2,-16(fp)
802180a4:	10800817 	ldw	r2,32(r2)
802180a8:	18800035 	stwio	r2,0(r3)
802180ac:	e0bffa17 	ldw	r2,-24(fp)
802180b0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802180b4:	e0bff817 	ldw	r2,-32(fp)
802180b8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
802180bc:	e0bffe17 	ldw	r2,-8(fp)
802180c0:	0080100e 	bge	zero,r2,80218104 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
802180c4:	e0bfff17 	ldw	r2,-4(fp)
802180c8:	1090000c 	andi	r2,r2,16384
802180cc:	1000101e 	bne	r2,zero,80218110 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
802180d0:	0001883a 	nop
802180d4:	e0bffc17 	ldw	r2,-16(fp)
802180d8:	10c00d17 	ldw	r3,52(r2)
802180dc:	e0bff517 	ldw	r2,-44(fp)
802180e0:	1880051e 	bne	r3,r2,802180f8 <altera_avalon_jtag_uart_write+0x1b8>
802180e4:	e0bffc17 	ldw	r2,-16(fp)
802180e8:	10c00917 	ldw	r3,36(r2)
802180ec:	e0bffc17 	ldw	r2,-16(fp)
802180f0:	10800117 	ldw	r2,4(r2)
802180f4:	18bff736 	bltu	r3,r2,802180d4 <__reset+0xfa1f80d4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
802180f8:	e0bffc17 	ldw	r2,-16(fp)
802180fc:	10800917 	ldw	r2,36(r2)
80218100:	1000051e 	bne	r2,zero,80218118 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
80218104:	e0bffe17 	ldw	r2,-8(fp)
80218108:	00bfd016 	blt	zero,r2,8021804c <__reset+0xfa1f804c>
8021810c:	00000306 	br	8021811c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
80218110:	0001883a 	nop
80218114:	00000106 	br	8021811c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
80218118:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
8021811c:	e0fffd17 	ldw	r3,-12(fp)
80218120:	e0bff717 	ldw	r2,-36(fp)
80218124:	18800426 	beq	r3,r2,80218138 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
80218128:	e0fffd17 	ldw	r3,-12(fp)
8021812c:	e0bff717 	ldw	r2,-36(fp)
80218130:	1885c83a 	sub	r2,r3,r2
80218134:	00000606 	br	80218150 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
80218138:	e0bfff17 	ldw	r2,-4(fp)
8021813c:	1090000c 	andi	r2,r2,16384
80218140:	10000226 	beq	r2,zero,8021814c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
80218144:	00bffd44 	movi	r2,-11
80218148:	00000106 	br	80218150 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
8021814c:	00bffec4 	movi	r2,-5
}
80218150:	e037883a 	mov	sp,fp
80218154:	dfc00117 	ldw	ra,4(sp)
80218158:	df000017 	ldw	fp,0(sp)
8021815c:	dec00204 	addi	sp,sp,8
80218160:	f800283a 	ret

80218164 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
80218164:	defffa04 	addi	sp,sp,-24
80218168:	dfc00515 	stw	ra,20(sp)
8021816c:	df000415 	stw	fp,16(sp)
80218170:	df000404 	addi	fp,sp,16
80218174:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
80218178:	0007883a 	mov	r3,zero
8021817c:	e0bfff17 	ldw	r2,-4(fp)
80218180:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
80218184:	e0bfff17 	ldw	r2,-4(fp)
80218188:	10800104 	addi	r2,r2,4
8021818c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218190:	0005303a 	rdctl	r2,status
80218194:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218198:	e0fffd17 	ldw	r3,-12(fp)
8021819c:	00bfff84 	movi	r2,-2
802181a0:	1884703a 	and	r2,r3,r2
802181a4:	1001703a 	wrctl	status,r2
  
  return context;
802181a8:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
802181ac:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
802181b0:	021733c0 	call	8021733c <alt_tick>
802181b4:	e0bffc17 	ldw	r2,-16(fp)
802181b8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802181bc:	e0bffe17 	ldw	r2,-8(fp)
802181c0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
802181c4:	0001883a 	nop
802181c8:	e037883a 	mov	sp,fp
802181cc:	dfc00117 	ldw	ra,4(sp)
802181d0:	df000017 	ldw	fp,0(sp)
802181d4:	dec00204 	addi	sp,sp,8
802181d8:	f800283a 	ret

802181dc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
802181dc:	defff804 	addi	sp,sp,-32
802181e0:	dfc00715 	stw	ra,28(sp)
802181e4:	df000615 	stw	fp,24(sp)
802181e8:	df000604 	addi	fp,sp,24
802181ec:	e13ffc15 	stw	r4,-16(fp)
802181f0:	e17ffd15 	stw	r5,-12(fp)
802181f4:	e1bffe15 	stw	r6,-8(fp)
802181f8:	e1ffff15 	stw	r7,-4(fp)
802181fc:	e0bfff17 	ldw	r2,-4(fp)
80218200:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
80218204:	d0a02a17 	ldw	r2,-32600(gp)
80218208:	1000021e 	bne	r2,zero,80218214 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
8021820c:	e0bffb17 	ldw	r2,-20(fp)
80218210:	d0a02a15 	stw	r2,-32600(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
80218214:	e0bffc17 	ldw	r2,-16(fp)
80218218:	10800104 	addi	r2,r2,4
8021821c:	00c001c4 	movi	r3,7
80218220:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
80218224:	d8000015 	stw	zero,0(sp)
80218228:	e1fffc17 	ldw	r7,-16(fp)
8021822c:	01a008b4 	movhi	r6,32802
80218230:	31a05904 	addi	r6,r6,-32412
80218234:	e17ffe17 	ldw	r5,-8(fp)
80218238:	e13ffd17 	ldw	r4,-12(fp)
8021823c:	021ae540 	call	8021ae54 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
80218240:	0001883a 	nop
80218244:	e037883a 	mov	sp,fp
80218248:	dfc00117 	ldw	ra,4(sp)
8021824c:	df000017 	ldw	fp,0(sp)
80218250:	dec00204 	addi	sp,sp,8
80218254:	f800283a 	ret

80218258 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
80218258:	defffa04 	addi	sp,sp,-24
8021825c:	dfc00515 	stw	ra,20(sp)
80218260:	df000415 	stw	fp,16(sp)
80218264:	df000404 	addi	fp,sp,16
80218268:	e13ffd15 	stw	r4,-12(fp)
8021826c:	e17ffe15 	stw	r5,-8(fp)
80218270:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80218274:	e0bffd17 	ldw	r2,-12(fp)
80218278:	10800017 	ldw	r2,0(r2)
8021827c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
80218280:	e0bffc17 	ldw	r2,-16(fp)
80218284:	10c00a04 	addi	r3,r2,40
80218288:	e0bffd17 	ldw	r2,-12(fp)
8021828c:	10800217 	ldw	r2,8(r2)
80218290:	100f883a 	mov	r7,r2
80218294:	e1bfff17 	ldw	r6,-4(fp)
80218298:	e17ffe17 	ldw	r5,-8(fp)
8021829c:	1809883a 	mov	r4,r3
802182a0:	021876c0 	call	8021876c <altera_avalon_uart_read>
      fd->fd_flags);
}
802182a4:	e037883a 	mov	sp,fp
802182a8:	dfc00117 	ldw	ra,4(sp)
802182ac:	df000017 	ldw	fp,0(sp)
802182b0:	dec00204 	addi	sp,sp,8
802182b4:	f800283a 	ret

802182b8 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
802182b8:	defffa04 	addi	sp,sp,-24
802182bc:	dfc00515 	stw	ra,20(sp)
802182c0:	df000415 	stw	fp,16(sp)
802182c4:	df000404 	addi	fp,sp,16
802182c8:	e13ffd15 	stw	r4,-12(fp)
802182cc:	e17ffe15 	stw	r5,-8(fp)
802182d0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
802182d4:	e0bffd17 	ldw	r2,-12(fp)
802182d8:	10800017 	ldw	r2,0(r2)
802182dc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
802182e0:	e0bffc17 	ldw	r2,-16(fp)
802182e4:	10c00a04 	addi	r3,r2,40
802182e8:	e0bffd17 	ldw	r2,-12(fp)
802182ec:	10800217 	ldw	r2,8(r2)
802182f0:	100f883a 	mov	r7,r2
802182f4:	e1bfff17 	ldw	r6,-4(fp)
802182f8:	e17ffe17 	ldw	r5,-8(fp)
802182fc:	1809883a 	mov	r4,r3
80218300:	02189840 	call	80218984 <altera_avalon_uart_write>
      fd->fd_flags);
}
80218304:	e037883a 	mov	sp,fp
80218308:	dfc00117 	ldw	ra,4(sp)
8021830c:	df000017 	ldw	fp,0(sp)
80218310:	dec00204 	addi	sp,sp,8
80218314:	f800283a 	ret

80218318 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
80218318:	defffc04 	addi	sp,sp,-16
8021831c:	dfc00315 	stw	ra,12(sp)
80218320:	df000215 	stw	fp,8(sp)
80218324:	df000204 	addi	fp,sp,8
80218328:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
8021832c:	e0bfff17 	ldw	r2,-4(fp)
80218330:	10800017 	ldw	r2,0(r2)
80218334:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
80218338:	e0bffe17 	ldw	r2,-8(fp)
8021833c:	10c00a04 	addi	r3,r2,40
80218340:	e0bfff17 	ldw	r2,-4(fp)
80218344:	10800217 	ldw	r2,8(r2)
80218348:	100b883a 	mov	r5,r2
8021834c:	1809883a 	mov	r4,r3
80218350:	02186dc0 	call	802186dc <altera_avalon_uart_close>
}
80218354:	e037883a 	mov	sp,fp
80218358:	dfc00117 	ldw	ra,4(sp)
8021835c:	df000017 	ldw	fp,0(sp)
80218360:	dec00204 	addi	sp,sp,8
80218364:	f800283a 	ret

80218368 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
80218368:	defff804 	addi	sp,sp,-32
8021836c:	dfc00715 	stw	ra,28(sp)
80218370:	df000615 	stw	fp,24(sp)
80218374:	df000604 	addi	fp,sp,24
80218378:	e13ffd15 	stw	r4,-12(fp)
8021837c:	e17ffe15 	stw	r5,-8(fp)
80218380:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
80218384:	e0bffd17 	ldw	r2,-12(fp)
80218388:	10800017 	ldw	r2,0(r2)
8021838c:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
80218390:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80218394:	1000041e 	bne	r2,zero,802183a8 <altera_avalon_uart_init+0x40>
80218398:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
8021839c:	1000021e 	bne	r2,zero,802183a8 <altera_avalon_uart_init+0x40>
802183a0:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
802183a4:	10000226 	beq	r2,zero,802183b0 <altera_avalon_uart_init+0x48>
802183a8:	00800044 	movi	r2,1
802183ac:	00000106 	br	802183b4 <altera_avalon_uart_init+0x4c>
802183b0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
802183b4:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
802183b8:	e0bffc17 	ldw	r2,-16(fp)
802183bc:	10000f1e 	bne	r2,zero,802183fc <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
802183c0:	e0bffd17 	ldw	r2,-12(fp)
802183c4:	00c32004 	movi	r3,3200
802183c8:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
802183cc:	e0bffb17 	ldw	r2,-20(fp)
802183d0:	10800304 	addi	r2,r2,12
802183d4:	e0fffd17 	ldw	r3,-12(fp)
802183d8:	18c00117 	ldw	r3,4(r3)
802183dc:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
802183e0:	d8000015 	stw	zero,0(sp)
802183e4:	e1fffd17 	ldw	r7,-12(fp)
802183e8:	01a008b4 	movhi	r6,32802
802183ec:	31a10504 	addi	r6,r6,-31724
802183f0:	e17fff17 	ldw	r5,-4(fp)
802183f4:	e13ffe17 	ldw	r4,-8(fp)
802183f8:	021ae540 	call	8021ae54 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
802183fc:	0001883a 	nop
80218400:	e037883a 	mov	sp,fp
80218404:	dfc00117 	ldw	ra,4(sp)
80218408:	df000017 	ldw	fp,0(sp)
8021840c:	dec00204 	addi	sp,sp,8
80218410:	f800283a 	ret

80218414 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
80218414:	defffa04 	addi	sp,sp,-24
80218418:	dfc00515 	stw	ra,20(sp)
8021841c:	df000415 	stw	fp,16(sp)
80218420:	df000404 	addi	fp,sp,16
80218424:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
80218428:	e0bfff17 	ldw	r2,-4(fp)
8021842c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
80218430:	e0bffc17 	ldw	r2,-16(fp)
80218434:	10800017 	ldw	r2,0(r2)
80218438:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
8021843c:	e0bffd17 	ldw	r2,-12(fp)
80218440:	10800204 	addi	r2,r2,8
80218444:	10800037 	ldwio	r2,0(r2)
80218448:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
8021844c:	e0bffd17 	ldw	r2,-12(fp)
80218450:	10800204 	addi	r2,r2,8
80218454:	0007883a 	mov	r3,zero
80218458:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
8021845c:	e0bffd17 	ldw	r2,-12(fp)
80218460:	10800204 	addi	r2,r2,8
80218464:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
80218468:	e0bffe17 	ldw	r2,-8(fp)
8021846c:	1080200c 	andi	r2,r2,128
80218470:	10000326 	beq	r2,zero,80218480 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
80218474:	e17ffe17 	ldw	r5,-8(fp)
80218478:	e13ffc17 	ldw	r4,-16(fp)
8021847c:	02184b00 	call	802184b0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
80218480:	e0bffe17 	ldw	r2,-8(fp)
80218484:	1081100c 	andi	r2,r2,1088
80218488:	10000326 	beq	r2,zero,80218498 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
8021848c:	e17ffe17 	ldw	r5,-8(fp)
80218490:	e13ffc17 	ldw	r4,-16(fp)
80218494:	02185940 	call	80218594 <altera_avalon_uart_txirq>
  }
  

}
80218498:	0001883a 	nop
8021849c:	e037883a 	mov	sp,fp
802184a0:	dfc00117 	ldw	ra,4(sp)
802184a4:	df000017 	ldw	fp,0(sp)
802184a8:	dec00204 	addi	sp,sp,8
802184ac:	f800283a 	ret

802184b0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
802184b0:	defffc04 	addi	sp,sp,-16
802184b4:	df000315 	stw	fp,12(sp)
802184b8:	df000304 	addi	fp,sp,12
802184bc:	e13ffe15 	stw	r4,-8(fp)
802184c0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
802184c4:	e0bfff17 	ldw	r2,-4(fp)
802184c8:	108000cc 	andi	r2,r2,3
802184cc:	10002c1e 	bne	r2,zero,80218580 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
802184d0:	e0bffe17 	ldw	r2,-8(fp)
802184d4:	10800317 	ldw	r2,12(r2)
802184d8:	e0bffe17 	ldw	r2,-8(fp)
802184dc:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802184e0:	e0bffe17 	ldw	r2,-8(fp)
802184e4:	10800317 	ldw	r2,12(r2)
802184e8:	10800044 	addi	r2,r2,1
802184ec:	10800fcc 	andi	r2,r2,63
802184f0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
802184f4:	e0bffe17 	ldw	r2,-8(fp)
802184f8:	10800317 	ldw	r2,12(r2)
802184fc:	e0fffe17 	ldw	r3,-8(fp)
80218500:	18c00017 	ldw	r3,0(r3)
80218504:	18c00037 	ldwio	r3,0(r3)
80218508:	1809883a 	mov	r4,r3
8021850c:	e0fffe17 	ldw	r3,-8(fp)
80218510:	1885883a 	add	r2,r3,r2
80218514:	10800704 	addi	r2,r2,28
80218518:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
8021851c:	e0bffe17 	ldw	r2,-8(fp)
80218520:	e0fffd17 	ldw	r3,-12(fp)
80218524:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80218528:	e0bffe17 	ldw	r2,-8(fp)
8021852c:	10800317 	ldw	r2,12(r2)
80218530:	10800044 	addi	r2,r2,1
80218534:	10800fcc 	andi	r2,r2,63
80218538:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
8021853c:	e0bffe17 	ldw	r2,-8(fp)
80218540:	10c00217 	ldw	r3,8(r2)
80218544:	e0bffd17 	ldw	r2,-12(fp)
80218548:	18800e1e 	bne	r3,r2,80218584 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8021854c:	e0bffe17 	ldw	r2,-8(fp)
80218550:	10c00117 	ldw	r3,4(r2)
80218554:	00bfdfc4 	movi	r2,-129
80218558:	1886703a 	and	r3,r3,r2
8021855c:	e0bffe17 	ldw	r2,-8(fp)
80218560:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
80218564:	e0bffe17 	ldw	r2,-8(fp)
80218568:	10800017 	ldw	r2,0(r2)
8021856c:	10800304 	addi	r2,r2,12
80218570:	e0fffe17 	ldw	r3,-8(fp)
80218574:	18c00117 	ldw	r3,4(r3)
80218578:	10c00035 	stwio	r3,0(r2)
8021857c:	00000106 	br	80218584 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
80218580:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
80218584:	e037883a 	mov	sp,fp
80218588:	df000017 	ldw	fp,0(sp)
8021858c:	dec00104 	addi	sp,sp,4
80218590:	f800283a 	ret

80218594 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80218594:	defffb04 	addi	sp,sp,-20
80218598:	df000415 	stw	fp,16(sp)
8021859c:	df000404 	addi	fp,sp,16
802185a0:	e13ffc15 	stw	r4,-16(fp)
802185a4:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
802185a8:	e0bffc17 	ldw	r2,-16(fp)
802185ac:	10c00417 	ldw	r3,16(r2)
802185b0:	e0bffc17 	ldw	r2,-16(fp)
802185b4:	10800517 	ldw	r2,20(r2)
802185b8:	18803226 	beq	r3,r2,80218684 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
802185bc:	e0bffc17 	ldw	r2,-16(fp)
802185c0:	10800617 	ldw	r2,24(r2)
802185c4:	1080008c 	andi	r2,r2,2
802185c8:	10000326 	beq	r2,zero,802185d8 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
802185cc:	e0bffd17 	ldw	r2,-12(fp)
802185d0:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
802185d4:	10001d26 	beq	r2,zero,8021864c <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
802185d8:	e0bffc17 	ldw	r2,-16(fp)
802185dc:	10800417 	ldw	r2,16(r2)
802185e0:	e0bffc17 	ldw	r2,-16(fp)
802185e4:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
802185e8:	e0bffc17 	ldw	r2,-16(fp)
802185ec:	10800017 	ldw	r2,0(r2)
802185f0:	10800104 	addi	r2,r2,4
802185f4:	e0fffc17 	ldw	r3,-16(fp)
802185f8:	18c00417 	ldw	r3,16(r3)
802185fc:	e13ffc17 	ldw	r4,-16(fp)
80218600:	20c7883a 	add	r3,r4,r3
80218604:	18c01704 	addi	r3,r3,92
80218608:	18c00003 	ldbu	r3,0(r3)
8021860c:	18c03fcc 	andi	r3,r3,255
80218610:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
80218614:	e0bffc17 	ldw	r2,-16(fp)
80218618:	10800417 	ldw	r2,16(r2)
8021861c:	10800044 	addi	r2,r2,1
80218620:	e0fffc17 	ldw	r3,-16(fp)
80218624:	18800415 	stw	r2,16(r3)
80218628:	10c00fcc 	andi	r3,r2,63
8021862c:	e0bffc17 	ldw	r2,-16(fp)
80218630:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80218634:	e0bffc17 	ldw	r2,-16(fp)
80218638:	10800117 	ldw	r2,4(r2)
8021863c:	10c01014 	ori	r3,r2,64
80218640:	e0bffc17 	ldw	r2,-16(fp)
80218644:	10c00115 	stw	r3,4(r2)
80218648:	00000e06 	br	80218684 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
8021864c:	e0bffc17 	ldw	r2,-16(fp)
80218650:	10800017 	ldw	r2,0(r2)
80218654:	10800204 	addi	r2,r2,8
80218658:	10800037 	ldwio	r2,0(r2)
8021865c:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80218660:	e0bffd17 	ldw	r2,-12(fp)
80218664:	1082000c 	andi	r2,r2,2048
80218668:	1000061e 	bne	r2,zero,80218684 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
8021866c:	e0bffc17 	ldw	r2,-16(fp)
80218670:	10c00117 	ldw	r3,4(r2)
80218674:	00bfefc4 	movi	r2,-65
80218678:	1886703a 	and	r3,r3,r2
8021867c:	e0bffc17 	ldw	r2,-16(fp)
80218680:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
80218684:	e0bffc17 	ldw	r2,-16(fp)
80218688:	10c00417 	ldw	r3,16(r2)
8021868c:	e0bffc17 	ldw	r2,-16(fp)
80218690:	10800517 	ldw	r2,20(r2)
80218694:	1880061e 	bne	r3,r2,802186b0 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218698:	e0bffc17 	ldw	r2,-16(fp)
8021869c:	10c00117 	ldw	r3,4(r2)
802186a0:	00beefc4 	movi	r2,-1089
802186a4:	1886703a 	and	r3,r3,r2
802186a8:	e0bffc17 	ldw	r2,-16(fp)
802186ac:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802186b0:	e0bffc17 	ldw	r2,-16(fp)
802186b4:	10800017 	ldw	r2,0(r2)
802186b8:	10800304 	addi	r2,r2,12
802186bc:	e0fffc17 	ldw	r3,-16(fp)
802186c0:	18c00117 	ldw	r3,4(r3)
802186c4:	10c00035 	stwio	r3,0(r2)
}
802186c8:	0001883a 	nop
802186cc:	e037883a 	mov	sp,fp
802186d0:	df000017 	ldw	fp,0(sp)
802186d4:	dec00104 	addi	sp,sp,4
802186d8:	f800283a 	ret

802186dc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
802186dc:	defffd04 	addi	sp,sp,-12
802186e0:	df000215 	stw	fp,8(sp)
802186e4:	df000204 	addi	fp,sp,8
802186e8:	e13ffe15 	stw	r4,-8(fp)
802186ec:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
802186f0:	00000506 	br	80218708 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
802186f4:	e0bfff17 	ldw	r2,-4(fp)
802186f8:	1090000c 	andi	r2,r2,16384
802186fc:	10000226 	beq	r2,zero,80218708 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
80218700:	00bffd44 	movi	r2,-11
80218704:	00000606 	br	80218720 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80218708:	e0bffe17 	ldw	r2,-8(fp)
8021870c:	10c00417 	ldw	r3,16(r2)
80218710:	e0bffe17 	ldw	r2,-8(fp)
80218714:	10800517 	ldw	r2,20(r2)
80218718:	18bff61e 	bne	r3,r2,802186f4 <__reset+0xfa1f86f4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8021871c:	0005883a 	mov	r2,zero
}
80218720:	e037883a 	mov	sp,fp
80218724:	df000017 	ldw	fp,0(sp)
80218728:	dec00104 	addi	sp,sp,4
8021872c:	f800283a 	ret

80218730 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218730:	defffe04 	addi	sp,sp,-8
80218734:	dfc00115 	stw	ra,4(sp)
80218738:	df000015 	stw	fp,0(sp)
8021873c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218740:	d0a00c17 	ldw	r2,-32720(gp)
80218744:	10000326 	beq	r2,zero,80218754 <alt_get_errno+0x24>
80218748:	d0a00c17 	ldw	r2,-32720(gp)
8021874c:	103ee83a 	callr	r2
80218750:	00000106 	br	80218758 <alt_get_errno+0x28>
80218754:	d0a02504 	addi	r2,gp,-32620
}
80218758:	e037883a 	mov	sp,fp
8021875c:	dfc00117 	ldw	ra,4(sp)
80218760:	df000017 	ldw	fp,0(sp)
80218764:	dec00204 	addi	sp,sp,8
80218768:	f800283a 	ret

8021876c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
8021876c:	defff204 	addi	sp,sp,-56
80218770:	dfc00d15 	stw	ra,52(sp)
80218774:	df000c15 	stw	fp,48(sp)
80218778:	df000c04 	addi	fp,sp,48
8021877c:	e13ffc15 	stw	r4,-16(fp)
80218780:	e17ffd15 	stw	r5,-12(fp)
80218784:	e1bffe15 	stw	r6,-8(fp)
80218788:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
8021878c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
80218790:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
80218794:	e0bfff17 	ldw	r2,-4(fp)
80218798:	1090000c 	andi	r2,r2,16384
8021879c:	1005003a 	cmpeq	r2,r2,zero
802187a0:	10803fcc 	andi	r2,r2,255
802187a4:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
802187a8:	00001306 	br	802187f8 <altera_avalon_uart_read+0x8c>
    {
      count++;
802187ac:	e0bff517 	ldw	r2,-44(fp)
802187b0:	10800044 	addi	r2,r2,1
802187b4:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
802187b8:	e0bffd17 	ldw	r2,-12(fp)
802187bc:	10c00044 	addi	r3,r2,1
802187c0:	e0fffd15 	stw	r3,-12(fp)
802187c4:	e0fffc17 	ldw	r3,-16(fp)
802187c8:	18c00217 	ldw	r3,8(r3)
802187cc:	e13ffc17 	ldw	r4,-16(fp)
802187d0:	20c7883a 	add	r3,r4,r3
802187d4:	18c00704 	addi	r3,r3,28
802187d8:	18c00003 	ldbu	r3,0(r3)
802187dc:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
802187e0:	e0bffc17 	ldw	r2,-16(fp)
802187e4:	10800217 	ldw	r2,8(r2)
802187e8:	10800044 	addi	r2,r2,1
802187ec:	10c00fcc 	andi	r3,r2,63
802187f0:	e0bffc17 	ldw	r2,-16(fp)
802187f4:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
802187f8:	e0fff517 	ldw	r3,-44(fp)
802187fc:	e0bffe17 	ldw	r2,-8(fp)
80218800:	1880050e 	bge	r3,r2,80218818 <altera_avalon_uart_read+0xac>
80218804:	e0bffc17 	ldw	r2,-16(fp)
80218808:	10c00217 	ldw	r3,8(r2)
8021880c:	e0bffc17 	ldw	r2,-16(fp)
80218810:	10800317 	ldw	r2,12(r2)
80218814:	18bfe51e 	bne	r3,r2,802187ac <__reset+0xfa1f87ac>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
80218818:	e0bff517 	ldw	r2,-44(fp)
8021881c:	1000251e 	bne	r2,zero,802188b4 <altera_avalon_uart_read+0x148>
80218820:	e0bffc17 	ldw	r2,-16(fp)
80218824:	10c00217 	ldw	r3,8(r2)
80218828:	e0bffc17 	ldw	r2,-16(fp)
8021882c:	10800317 	ldw	r2,12(r2)
80218830:	1880201e 	bne	r3,r2,802188b4 <altera_avalon_uart_read+0x148>
    {
      if (!block)
80218834:	e0bff617 	ldw	r2,-40(fp)
80218838:	1000071e 	bne	r2,zero,80218858 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
8021883c:	02187300 	call	80218730 <alt_get_errno>
80218840:	1007883a 	mov	r3,r2
80218844:	008002c4 	movi	r2,11
80218848:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
8021884c:	00800044 	movi	r2,1
80218850:	e0bff405 	stb	r2,-48(fp)
        break;
80218854:	00001b06 	br	802188c4 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218858:	0005303a 	rdctl	r2,status
8021885c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218860:	e0fff917 	ldw	r3,-28(fp)
80218864:	00bfff84 	movi	r2,-2
80218868:	1884703a 	and	r2,r3,r2
8021886c:	1001703a 	wrctl	status,r2
  
  return context;
80218870:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
80218874:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80218878:	e0bffc17 	ldw	r2,-16(fp)
8021887c:	10800117 	ldw	r2,4(r2)
80218880:	10c02014 	ori	r3,r2,128
80218884:	e0bffc17 	ldw	r2,-16(fp)
80218888:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8021888c:	e0bffc17 	ldw	r2,-16(fp)
80218890:	10800017 	ldw	r2,0(r2)
80218894:	10800304 	addi	r2,r2,12
80218898:	e0fffc17 	ldw	r3,-16(fp)
8021889c:	18c00117 	ldw	r3,4(r3)
802188a0:	10c00035 	stwio	r3,0(r2)
802188a4:	e0bff817 	ldw	r2,-32(fp)
802188a8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802188ac:	e0bffa17 	ldw	r2,-24(fp)
802188b0:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
802188b4:	e0bff517 	ldw	r2,-44(fp)
802188b8:	1000021e 	bne	r2,zero,802188c4 <altera_avalon_uart_read+0x158>
802188bc:	e0bffe17 	ldw	r2,-8(fp)
802188c0:	103fcd1e 	bne	r2,zero,802187f8 <__reset+0xfa1f87f8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802188c4:	0005303a 	rdctl	r2,status
802188c8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802188cc:	e0fffb17 	ldw	r3,-20(fp)
802188d0:	00bfff84 	movi	r2,-2
802188d4:	1884703a 	and	r2,r3,r2
802188d8:	1001703a 	wrctl	status,r2
  
  return context;
802188dc:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
802188e0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802188e4:	e0bffc17 	ldw	r2,-16(fp)
802188e8:	10800117 	ldw	r2,4(r2)
802188ec:	10c02014 	ori	r3,r2,128
802188f0:	e0bffc17 	ldw	r2,-16(fp)
802188f4:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802188f8:	e0bffc17 	ldw	r2,-16(fp)
802188fc:	10800017 	ldw	r2,0(r2)
80218900:	10800304 	addi	r2,r2,12
80218904:	e0fffc17 	ldw	r3,-16(fp)
80218908:	18c00117 	ldw	r3,4(r3)
8021890c:	10c00035 	stwio	r3,0(r2)
80218910:	e0bff817 	ldw	r2,-32(fp)
80218914:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218918:	e0bff717 	ldw	r2,-36(fp)
8021891c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
80218920:	e0bff403 	ldbu	r2,-48(fp)
80218924:	10000226 	beq	r2,zero,80218930 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
80218928:	00bffd44 	movi	r2,-11
8021892c:	00000106 	br	80218934 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
80218930:	e0bff517 	ldw	r2,-44(fp)
  }
}
80218934:	e037883a 	mov	sp,fp
80218938:	dfc00117 	ldw	ra,4(sp)
8021893c:	df000017 	ldw	fp,0(sp)
80218940:	dec00204 	addi	sp,sp,8
80218944:	f800283a 	ret

80218948 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218948:	defffe04 	addi	sp,sp,-8
8021894c:	dfc00115 	stw	ra,4(sp)
80218950:	df000015 	stw	fp,0(sp)
80218954:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218958:	d0a00c17 	ldw	r2,-32720(gp)
8021895c:	10000326 	beq	r2,zero,8021896c <alt_get_errno+0x24>
80218960:	d0a00c17 	ldw	r2,-32720(gp)
80218964:	103ee83a 	callr	r2
80218968:	00000106 	br	80218970 <alt_get_errno+0x28>
8021896c:	d0a02504 	addi	r2,gp,-32620
}
80218970:	e037883a 	mov	sp,fp
80218974:	dfc00117 	ldw	ra,4(sp)
80218978:	df000017 	ldw	fp,0(sp)
8021897c:	dec00204 	addi	sp,sp,8
80218980:	f800283a 	ret

80218984 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80218984:	defff204 	addi	sp,sp,-56
80218988:	dfc00d15 	stw	ra,52(sp)
8021898c:	df000c15 	stw	fp,48(sp)
80218990:	df000c04 	addi	fp,sp,48
80218994:	e13ffc15 	stw	r4,-16(fp)
80218998:	e17ffd15 	stw	r5,-12(fp)
8021899c:	e1bffe15 	stw	r6,-8(fp)
802189a0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
802189a4:	e0bffe17 	ldw	r2,-8(fp)
802189a8:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
802189ac:	e0bfff17 	ldw	r2,-4(fp)
802189b0:	1090000c 	andi	r2,r2,16384
802189b4:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
802189b8:	00003c06 	br	80218aac <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802189bc:	e0bffc17 	ldw	r2,-16(fp)
802189c0:	10800517 	ldw	r2,20(r2)
802189c4:	10800044 	addi	r2,r2,1
802189c8:	10800fcc 	andi	r2,r2,63
802189cc:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
802189d0:	e0bffc17 	ldw	r2,-16(fp)
802189d4:	10c00417 	ldw	r3,16(r2)
802189d8:	e0bff717 	ldw	r2,-36(fp)
802189dc:	1880221e 	bne	r3,r2,80218a68 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
802189e0:	e0bff517 	ldw	r2,-44(fp)
802189e4:	10000526 	beq	r2,zero,802189fc <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
802189e8:	02189480 	call	80218948 <alt_get_errno>
802189ec:	1007883a 	mov	r3,r2
802189f0:	008002c4 	movi	r2,11
802189f4:	18800015 	stw	r2,0(r3)
        break;
802189f8:	00002e06 	br	80218ab4 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802189fc:	0005303a 	rdctl	r2,status
80218a00:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218a04:	e0fff917 	ldw	r3,-28(fp)
80218a08:	00bfff84 	movi	r2,-2
80218a0c:	1884703a 	and	r2,r3,r2
80218a10:	1001703a 	wrctl	status,r2
  
  return context;
80218a14:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
80218a18:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218a1c:	e0bffc17 	ldw	r2,-16(fp)
80218a20:	10800117 	ldw	r2,4(r2)
80218a24:	10c11014 	ori	r3,r2,1088
80218a28:	e0bffc17 	ldw	r2,-16(fp)
80218a2c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218a30:	e0bffc17 	ldw	r2,-16(fp)
80218a34:	10800017 	ldw	r2,0(r2)
80218a38:	10800304 	addi	r2,r2,12
80218a3c:	e0fffc17 	ldw	r3,-16(fp)
80218a40:	18c00117 	ldw	r3,4(r3)
80218a44:	10c00035 	stwio	r3,0(r2)
80218a48:	e0bff817 	ldw	r2,-32(fp)
80218a4c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218a50:	e0bff617 	ldw	r2,-40(fp)
80218a54:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
80218a58:	e0bffc17 	ldw	r2,-16(fp)
80218a5c:	10c00417 	ldw	r3,16(r2)
80218a60:	e0bff717 	ldw	r2,-36(fp)
80218a64:	18bffc26 	beq	r3,r2,80218a58 <__reset+0xfa1f8a58>
      }
    }

    count--;
80218a68:	e0bff417 	ldw	r2,-48(fp)
80218a6c:	10bfffc4 	addi	r2,r2,-1
80218a70:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80218a74:	e0bffc17 	ldw	r2,-16(fp)
80218a78:	10c00517 	ldw	r3,20(r2)
80218a7c:	e0bffd17 	ldw	r2,-12(fp)
80218a80:	11000044 	addi	r4,r2,1
80218a84:	e13ffd15 	stw	r4,-12(fp)
80218a88:	10800003 	ldbu	r2,0(r2)
80218a8c:	1009883a 	mov	r4,r2
80218a90:	e0bffc17 	ldw	r2,-16(fp)
80218a94:	10c5883a 	add	r2,r2,r3
80218a98:	10801704 	addi	r2,r2,92
80218a9c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
80218aa0:	e0bffc17 	ldw	r2,-16(fp)
80218aa4:	e0fff717 	ldw	r3,-36(fp)
80218aa8:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80218aac:	e0bff417 	ldw	r2,-48(fp)
80218ab0:	103fc21e 	bne	r2,zero,802189bc <__reset+0xfa1f89bc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218ab4:	0005303a 	rdctl	r2,status
80218ab8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218abc:	e0fffb17 	ldw	r3,-20(fp)
80218ac0:	00bfff84 	movi	r2,-2
80218ac4:	1884703a 	and	r2,r3,r2
80218ac8:	1001703a 	wrctl	status,r2
  
  return context;
80218acc:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
80218ad0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218ad4:	e0bffc17 	ldw	r2,-16(fp)
80218ad8:	10800117 	ldw	r2,4(r2)
80218adc:	10c11014 	ori	r3,r2,1088
80218ae0:	e0bffc17 	ldw	r2,-16(fp)
80218ae4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218ae8:	e0bffc17 	ldw	r2,-16(fp)
80218aec:	10800017 	ldw	r2,0(r2)
80218af0:	10800304 	addi	r2,r2,12
80218af4:	e0fffc17 	ldw	r3,-16(fp)
80218af8:	18c00117 	ldw	r3,4(r3)
80218afc:	10c00035 	stwio	r3,0(r2)
80218b00:	e0bff817 	ldw	r2,-32(fp)
80218b04:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218b08:	e0bffa17 	ldw	r2,-24(fp)
80218b0c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
80218b10:	e0fffe17 	ldw	r3,-8(fp)
80218b14:	e0bff417 	ldw	r2,-48(fp)
80218b18:	1885c83a 	sub	r2,r3,r2
}
80218b1c:	e037883a 	mov	sp,fp
80218b20:	dfc00117 	ldw	ra,4(sp)
80218b24:	df000017 	ldw	fp,0(sp)
80218b28:	dec00204 	addi	sp,sp,8
80218b2c:	f800283a 	ret

80218b30 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218b30:	defffe04 	addi	sp,sp,-8
80218b34:	dfc00115 	stw	ra,4(sp)
80218b38:	df000015 	stw	fp,0(sp)
80218b3c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218b40:	d0a00c17 	ldw	r2,-32720(gp)
80218b44:	10000326 	beq	r2,zero,80218b54 <alt_get_errno+0x24>
80218b48:	d0a00c17 	ldw	r2,-32720(gp)
80218b4c:	103ee83a 	callr	r2
80218b50:	00000106 	br	80218b58 <alt_get_errno+0x28>
80218b54:	d0a02504 	addi	r2,gp,-32620
}
80218b58:	e037883a 	mov	sp,fp
80218b5c:	dfc00117 	ldw	ra,4(sp)
80218b60:	df000017 	ldw	fp,0(sp)
80218b64:	dec00204 	addi	sp,sp,8
80218b68:	f800283a 	ret

80218b6c <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
80218b6c:	defffc04 	addi	sp,sp,-16
80218b70:	df000315 	stw	fp,12(sp)
80218b74:	df000304 	addi	fp,sp,12
80218b78:	e13ffd15 	stw	r4,-12(fp)
80218b7c:	e17ffe15 	stw	r5,-8(fp)
80218b80:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80218b84:	e0bffd17 	ldw	r2,-12(fp)
80218b88:	10800037 	ldwio	r2,0(r2)
80218b8c:	1080010c 	andi	r2,r2,4
80218b90:	10000226 	beq	r2,zero,80218b9c <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
80218b94:	00bff904 	movi	r2,-28
80218b98:	00001506 	br	80218bf0 <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
80218b9c:	e0bfff17 	ldw	r2,-4(fp)
80218ba0:	10800017 	ldw	r2,0(r2)
80218ba4:	1007883a 	mov	r3,r2
80218ba8:	e0bffe17 	ldw	r2,-8(fp)
80218bac:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
80218bb0:	e0bffe17 	ldw	r2,-8(fp)
80218bb4:	10800104 	addi	r2,r2,4
80218bb8:	e0ffff17 	ldw	r3,-4(fp)
80218bbc:	18c00117 	ldw	r3,4(r3)
80218bc0:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
80218bc4:	e0bffe17 	ldw	r2,-8(fp)
80218bc8:	10800204 	addi	r2,r2,8
80218bcc:	e0ffff17 	ldw	r3,-4(fp)
80218bd0:	18c00217 	ldw	r3,8(r3)
80218bd4:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
80218bd8:	e0bffe17 	ldw	r2,-8(fp)
80218bdc:	10800304 	addi	r2,r2,12
80218be0:	e0ffff17 	ldw	r3,-4(fp)
80218be4:	18c00317 	ldw	r3,12(r3)
80218be8:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
80218bec:	0005883a 	mov	r2,zero
}
80218bf0:	e037883a 	mov	sp,fp
80218bf4:	df000017 	ldw	fp,0(sp)
80218bf8:	dec00104 	addi	sp,sp,4
80218bfc:	f800283a 	ret

80218c00 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
80218c00:	defffc04 	addi	sp,sp,-16
80218c04:	df000315 	stw	fp,12(sp)
80218c08:	df000304 	addi	fp,sp,12
80218c0c:	e13ffd15 	stw	r4,-12(fp)
80218c10:	e17ffe15 	stw	r5,-8(fp)
80218c14:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80218c18:	e0bffd17 	ldw	r2,-12(fp)
80218c1c:	10800037 	ldwio	r2,0(r2)
80218c20:	1080010c 	andi	r2,r2,4
80218c24:	10000226 	beq	r2,zero,80218c30 <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
80218c28:	00bff904 	movi	r2,-28
80218c2c:	00003b06 	br	80218d1c <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
80218c30:	e0bfff17 	ldw	r2,-4(fp)
80218c34:	10800017 	ldw	r2,0(r2)
80218c38:	1007883a 	mov	r3,r2
80218c3c:	e0bffe17 	ldw	r2,-8(fp)
80218c40:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80218c44:	e0bffe17 	ldw	r2,-8(fp)
80218c48:	10800104 	addi	r2,r2,4
80218c4c:	e0ffff17 	ldw	r3,-4(fp)
80218c50:	18c00117 	ldw	r3,4(r3)
80218c54:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
80218c58:	e0bffe17 	ldw	r2,-8(fp)
80218c5c:	10800204 	addi	r2,r2,8
80218c60:	e0ffff17 	ldw	r3,-4(fp)
80218c64:	18c00217 	ldw	r3,8(r3)
80218c68:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80218c6c:	e0bffe17 	ldw	r2,-8(fp)
80218c70:	10800304 	addi	r2,r2,12
80218c74:	e0ffff17 	ldw	r3,-4(fp)
80218c78:	18c0030b 	ldhu	r3,12(r3)
80218c7c:	18ffffcc 	andi	r3,r3,65535
80218c80:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80218c84:	e0bffe17 	ldw	r2,-8(fp)
80218c88:	10800384 	addi	r2,r2,14
80218c8c:	e0ffff17 	ldw	r3,-4(fp)
80218c90:	18c00383 	ldbu	r3,14(r3)
80218c94:	18c03fcc 	andi	r3,r3,255
80218c98:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
80218c9c:	e0bffe17 	ldw	r2,-8(fp)
80218ca0:	108003c4 	addi	r2,r2,15
80218ca4:	e0ffff17 	ldw	r3,-4(fp)
80218ca8:	18c003c3 	ldbu	r3,15(r3)
80218cac:	18c03fcc 	andi	r3,r3,255
80218cb0:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
80218cb4:	e0bffe17 	ldw	r2,-8(fp)
80218cb8:	10800404 	addi	r2,r2,16
80218cbc:	e0ffff17 	ldw	r3,-4(fp)
80218cc0:	18c0040b 	ldhu	r3,16(r3)
80218cc4:	18ffffcc 	andi	r3,r3,65535
80218cc8:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
80218ccc:	e0bffe17 	ldw	r2,-8(fp)
80218cd0:	10800484 	addi	r2,r2,18
80218cd4:	e0ffff17 	ldw	r3,-4(fp)
80218cd8:	18c0048b 	ldhu	r3,18(r3)
80218cdc:	18ffffcc 	andi	r3,r3,65535
80218ce0:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
80218ce4:	e0bffe17 	ldw	r2,-8(fp)
80218ce8:	10800504 	addi	r2,r2,20
80218cec:	0007883a 	mov	r3,zero
80218cf0:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80218cf4:	e0bffe17 	ldw	r2,-8(fp)
80218cf8:	10800604 	addi	r2,r2,24
80218cfc:	0007883a 	mov	r3,zero
80218d00:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80218d04:	e0bffe17 	ldw	r2,-8(fp)
80218d08:	10800704 	addi	r2,r2,28
80218d0c:	e0ffff17 	ldw	r3,-4(fp)
80218d10:	18c00717 	ldw	r3,28(r3)
80218d14:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
80218d18:	0005883a 	mov	r2,zero
}
80218d1c:	e037883a 	mov	sp,fp
80218d20:	df000017 	ldw	fp,0(sp)
80218d24:	dec00104 	addi	sp,sp,4
80218d28:	f800283a 	ret

80218d2c <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80218d2c:	defff804 	addi	sp,sp,-32
80218d30:	dfc00715 	stw	ra,28(sp)
80218d34:	df000615 	stw	fp,24(sp)
80218d38:	df000604 	addi	fp,sp,24
80218d3c:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
80218d40:	e0bfff17 	ldw	r2,-4(fp)
80218d44:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
80218d48:	e0bffa17 	ldw	r2,-24(fp)
80218d4c:	10801783 	ldbu	r2,94(r2)
80218d50:	10803fcc 	andi	r2,r2,255
80218d54:	10001126 	beq	r2,zero,80218d9c <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80218d58:	e0bffa17 	ldw	r2,-24(fp)
80218d5c:	10800617 	ldw	r2,24(r2)
80218d60:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218d64:	1007883a 	mov	r3,r2
80218d68:	00bffdc4 	movi	r2,-9
80218d6c:	1884703a 	and	r2,r3,r2
80218d70:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80218d74:	e0bffa17 	ldw	r2,-24(fp)
80218d78:	10800617 	ldw	r2,24(r2)
80218d7c:	e0fffb17 	ldw	r3,-20(fp)
80218d80:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
80218d84:	e0bffa17 	ldw	r2,-24(fp)
80218d88:	10800617 	ldw	r2,24(r2)
80218d8c:	10800404 	addi	r2,r2,16
80218d90:	00c00044 	movi	r3,1
80218d94:	10c00035 	stwio	r3,0(r2)
80218d98:	00001106 	br	80218de0 <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80218d9c:	e0bffa17 	ldw	r2,-24(fp)
80218da0:	10800317 	ldw	r2,12(r2)
80218da4:	10800104 	addi	r2,r2,4
80218da8:	10800037 	ldwio	r2,0(r2)
80218dac:	1007883a 	mov	r3,r2
80218db0:	00bffbc4 	movi	r2,-17
80218db4:	1884703a 	and	r2,r3,r2
80218db8:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218dbc:	e0bffa17 	ldw	r2,-24(fp)
80218dc0:	10800317 	ldw	r2,12(r2)
80218dc4:	10800104 	addi	r2,r2,4
80218dc8:	e0fffb17 	ldw	r3,-20(fp)
80218dcc:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80218dd0:	e0bffa17 	ldw	r2,-24(fp)
80218dd4:	10800317 	ldw	r2,12(r2)
80218dd8:	00c08004 	movi	r3,512
80218ddc:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
80218de0:	e0bffa17 	ldw	r2,-24(fp)
80218de4:	10800b17 	ldw	r2,44(r2)
80218de8:	10001226 	beq	r2,zero,80218e34 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218dec:	0005303a 	rdctl	r2,status
80218df0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218df4:	e0fffd17 	ldw	r3,-12(fp)
80218df8:	00bfff84 	movi	r2,-2
80218dfc:	1884703a 	and	r2,r3,r2
80218e00:	1001703a 	wrctl	status,r2
  
  return context;
80218e04:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
80218e08:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80218e0c:	e0bffa17 	ldw	r2,-24(fp)
80218e10:	10800b17 	ldw	r2,44(r2)
80218e14:	e0fffa17 	ldw	r3,-24(fp)
80218e18:	18c00c17 	ldw	r3,48(r3)
80218e1c:	1809883a 	mov	r4,r3
80218e20:	103ee83a 	callr	r2
80218e24:	e0bffc17 	ldw	r2,-16(fp)
80218e28:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218e2c:	e0bffe17 	ldw	r2,-8(fp)
80218e30:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80218e34:	e0bffa17 	ldw	r2,-24(fp)
80218e38:	10801783 	ldbu	r2,94(r2)
80218e3c:	10803fcc 	andi	r2,r2,255
80218e40:	10000a26 	beq	r2,zero,80218e6c <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80218e44:	e0bffa17 	ldw	r2,-24(fp)
80218e48:	10800617 	ldw	r2,24(r2)
80218e4c:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80218e50:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218e54:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80218e58:	e0bffa17 	ldw	r2,-24(fp)
80218e5c:	10800617 	ldw	r2,24(r2)
80218e60:	e0fffb17 	ldw	r3,-20(fp)
80218e64:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
80218e68:	00000c06 	br	80218e9c <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218e6c:	e0bffa17 	ldw	r2,-24(fp)
80218e70:	10800317 	ldw	r2,12(r2)
80218e74:	10800104 	addi	r2,r2,4
80218e78:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
80218e7c:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218e80:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218e84:	e0bffa17 	ldw	r2,-24(fp)
80218e88:	10800317 	ldw	r2,12(r2)
80218e8c:	10800104 	addi	r2,r2,4
80218e90:	e0fffb17 	ldw	r3,-20(fp)
80218e94:	10c00035 	stwio	r3,0(r2)
    }

    return;
80218e98:	0001883a 	nop
}
80218e9c:	e037883a 	mov	sp,fp
80218ea0:	dfc00117 	ldw	ra,4(sp)
80218ea4:	df000017 	ldw	fp,0(sp)
80218ea8:	dec00204 	addi	sp,sp,8
80218eac:	f800283a 	ret

80218eb0 <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80218eb0:	defffb04 	addi	sp,sp,-20
80218eb4:	df000415 	stw	fp,16(sp)
80218eb8:	df000404 	addi	fp,sp,16
80218ebc:	e13ffc15 	stw	r4,-16(fp)
80218ec0:	e17ffd15 	stw	r5,-12(fp)
80218ec4:	e1bffe15 	stw	r6,-8(fp)
80218ec8:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80218ecc:	e0bffc17 	ldw	r2,-16(fp)
80218ed0:	10c01217 	ldw	r3,72(r2)
80218ed4:	e0800117 	ldw	r2,4(fp)
80218ed8:	18800436 	bltu	r3,r2,80218eec <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80218edc:	e0bffc17 	ldw	r2,-16(fp)
80218ee0:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80218ee4:	10803fcc 	andi	r2,r2,255
80218ee8:	10000226 	beq	r2,zero,80218ef4 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80218eec:	00bffa84 	movi	r2,-22
80218ef0:	00000e06 	br	80218f2c <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80218ef4:	e0bffd17 	ldw	r2,-12(fp)
80218ef8:	e0fffe17 	ldw	r3,-8(fp)
80218efc:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80218f00:	e0bffd17 	ldw	r2,-12(fp)
80218f04:	e0ffff17 	ldw	r3,-4(fp)
80218f08:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80218f0c:	e0bffd17 	ldw	r2,-12(fp)
80218f10:	e0c00117 	ldw	r3,4(fp)
80218f14:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80218f18:	e0800217 	ldw	r2,8(fp)
80218f1c:	10e00034 	orhi	r3,r2,32768
80218f20:	e0bffd17 	ldw	r2,-12(fp)
80218f24:	10c00315 	stw	r3,12(r2)
    
    return 0;
80218f28:	0005883a 	mov	r2,zero
}
80218f2c:	e037883a 	mov	sp,fp
80218f30:	df000017 	ldw	fp,0(sp)
80218f34:	dec00104 	addi	sp,sp,4
80218f38:	f800283a 	ret

80218f3c <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80218f3c:	defff604 	addi	sp,sp,-40
80218f40:	df000915 	stw	fp,36(sp)
80218f44:	df000904 	addi	fp,sp,36
80218f48:	e13ff715 	stw	r4,-36(fp)
80218f4c:	e17ff815 	stw	r5,-32(fp)
80218f50:	e1bff915 	stw	r6,-28(fp)
80218f54:	e1fffa15 	stw	r7,-24(fp)
80218f58:	e1800317 	ldw	r6,12(fp)
80218f5c:	e1400417 	ldw	r5,16(fp)
80218f60:	e1000517 	ldw	r4,20(fp)
80218f64:	e0c00617 	ldw	r3,24(fp)
80218f68:	e0800717 	ldw	r2,28(fp)
80218f6c:	e1bffb0d 	sth	r6,-20(fp)
80218f70:	e17ffc05 	stb	r5,-16(fp)
80218f74:	e13ffd05 	stb	r4,-12(fp)
80218f78:	e0fffe0d 	sth	r3,-8(fp)
80218f7c:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
80218f80:	e0bff717 	ldw	r2,-36(fp)
80218f84:	10c01217 	ldw	r3,72(r2)
80218f88:	e0800117 	ldw	r2,4(fp)
80218f8c:	18801936 	bltu	r3,r2,80218ff4 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80218f90:	e13ff717 	ldw	r4,-36(fp)
80218f94:	20801317 	ldw	r2,76(r4)
80218f98:	20c01417 	ldw	r3,80(r4)
80218f9c:	e13ffe0b 	ldhu	r4,-8(fp)
80218fa0:	213fffcc 	andi	r4,r4,65535
80218fa4:	2015883a 	mov	r10,r4
80218fa8:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
80218fac:	1ac01136 	bltu	r3,r11,80218ff4 <alt_msgdma_construct_extended_descriptor+0xb8>
80218fb0:	58c0011e 	bne	r11,r3,80218fb8 <alt_msgdma_construct_extended_descriptor+0x7c>
80218fb4:	12800f36 	bltu	r2,r10,80218ff4 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80218fb8:	e13ff717 	ldw	r4,-36(fp)
80218fbc:	20801317 	ldw	r2,76(r4)
80218fc0:	20c01417 	ldw	r3,80(r4)
80218fc4:	e13fff0b 	ldhu	r4,-4(fp)
80218fc8:	213fffcc 	andi	r4,r4,65535
80218fcc:	2011883a 	mov	r8,r4
80218fd0:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80218fd4:	1a400736 	bltu	r3,r9,80218ff4 <alt_msgdma_construct_extended_descriptor+0xb8>
80218fd8:	48c0011e 	bne	r9,r3,80218fe0 <alt_msgdma_construct_extended_descriptor+0xa4>
80218fdc:	12000536 	bltu	r2,r8,80218ff4 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80218fe0:	e0bff717 	ldw	r2,-36(fp)
80218fe4:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80218fe8:	10803fcc 	andi	r2,r2,255
80218fec:	10800060 	cmpeqi	r2,r2,1
80218ff0:	1000021e 	bne	r2,zero,80218ffc <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80218ff4:	00bffa84 	movi	r2,-22
80218ff8:	00002106 	br	80219080 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80218ffc:	e0bff817 	ldw	r2,-32(fp)
80219000:	e0fff917 	ldw	r3,-28(fp)
80219004:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
80219008:	e0bff817 	ldw	r2,-32(fp)
8021900c:	e0fffa17 	ldw	r3,-24(fp)
80219010:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219014:	e0bff817 	ldw	r2,-32(fp)
80219018:	e0c00117 	ldw	r3,4(fp)
8021901c:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80219020:	e0bff817 	ldw	r2,-32(fp)
80219024:	e0fffb0b 	ldhu	r3,-20(fp)
80219028:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
8021902c:	e0bff817 	ldw	r2,-32(fp)
80219030:	e0fffc03 	ldbu	r3,-16(fp)
80219034:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
80219038:	e0bff817 	ldw	r2,-32(fp)
8021903c:	e0fffd03 	ldbu	r3,-12(fp)
80219040:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
80219044:	e0bff817 	ldw	r2,-32(fp)
80219048:	e0fffe0b 	ldhu	r3,-8(fp)
8021904c:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
80219050:	e0bff817 	ldw	r2,-32(fp)
80219054:	e0ffff0b 	ldhu	r3,-4(fp)
80219058:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
8021905c:	e0bff817 	ldw	r2,-32(fp)
80219060:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
80219064:	e0bff817 	ldw	r2,-32(fp)
80219068:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8021906c:	e0800217 	ldw	r2,8(fp)
80219070:	10e00034 	orhi	r3,r2,32768
80219074:	e0bff817 	ldw	r2,-32(fp)
80219078:	10c00715 	stw	r3,28(r2)

  return 0 ;
8021907c:	0005883a 	mov	r2,zero

}
80219080:	e037883a 	mov	sp,fp
80219084:	df000017 	ldw	fp,0(sp)
80219088:	dec00104 	addi	sp,sp,4
8021908c:	f800283a 	ret

80219090 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80219090:	defff004 	addi	sp,sp,-64
80219094:	dfc00f15 	stw	ra,60(sp)
80219098:	df000e15 	stw	fp,56(sp)
8021909c:	df000e04 	addi	fp,sp,56
802190a0:	e13ffd15 	stw	r4,-12(fp)
802190a4:	e17ffe15 	stw	r5,-8(fp)
802190a8:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
802190ac:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
802190b0:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
802190b4:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802190b8:	e0bffd17 	ldw	r2,-12(fp)
802190bc:	10800317 	ldw	r2,12(r2)
802190c0:	10800204 	addi	r2,r2,8
802190c4:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
802190c8:	10bfffcc 	andi	r2,r2,65535
802190cc:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802190d0:	e0bffd17 	ldw	r2,-12(fp)
802190d4:	10800317 	ldw	r2,12(r2)
802190d8:	10800204 	addi	r2,r2,8
802190dc:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
802190e0:	1004d43a 	srli	r2,r2,16
802190e4:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802190e8:	e0bffd17 	ldw	r2,-12(fp)
802190ec:	10800917 	ldw	r2,36(r2)
802190f0:	e0fff617 	ldw	r3,-40(fp)
802190f4:	1880042e 	bgeu	r3,r2,80219108 <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
802190f8:	e0bffd17 	ldw	r2,-12(fp)
802190fc:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219100:	e0fff517 	ldw	r3,-44(fp)
80219104:	18800236 	bltu	r3,r2,80219110 <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
80219108:	00bff904 	movi	r2,-28
8021910c:	00008f06 	br	8021934c <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80219110:	00800804 	movi	r2,32
80219114:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219118:	0005303a 	rdctl	r2,status
8021911c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219120:	e0fff717 	ldw	r3,-36(fp)
80219124:	00bfff84 	movi	r2,-2
80219128:	1884703a 	and	r2,r3,r2
8021912c:	1001703a 	wrctl	status,r2
  
  return context;
80219130:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80219134:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80219138:	e0bffd17 	ldw	r2,-12(fp)
8021913c:	10800317 	ldw	r2,12(r2)
80219140:	10800104 	addi	r2,r2,4
80219144:	e0fff317 	ldw	r3,-52(fp)
80219148:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8021914c:	e0bffd17 	ldw	r2,-12(fp)
80219150:	10800317 	ldw	r2,12(r2)
80219154:	e0fffd17 	ldw	r3,-12(fp)
80219158:	18c00317 	ldw	r3,12(r3)
8021915c:	18c00037 	ldwio	r3,0(r3)
80219160:	10c00035 	stwio	r3,0(r2)
80219164:	e0bff417 	ldw	r2,-48(fp)
80219168:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021916c:	e0bffc17 	ldw	r2,-16(fp)
80219170:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80219174:	e0bffe17 	ldw	r2,-8(fp)
80219178:	10001a26 	beq	r2,zero,802191e4 <alt_msgdma_descriptor_async_transfer+0x154>
8021917c:	e0bfff17 	ldw	r2,-4(fp)
80219180:	1000181e 	bne	r2,zero,802191e4 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80219184:	00000d06 	br	802191bc <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80219188:	01000044 	movi	r4,1
8021918c:	02168b40 	call	802168b4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219190:	e0bff20b 	ldhu	r2,-56(fp)
80219194:	1084e230 	cmpltui	r2,r2,5000
80219198:	1000051e 	bne	r2,zero,802191b0 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
8021919c:	012008b4 	movhi	r4,32802
802191a0:	21368f04 	addi	r4,r4,-9668
802191a4:	021b4880 	call	8021b488 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802191a8:	00bff084 	movi	r2,-62
802191ac:	00006706 	br	8021934c <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
802191b0:	e0bff20b 	ldhu	r2,-56(fp)
802191b4:	10800044 	addi	r2,r2,1
802191b8:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802191bc:	e0bffd17 	ldw	r2,-12(fp)
802191c0:	10c00317 	ldw	r3,12(r2)
802191c4:	e0bffd17 	ldw	r2,-12(fp)
802191c8:	10800417 	ldw	r2,16(r2)
802191cc:	e1bffe17 	ldw	r6,-8(fp)
802191d0:	100b883a 	mov	r5,r2
802191d4:	1809883a 	mov	r4,r3
802191d8:	0218b6c0 	call	80218b6c <alt_msgdma_write_standard_descriptor>
802191dc:	103fea1e 	bne	r2,zero,80219188 <__reset+0xfa1f9188>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
802191e0:	00001f06 	br	80219260 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802191e4:	e0bffe17 	ldw	r2,-8(fp)
802191e8:	10001b1e 	bne	r2,zero,80219258 <alt_msgdma_descriptor_async_transfer+0x1c8>
802191ec:	e0bfff17 	ldw	r2,-4(fp)
802191f0:	10001926 	beq	r2,zero,80219258 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
802191f4:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802191f8:	00000d06 	br	80219230 <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
802191fc:	01000044 	movi	r4,1
80219200:	02168b40 	call	802168b4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80219204:	e0bff20b 	ldhu	r2,-56(fp)
80219208:	1084e230 	cmpltui	r2,r2,5000
8021920c:	1000051e 	bne	r2,zero,80219224 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
80219210:	012008b4 	movhi	r4,32802
80219214:	2136a504 	addi	r4,r4,-9580
80219218:	021b4880 	call	8021b488 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
8021921c:	00bff084 	movi	r2,-62
80219220:	00004a06 	br	8021934c <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80219224:	e0bff20b 	ldhu	r2,-56(fp)
80219228:	10800044 	addi	r2,r2,1
8021922c:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80219230:	e0bffd17 	ldw	r2,-12(fp)
80219234:	10c00317 	ldw	r3,12(r2)
80219238:	e0bffd17 	ldw	r2,-12(fp)
8021923c:	10800417 	ldw	r2,16(r2)
80219240:	e1bfff17 	ldw	r6,-4(fp)
80219244:	100b883a 	mov	r5,r2
80219248:	1809883a 	mov	r4,r3
8021924c:	0218c000 	call	80218c00 <alt_msgdma_write_extended_descriptor>
80219250:	103fea1e 	bne	r2,zero,802191fc <__reset+0xfa1f91fc>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80219254:	00000206 	br	80219260 <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
80219258:	00bfffc4 	movi	r2,-1
8021925c:	00003b06 	br	8021934c <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
80219260:	e0bffd17 	ldw	r2,-12(fp)
80219264:	10800b17 	ldw	r2,44(r2)
80219268:	10001c26 	beq	r2,zero,802192dc <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
8021926c:	e0bffd17 	ldw	r2,-12(fp)
80219270:	10c00d17 	ldw	r3,52(r2)
80219274:	e0bff317 	ldw	r2,-52(fp)
80219278:	1884b03a 	or	r2,r3,r2
8021927c:	10800514 	ori	r2,r2,20
80219280:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80219284:	e0fff317 	ldw	r3,-52(fp)
80219288:	00bff7c4 	movi	r2,-33
8021928c:	1884703a 	and	r2,r3,r2
80219290:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219294:	0005303a 	rdctl	r2,status
80219298:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021929c:	e0fffa17 	ldw	r3,-24(fp)
802192a0:	00bfff84 	movi	r2,-2
802192a4:	1884703a 	and	r2,r3,r2
802192a8:	1001703a 	wrctl	status,r2
  
  return context;
802192ac:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
802192b0:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802192b4:	e0bffd17 	ldw	r2,-12(fp)
802192b8:	10800317 	ldw	r2,12(r2)
802192bc:	10800104 	addi	r2,r2,4
802192c0:	e0fff317 	ldw	r3,-52(fp)
802192c4:	10c00035 	stwio	r3,0(r2)
802192c8:	e0bff417 	ldw	r2,-48(fp)
802192cc:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802192d0:	e0bff817 	ldw	r2,-32(fp)
802192d4:	1001703a 	wrctl	status,r2
802192d8:	00001b06 	br	80219348 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
802192dc:	e0bffd17 	ldw	r2,-12(fp)
802192e0:	10c00d17 	ldw	r3,52(r2)
802192e4:	e0bff317 	ldw	r2,-52(fp)
802192e8:	1884b03a 	or	r2,r3,r2
802192ec:	10800114 	ori	r2,r2,4
802192f0:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
802192f4:	e0fff317 	ldw	r3,-52(fp)
802192f8:	00bff3c4 	movi	r2,-49
802192fc:	1884703a 	and	r2,r3,r2
80219300:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219304:	0005303a 	rdctl	r2,status
80219308:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021930c:	e0fffb17 	ldw	r3,-20(fp)
80219310:	00bfff84 	movi	r2,-2
80219314:	1884703a 	and	r2,r3,r2
80219318:	1001703a 	wrctl	status,r2
  
  return context;
8021931c:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
80219320:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80219324:	e0bffd17 	ldw	r2,-12(fp)
80219328:	10800317 	ldw	r2,12(r2)
8021932c:	10800104 	addi	r2,r2,4
80219330:	e0fff317 	ldw	r3,-52(fp)
80219334:	10c00035 	stwio	r3,0(r2)
80219338:	e0bff417 	ldw	r2,-48(fp)
8021933c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219340:	e0bff917 	ldw	r2,-28(fp)
80219344:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80219348:	0005883a 	mov	r2,zero
}
8021934c:	e037883a 	mov	sp,fp
80219350:	dfc00117 	ldw	ra,4(sp)
80219354:	df000017 	ldw	fp,0(sp)
80219358:	dec00204 	addi	sp,sp,8
8021935c:	f800283a 	ret

80219360 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80219360:	defff004 	addi	sp,sp,-64
80219364:	dfc00f15 	stw	ra,60(sp)
80219368:	df000e15 	stw	fp,56(sp)
8021936c:	df000e04 	addi	fp,sp,56
80219370:	e13ffd15 	stw	r4,-12(fp)
80219374:	e17ffe15 	stw	r5,-8(fp)
80219378:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
8021937c:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
80219380:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
80219384:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
80219388:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
8021938c:	e0bffd17 	ldw	r2,-12(fp)
80219390:	10800317 	ldw	r2,12(r2)
80219394:	10800204 	addi	r2,r2,8
80219398:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
8021939c:	10bfffcc 	andi	r2,r2,65535
802193a0:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802193a4:	e0bffd17 	ldw	r2,-12(fp)
802193a8:	10800317 	ldw	r2,12(r2)
802193ac:	10800204 	addi	r2,r2,8
802193b0:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
802193b4:	1004d43a 	srli	r2,r2,16
802193b8:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
802193bc:	00807804 	movi	r2,480
802193c0:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802193c4:	00001906 	br	8021942c <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
802193c8:	01000044 	movi	r4,1
802193cc:	02168b40 	call	802168b4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802193d0:	e0bff30b 	ldhu	r2,-52(fp)
802193d4:	1084e230 	cmpltui	r2,r2,5000
802193d8:	1000051e 	bne	r2,zero,802193f0 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
802193dc:	012008b4 	movhi	r4,32802
802193e0:	2136bb04 	addi	r4,r4,-9492
802193e4:	021b4880 	call	8021b488 <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
802193e8:	00bff084 	movi	r2,-62
802193ec:	0000b506 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
802193f0:	e0bff30b 	ldhu	r2,-52(fp)
802193f4:	10800044 	addi	r2,r2,1
802193f8:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802193fc:	e0bffd17 	ldw	r2,-12(fp)
80219400:	10800317 	ldw	r2,12(r2)
80219404:	10800204 	addi	r2,r2,8
80219408:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
8021940c:	10bfffcc 	andi	r2,r2,65535
80219410:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80219414:	e0bffd17 	ldw	r2,-12(fp)
80219418:	10800317 	ldw	r2,12(r2)
8021941c:	10800204 	addi	r2,r2,8
80219420:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
80219424:	1004d43a 	srli	r2,r2,16
80219428:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8021942c:	e0bffd17 	ldw	r2,-12(fp)
80219430:	10800917 	ldw	r2,36(r2)
80219434:	e0fff517 	ldw	r3,-44(fp)
80219438:	18bfe32e 	bgeu	r3,r2,802193c8 <__reset+0xfa1f93c8>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
8021943c:	e0bffd17 	ldw	r2,-12(fp)
80219440:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80219444:	e0fff417 	ldw	r3,-48(fp)
80219448:	18bfdf2e 	bgeu	r3,r2,802193c8 <__reset+0xfa1f93c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021944c:	0005303a 	rdctl	r2,status
80219450:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219454:	e0fffc17 	ldw	r3,-16(fp)
80219458:	00bfff84 	movi	r2,-2
8021945c:	1884703a 	and	r2,r3,r2
80219460:	1001703a 	wrctl	status,r2
  
  return context;
80219464:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80219468:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8021946c:	e0bffd17 	ldw	r2,-12(fp)
80219470:	10800317 	ldw	r2,12(r2)
80219474:	10800104 	addi	r2,r2,4
80219478:	00c00804 	movi	r3,32
8021947c:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80219480:	e0bffd17 	ldw	r2,-12(fp)
80219484:	10800317 	ldw	r2,12(r2)
80219488:	e0fffd17 	ldw	r3,-12(fp)
8021948c:	18c00317 	ldw	r3,12(r3)
80219490:	18c00037 	ldwio	r3,0(r3)
80219494:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80219498:	e0bffe17 	ldw	r2,-8(fp)
8021949c:	10001b26 	beq	r2,zero,8021950c <alt_msgdma_descriptor_sync_transfer+0x1ac>
802194a0:	e0bfff17 	ldw	r2,-4(fp)
802194a4:	1000191e 	bne	r2,zero,8021950c <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
802194a8:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802194ac:	00000d06 	br	802194e4 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
802194b0:	01000044 	movi	r4,1
802194b4:	02168b40 	call	802168b4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802194b8:	e0bff30b 	ldhu	r2,-52(fp)
802194bc:	1084e230 	cmpltui	r2,r2,5000
802194c0:	1000051e 	bne	r2,zero,802194d8 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
802194c4:	012008b4 	movhi	r4,32802
802194c8:	2136cf04 	addi	r4,r4,-9412
802194cc:	021b4880 	call	8021b488 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802194d0:	00bff084 	movi	r2,-62
802194d4:	00007b06 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
802194d8:	e0bff30b 	ldhu	r2,-52(fp)
802194dc:	10800044 	addi	r2,r2,1
802194e0:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802194e4:	e0bffd17 	ldw	r2,-12(fp)
802194e8:	10c00317 	ldw	r3,12(r2)
802194ec:	e0bffd17 	ldw	r2,-12(fp)
802194f0:	10800417 	ldw	r2,16(r2)
802194f4:	e1bffe17 	ldw	r6,-8(fp)
802194f8:	100b883a 	mov	r5,r2
802194fc:	1809883a 	mov	r4,r3
80219500:	0218b6c0 	call	80218b6c <alt_msgdma_write_standard_descriptor>
80219504:	103fea1e 	bne	r2,zero,802194b0 <__reset+0xfa1f94b0>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80219508:	00001f06 	br	80219588 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8021950c:	e0bffe17 	ldw	r2,-8(fp)
80219510:	10001b1e 	bne	r2,zero,80219580 <alt_msgdma_descriptor_sync_transfer+0x220>
80219514:	e0bfff17 	ldw	r2,-4(fp)
80219518:	10001926 	beq	r2,zero,80219580 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
8021951c:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80219520:	00000d06 	br	80219558 <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80219524:	01000044 	movi	r4,1
80219528:	02168b40 	call	802168b4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8021952c:	e0bff30b 	ldhu	r2,-52(fp)
80219530:	1084e230 	cmpltui	r2,r2,5000
80219534:	1000051e 	bne	r2,zero,8021954c <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
80219538:	012008b4 	movhi	r4,32802
8021953c:	2136e004 	addi	r4,r4,-9344
80219540:	021b4880 	call	8021b488 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80219544:	00bff084 	movi	r2,-62
80219548:	00005e06 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
8021954c:	e0bff30b 	ldhu	r2,-52(fp)
80219550:	10800044 	addi	r2,r2,1
80219554:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80219558:	e0bffd17 	ldw	r2,-12(fp)
8021955c:	10c00317 	ldw	r3,12(r2)
80219560:	e0bffd17 	ldw	r2,-12(fp)
80219564:	10800417 	ldw	r2,16(r2)
80219568:	e1bfff17 	ldw	r6,-4(fp)
8021956c:	100b883a 	mov	r5,r2
80219570:	1809883a 	mov	r4,r3
80219574:	0218c000 	call	80218c00 <alt_msgdma_write_extended_descriptor>
80219578:	103fea1e 	bne	r2,zero,80219524 <__reset+0xfa1f9524>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
8021957c:	00000206 	br	80219588 <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
80219580:	00bfffc4 	movi	r2,-1
80219584:	00004f06 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80219588:	e0bffd17 	ldw	r2,-12(fp)
8021958c:	10800317 	ldw	r2,12(r2)
80219590:	10800104 	addi	r2,r2,4
80219594:	e0fffd17 	ldw	r3,-12(fp)
80219598:	19000d17 	ldw	r4,52(r3)
8021959c:	00fff2c4 	movi	r3,-53
802195a0:	20c6703a 	and	r3,r4,r3
802195a4:	18c00114 	ori	r3,r3,4
802195a8:	10c00035 	stwio	r3,0(r2)
802195ac:	e0bff717 	ldw	r2,-36(fp)
802195b0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802195b4:	e0bff917 	ldw	r2,-28(fp)
802195b8:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
802195bc:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
802195c0:	e0bffd17 	ldw	r2,-12(fp)
802195c4:	10800317 	ldw	r2,12(r2)
802195c8:	10800037 	ldwio	r2,0(r2)
802195cc:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
802195d0:	00001106 	br	80219618 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
802195d4:	01000044 	movi	r4,1
802195d8:	02168b40 	call	802168b4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802195dc:	e0bff30b 	ldhu	r2,-52(fp)
802195e0:	1084e230 	cmpltui	r2,r2,5000
802195e4:	1000051e 	bne	r2,zero,802195fc <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
802195e8:	012008b4 	movhi	r4,32802
802195ec:	2136f104 	addi	r4,r4,-9276
802195f0:	021b4880 	call	8021b488 <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
802195f4:	00bff084 	movi	r2,-62
802195f8:	00003206 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
802195fc:	e0bff30b 	ldhu	r2,-52(fp)
80219600:	10800044 	addi	r2,r2,1
80219604:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80219608:	e0bffd17 	ldw	r2,-12(fp)
8021960c:	10800317 	ldw	r2,12(r2)
80219610:	10800037 	ldwio	r2,0(r2)
80219614:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80219618:	e0fff217 	ldw	r3,-56(fp)
8021961c:	e0bff817 	ldw	r2,-32(fp)
80219620:	1884703a 	and	r2,r3,r2
80219624:	1000031e 	bne	r2,zero,80219634 <alt_msgdma_descriptor_sync_transfer+0x2d4>
80219628:	e0bff217 	ldw	r2,-56(fp)
8021962c:	1080004c 	andi	r2,r2,1
80219630:	103fe81e 	bne	r2,zero,802195d4 <__reset+0xfa1f95d4>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
80219634:	e0fff217 	ldw	r3,-56(fp)
80219638:	e0bff817 	ldw	r2,-32(fp)
8021963c:	1884703a 	and	r2,r3,r2
80219640:	10000226 	beq	r2,zero,8021964c <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
80219644:	e0bff817 	ldw	r2,-32(fp)
80219648:	00001e06 	br	802196c4 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
8021964c:	e0bffd17 	ldw	r2,-12(fp)
80219650:	10800317 	ldw	r2,12(r2)
80219654:	10800104 	addi	r2,r2,4
80219658:	10800037 	ldwio	r2,0(r2)
8021965c:	10800814 	ori	r2,r2,32
80219660:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219664:	0005303a 	rdctl	r2,status
80219668:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021966c:	e0fffa17 	ldw	r3,-24(fp)
80219670:	00bfff84 	movi	r2,-2
80219674:	1884703a 	and	r2,r3,r2
80219678:	1001703a 	wrctl	status,r2
  
  return context;
8021967c:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
80219680:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80219684:	e0bffd17 	ldw	r2,-12(fp)
80219688:	10800317 	ldw	r2,12(r2)
8021968c:	10800104 	addi	r2,r2,4
80219690:	e0fff617 	ldw	r3,-40(fp)
80219694:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80219698:	e0bffd17 	ldw	r2,-12(fp)
8021969c:	10800317 	ldw	r2,12(r2)
802196a0:	e0fffd17 	ldw	r3,-12(fp)
802196a4:	18c00317 	ldw	r3,12(r3)
802196a8:	18c00037 	ldwio	r3,0(r3)
802196ac:	10c00035 	stwio	r3,0(r2)
802196b0:	e0bff717 	ldw	r2,-36(fp)
802196b4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802196b8:	e0bffb17 	ldw	r2,-20(fp)
802196bc:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
802196c0:	0005883a 	mov	r2,zero

}
802196c4:	e037883a 	mov	sp,fp
802196c8:	dfc00117 	ldw	ra,4(sp)
802196cc:	df000017 	ldw	fp,0(sp)
802196d0:	dec00204 	addi	sp,sp,8
802196d4:	f800283a 	ret

802196d8 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
802196d8:	defff804 	addi	sp,sp,-32
802196dc:	dfc00715 	stw	ra,28(sp)
802196e0:	df000615 	stw	fp,24(sp)
802196e4:	df000604 	addi	fp,sp,24
802196e8:	e13ffc15 	stw	r4,-16(fp)
802196ec:	e17ffd15 	stw	r5,-12(fp)
802196f0:	e1bffe15 	stw	r6,-8(fp)
802196f4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
802196f8:	e0800217 	ldw	r2,8(fp)
802196fc:	d8800115 	stw	r2,4(sp)
80219700:	e0bfff17 	ldw	r2,-4(fp)
80219704:	d8800015 	stw	r2,0(sp)
80219708:	e1fffe17 	ldw	r7,-8(fp)
8021970c:	000d883a 	mov	r6,zero
80219710:	e17ffd17 	ldw	r5,-12(fp)
80219714:	e13ffc17 	ldw	r4,-16(fp)
80219718:	0218eb00 	call	80218eb0 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
8021971c:	e037883a 	mov	sp,fp
80219720:	dfc00117 	ldw	ra,4(sp)
80219724:	df000017 	ldw	fp,0(sp)
80219728:	dec00204 	addi	sp,sp,8
8021972c:	f800283a 	ret

80219730 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
80219730:	defff804 	addi	sp,sp,-32
80219734:	dfc00715 	stw	ra,28(sp)
80219738:	df000615 	stw	fp,24(sp)
8021973c:	df000604 	addi	fp,sp,24
80219740:	e13ffc15 	stw	r4,-16(fp)
80219744:	e17ffd15 	stw	r5,-12(fp)
80219748:	e1bffe15 	stw	r6,-8(fp)
8021974c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80219750:	e0800217 	ldw	r2,8(fp)
80219754:	d8800115 	stw	r2,4(sp)
80219758:	e0bfff17 	ldw	r2,-4(fp)
8021975c:	d8800015 	stw	r2,0(sp)
80219760:	000f883a 	mov	r7,zero
80219764:	e1bffe17 	ldw	r6,-8(fp)
80219768:	e17ffd17 	ldw	r5,-12(fp)
8021976c:	e13ffc17 	ldw	r4,-16(fp)
80219770:	0218eb00 	call	80218eb0 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
80219774:	e037883a 	mov	sp,fp
80219778:	dfc00117 	ldw	ra,4(sp)
8021977c:	df000017 	ldw	fp,0(sp)
80219780:	dec00204 	addi	sp,sp,8
80219784:	f800283a 	ret

80219788 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219788:	defff804 	addi	sp,sp,-32
8021978c:	dfc00715 	stw	ra,28(sp)
80219790:	df000615 	stw	fp,24(sp)
80219794:	df000604 	addi	fp,sp,24
80219798:	e13ffc15 	stw	r4,-16(fp)
8021979c:	e17ffd15 	stw	r5,-12(fp)
802197a0:	e1bffe15 	stw	r6,-8(fp)
802197a4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
802197a8:	e0800317 	ldw	r2,12(fp)
802197ac:	d8800115 	stw	r2,4(sp)
802197b0:	e0800217 	ldw	r2,8(fp)
802197b4:	d8800015 	stw	r2,0(sp)
802197b8:	e1ffff17 	ldw	r7,-4(fp)
802197bc:	e1bffe17 	ldw	r6,-8(fp)
802197c0:	e17ffd17 	ldw	r5,-12(fp)
802197c4:	e13ffc17 	ldw	r4,-16(fp)
802197c8:	0218eb00 	call	80218eb0 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
802197cc:	e037883a 	mov	sp,fp
802197d0:	dfc00117 	ldw	ra,4(sp)
802197d4:	df000017 	ldw	fp,0(sp)
802197d8:	dec00204 	addi	sp,sp,8
802197dc:	f800283a 	ret

802197e0 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
802197e0:	defff004 	addi	sp,sp,-64
802197e4:	dfc00f15 	stw	ra,60(sp)
802197e8:	df000e15 	stw	fp,56(sp)
802197ec:	df000e04 	addi	fp,sp,56
802197f0:	e13ff915 	stw	r4,-28(fp)
802197f4:	e17ffa15 	stw	r5,-24(fp)
802197f8:	e1bffb15 	stw	r6,-20(fp)
802197fc:	e1fffc15 	stw	r7,-16(fp)
80219800:	e1000317 	ldw	r4,12(fp)
80219804:	e0c00417 	ldw	r3,16(fp)
80219808:	e0800517 	ldw	r2,20(fp)
8021980c:	e13ffd0d 	sth	r4,-12(fp)
80219810:	e0fffe05 	stb	r3,-8(fp)
80219814:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
80219818:	e0bffd0b 	ldhu	r2,-12(fp)
8021981c:	e0fffe03 	ldbu	r3,-8(fp)
80219820:	e13fff0b 	ldhu	r4,-4(fp)
80219824:	d9000615 	stw	r4,24(sp)
80219828:	d8000515 	stw	zero,20(sp)
8021982c:	d8c00415 	stw	r3,16(sp)
80219830:	d8000315 	stw	zero,12(sp)
80219834:	d8800215 	stw	r2,8(sp)
80219838:	e0800217 	ldw	r2,8(fp)
8021983c:	d8800115 	stw	r2,4(sp)
80219840:	e0bffc17 	ldw	r2,-16(fp)
80219844:	d8800015 	stw	r2,0(sp)
80219848:	e1fffb17 	ldw	r7,-20(fp)
8021984c:	000d883a 	mov	r6,zero
80219850:	e17ffa17 	ldw	r5,-24(fp)
80219854:	e13ff917 	ldw	r4,-28(fp)
80219858:	0218f3c0 	call	80218f3c <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
8021985c:	e037883a 	mov	sp,fp
80219860:	dfc00117 	ldw	ra,4(sp)
80219864:	df000017 	ldw	fp,0(sp)
80219868:	dec00204 	addi	sp,sp,8
8021986c:	f800283a 	ret

80219870 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80219870:	defff004 	addi	sp,sp,-64
80219874:	dfc00f15 	stw	ra,60(sp)
80219878:	df000e15 	stw	fp,56(sp)
8021987c:	df000e04 	addi	fp,sp,56
80219880:	e13ff915 	stw	r4,-28(fp)
80219884:	e17ffa15 	stw	r5,-24(fp)
80219888:	e1bffb15 	stw	r6,-20(fp)
8021988c:	e1fffc15 	stw	r7,-16(fp)
80219890:	e1000317 	ldw	r4,12(fp)
80219894:	e0c00417 	ldw	r3,16(fp)
80219898:	e0800517 	ldw	r2,20(fp)
8021989c:	e13ffd0d 	sth	r4,-12(fp)
802198a0:	e0fffe05 	stb	r3,-8(fp)
802198a4:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
802198a8:	e0bffd0b 	ldhu	r2,-12(fp)
802198ac:	e0fffe03 	ldbu	r3,-8(fp)
802198b0:	e13fff0b 	ldhu	r4,-4(fp)
802198b4:	d8000615 	stw	zero,24(sp)
802198b8:	d9000515 	stw	r4,20(sp)
802198bc:	d8000415 	stw	zero,16(sp)
802198c0:	d8c00315 	stw	r3,12(sp)
802198c4:	d8800215 	stw	r2,8(sp)
802198c8:	e0800217 	ldw	r2,8(fp)
802198cc:	d8800115 	stw	r2,4(sp)
802198d0:	e0bffc17 	ldw	r2,-16(fp)
802198d4:	d8800015 	stw	r2,0(sp)
802198d8:	000f883a 	mov	r7,zero
802198dc:	e1bffb17 	ldw	r6,-20(fp)
802198e0:	e17ffa17 	ldw	r5,-24(fp)
802198e4:	e13ff917 	ldw	r4,-28(fp)
802198e8:	0218f3c0 	call	80218f3c <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
802198ec:	e037883a 	mov	sp,fp
802198f0:	dfc00117 	ldw	ra,4(sp)
802198f4:	df000017 	ldw	fp,0(sp)
802198f8:	dec00204 	addi	sp,sp,8
802198fc:	f800283a 	ret

80219900 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219900:	deffee04 	addi	sp,sp,-72
80219904:	dfc01115 	stw	ra,68(sp)
80219908:	df001015 	stw	fp,64(sp)
8021990c:	df001004 	addi	fp,sp,64
80219910:	e13ff715 	stw	r4,-36(fp)
80219914:	e17ff815 	stw	r5,-32(fp)
80219918:	e1bff915 	stw	r6,-28(fp)
8021991c:	e1fffa15 	stw	r7,-24(fp)
80219920:	e1800417 	ldw	r6,16(fp)
80219924:	e1400517 	ldw	r5,20(fp)
80219928:	e1000617 	ldw	r4,24(fp)
8021992c:	e0c00717 	ldw	r3,28(fp)
80219930:	e0800817 	ldw	r2,32(fp)
80219934:	e1bffb0d 	sth	r6,-20(fp)
80219938:	e17ffc05 	stb	r5,-16(fp)
8021993c:	e13ffd05 	stb	r4,-12(fp)
80219940:	e0fffe0d 	sth	r3,-8(fp)
80219944:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
80219948:	e0bffb0b 	ldhu	r2,-20(fp)
8021994c:	e0fffc03 	ldbu	r3,-16(fp)
80219950:	e13ffd03 	ldbu	r4,-12(fp)
80219954:	e17ffe0b 	ldhu	r5,-8(fp)
80219958:	e1bfff0b 	ldhu	r6,-4(fp)
8021995c:	d9800615 	stw	r6,24(sp)
80219960:	d9400515 	stw	r5,20(sp)
80219964:	d9000415 	stw	r4,16(sp)
80219968:	d8c00315 	stw	r3,12(sp)
8021996c:	d8800215 	stw	r2,8(sp)
80219970:	e0800317 	ldw	r2,12(fp)
80219974:	d8800115 	stw	r2,4(sp)
80219978:	e0800217 	ldw	r2,8(fp)
8021997c:	d8800015 	stw	r2,0(sp)
80219980:	e1fffa17 	ldw	r7,-24(fp)
80219984:	e1bff917 	ldw	r6,-28(fp)
80219988:	e17ff817 	ldw	r5,-32(fp)
8021998c:	e13ff717 	ldw	r4,-36(fp)
80219990:	0218f3c0 	call	80218f3c <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80219994:	e037883a 	mov	sp,fp
80219998:	dfc00117 	ldw	ra,4(sp)
8021999c:	df000017 	ldw	fp,0(sp)
802199a0:	dec00204 	addi	sp,sp,8
802199a4:	f800283a 	ret

802199a8 <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
802199a8:	defffb04 	addi	sp,sp,-20
802199ac:	df000415 	stw	fp,16(sp)
802199b0:	df000404 	addi	fp,sp,16
802199b4:	e13ffc15 	stw	r4,-16(fp)
802199b8:	e17ffd15 	stw	r5,-12(fp)
802199bc:	e1bffe15 	stw	r6,-8(fp)
802199c0:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
802199c4:	e0bffc17 	ldw	r2,-16(fp)
802199c8:	10c01217 	ldw	r3,72(r2)
802199cc:	e0800117 	ldw	r2,4(fp)
802199d0:	18800436 	bltu	r3,r2,802199e4 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
802199d4:	e0bffc17 	ldw	r2,-16(fp)
802199d8:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
802199dc:	10803fcc 	andi	r2,r2,255
802199e0:	10000226 	beq	r2,zero,802199ec <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
802199e4:	00bffa84 	movi	r2,-22
802199e8:	00001406 	br	80219a3c <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
802199ec:	e0bffd17 	ldw	r2,-12(fp)
802199f0:	e0fffe17 	ldw	r3,-8(fp)
802199f4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
802199f8:	e0bffd17 	ldw	r2,-12(fp)
802199fc:	e0ffff17 	ldw	r3,-4(fp)
80219a00:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219a04:	e0bffd17 	ldw	r2,-12(fp)
80219a08:	e0c00117 	ldw	r3,4(fp)
80219a0c:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
80219a10:	e0fffd17 	ldw	r3,-12(fp)
80219a14:	e0bffd17 	ldw	r2,-12(fp)
80219a18:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80219a1c:	e0c00217 	ldw	r3,8(fp)
80219a20:	00900034 	movhi	r2,16384
80219a24:	10bfffc4 	addi	r2,r2,-1
80219a28:	1884703a 	and	r2,r3,r2
80219a2c:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
80219a30:	e0bffd17 	ldw	r2,-12(fp)
80219a34:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
80219a38:	0005883a 	mov	r2,zero
}
80219a3c:	e037883a 	mov	sp,fp
80219a40:	df000017 	ldw	fp,0(sp)
80219a44:	dec00104 	addi	sp,sp,4
80219a48:	f800283a 	ret

80219a4c <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219a4c:	defff404 	addi	sp,sp,-48
80219a50:	df000b15 	stw	fp,44(sp)
80219a54:	df000b04 	addi	fp,sp,44
80219a58:	e13ff715 	stw	r4,-36(fp)
80219a5c:	e17ff815 	stw	r5,-32(fp)
80219a60:	e1bff915 	stw	r6,-28(fp)
80219a64:	e1fffa15 	stw	r7,-24(fp)
80219a68:	e1800517 	ldw	r6,20(fp)
80219a6c:	e1400617 	ldw	r5,24(fp)
80219a70:	e1000717 	ldw	r4,28(fp)
80219a74:	e0c00817 	ldw	r3,32(fp)
80219a78:	e0800917 	ldw	r2,36(fp)
80219a7c:	e1bffb0d 	sth	r6,-20(fp)
80219a80:	e17ffc05 	stb	r5,-16(fp)
80219a84:	e13ffd05 	stb	r4,-12(fp)
80219a88:	e0fffe0d 	sth	r3,-8(fp)
80219a8c:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80219a90:	e0bff717 	ldw	r2,-36(fp)
80219a94:	10c01217 	ldw	r3,72(r2)
80219a98:	e0800317 	ldw	r2,12(fp)
80219a9c:	18801936 	bltu	r3,r2,80219b04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80219aa0:	e13ff717 	ldw	r4,-36(fp)
80219aa4:	20801317 	ldw	r2,76(r4)
80219aa8:	20c01417 	ldw	r3,80(r4)
80219aac:	e13ffe0b 	ldhu	r4,-8(fp)
80219ab0:	213fffcc 	andi	r4,r4,65535
80219ab4:	2015883a 	mov	r10,r4
80219ab8:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80219abc:	1ac01136 	bltu	r3,r11,80219b04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80219ac0:	58c0011e 	bne	r11,r3,80219ac8 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
80219ac4:	12800f36 	bltu	r2,r10,80219b04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80219ac8:	e13ff717 	ldw	r4,-36(fp)
80219acc:	20801317 	ldw	r2,76(r4)
80219ad0:	20c01417 	ldw	r3,80(r4)
80219ad4:	e13fff0b 	ldhu	r4,-4(fp)
80219ad8:	213fffcc 	andi	r4,r4,65535
80219adc:	2011883a 	mov	r8,r4
80219ae0:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80219ae4:	1a400736 	bltu	r3,r9,80219b04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80219ae8:	48c0011e 	bne	r9,r3,80219af0 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
80219aec:	12000536 	bltu	r2,r8,80219b04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80219af0:	e0bff717 	ldw	r2,-36(fp)
80219af4:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80219af8:	10803fcc 	andi	r2,r2,255
80219afc:	10800060 	cmpeqi	r2,r2,1
80219b00:	1000021e 	bne	r2,zero,80219b0c <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80219b04:	00bffa84 	movi	r2,-22
80219b08:	00003106 	br	80219bd0 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
80219b0c:	e0bff817 	ldw	r2,-32(fp)
80219b10:	e0fff917 	ldw	r3,-28(fp)
80219b14:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
80219b18:	e0bff817 	ldw	r2,-32(fp)
80219b1c:	e0fffa17 	ldw	r3,-24(fp)
80219b20:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
80219b24:	e0bff817 	ldw	r2,-32(fp)
80219b28:	e0c00117 	ldw	r3,4(fp)
80219b2c:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
80219b30:	e0bff817 	ldw	r2,-32(fp)
80219b34:	e0c00217 	ldw	r3,8(fp)
80219b38:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219b3c:	e0bff817 	ldw	r2,-32(fp)
80219b40:	e0c00317 	ldw	r3,12(fp)
80219b44:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80219b48:	e0bff817 	ldw	r2,-32(fp)
80219b4c:	e0fffb0b 	ldhu	r3,-20(fp)
80219b50:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
80219b54:	e0bff817 	ldw	r2,-32(fp)
80219b58:	e0fffc03 	ldbu	r3,-16(fp)
80219b5c:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
80219b60:	e0bff817 	ldw	r2,-32(fp)
80219b64:	e0fffd03 	ldbu	r3,-12(fp)
80219b68:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
80219b6c:	e0bff817 	ldw	r2,-32(fp)
80219b70:	e0fffe0b 	ldhu	r3,-8(fp)
80219b74:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
80219b78:	e0bff817 	ldw	r2,-32(fp)
80219b7c:	e0ffff0b 	ldhu	r3,-4(fp)
80219b80:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
80219b84:	e0bff817 	ldw	r2,-32(fp)
80219b88:	1019883a 	mov	r12,r2
80219b8c:	001b883a 	mov	r13,zero
80219b90:	e33ff515 	stw	r12,-44(fp)
80219b94:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
80219b98:	e0fff517 	ldw	r3,-44(fp)
80219b9c:	e0bff817 	ldw	r2,-32(fp)
80219ba0:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
80219ba4:	e0fff617 	ldw	r3,-40(fp)
80219ba8:	e0bff817 	ldw	r2,-32(fp)
80219bac:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80219bb0:	e0c00417 	ldw	r3,16(fp)
80219bb4:	00900034 	movhi	r2,16384
80219bb8:	10bfffc4 	addi	r2,r2,-1
80219bbc:	1884703a 	and	r2,r3,r2
80219bc0:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
80219bc4:	e0bff817 	ldw	r2,-32(fp)
80219bc8:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
80219bcc:	0005883a 	mov	r2,zero
}
80219bd0:	e037883a 	mov	sp,fp
80219bd4:	df000017 	ldw	fp,0(sp)
80219bd8:	dec00104 	addi	sp,sp,4
80219bdc:	f800283a 	ret

80219be0 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
80219be0:	defff804 	addi	sp,sp,-32
80219be4:	dfc00715 	stw	ra,28(sp)
80219be8:	df000615 	stw	fp,24(sp)
80219bec:	df000604 	addi	fp,sp,24
80219bf0:	e13ffc15 	stw	r4,-16(fp)
80219bf4:	e17ffd15 	stw	r5,-12(fp)
80219bf8:	e1bffe15 	stw	r6,-8(fp)
80219bfc:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219c00:	e0800317 	ldw	r2,12(fp)
80219c04:	d8800115 	stw	r2,4(sp)
80219c08:	e0800217 	ldw	r2,8(fp)
80219c0c:	d8800015 	stw	r2,0(sp)
80219c10:	e1ffff17 	ldw	r7,-4(fp)
80219c14:	e1bffe17 	ldw	r6,-8(fp)
80219c18:	e17ffd17 	ldw	r5,-12(fp)
80219c1c:	e13ffc17 	ldw	r4,-16(fp)
80219c20:	02199a80 	call	802199a8 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
80219c24:	e037883a 	mov	sp,fp
80219c28:	dfc00117 	ldw	ra,4(sp)
80219c2c:	df000017 	ldw	fp,0(sp)
80219c30:	dec00204 	addi	sp,sp,8
80219c34:	f800283a 	ret

80219c38 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219c38:	defff804 	addi	sp,sp,-32
80219c3c:	dfc00715 	stw	ra,28(sp)
80219c40:	df000615 	stw	fp,24(sp)
80219c44:	df000604 	addi	fp,sp,24
80219c48:	e13ffc15 	stw	r4,-16(fp)
80219c4c:	e17ffd15 	stw	r5,-12(fp)
80219c50:	e1bffe15 	stw	r6,-8(fp)
80219c54:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219c58:	e0800217 	ldw	r2,8(fp)
80219c5c:	d8800115 	stw	r2,4(sp)
80219c60:	e0bfff17 	ldw	r2,-4(fp)
80219c64:	d8800015 	stw	r2,0(sp)
80219c68:	e1fffe17 	ldw	r7,-8(fp)
80219c6c:	000d883a 	mov	r6,zero
80219c70:	e17ffd17 	ldw	r5,-12(fp)
80219c74:	e13ffc17 	ldw	r4,-16(fp)
80219c78:	02199a80 	call	802199a8 <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
80219c7c:	e037883a 	mov	sp,fp
80219c80:	dfc00117 	ldw	ra,4(sp)
80219c84:	df000017 	ldw	fp,0(sp)
80219c88:	dec00204 	addi	sp,sp,8
80219c8c:	f800283a 	ret

80219c90 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
80219c90:	defff804 	addi	sp,sp,-32
80219c94:	dfc00715 	stw	ra,28(sp)
80219c98:	df000615 	stw	fp,24(sp)
80219c9c:	df000604 	addi	fp,sp,24
80219ca0:	e13ffc15 	stw	r4,-16(fp)
80219ca4:	e17ffd15 	stw	r5,-12(fp)
80219ca8:	e1bffe15 	stw	r6,-8(fp)
80219cac:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219cb0:	e0800217 	ldw	r2,8(fp)
80219cb4:	d8800115 	stw	r2,4(sp)
80219cb8:	e0bfff17 	ldw	r2,-4(fp)
80219cbc:	d8800015 	stw	r2,0(sp)
80219cc0:	000f883a 	mov	r7,zero
80219cc4:	e1bffe17 	ldw	r6,-8(fp)
80219cc8:	e17ffd17 	ldw	r5,-12(fp)
80219ccc:	e13ffc17 	ldw	r4,-16(fp)
80219cd0:	02199a80 	call	802199a8 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
80219cd4:	e037883a 	mov	sp,fp
80219cd8:	dfc00117 	ldw	ra,4(sp)
80219cdc:	df000017 	ldw	fp,0(sp)
80219ce0:	dec00204 	addi	sp,sp,8
80219ce4:	f800283a 	ret

80219ce8 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
80219ce8:	deffee04 	addi	sp,sp,-72
80219cec:	dfc01115 	stw	ra,68(sp)
80219cf0:	df001015 	stw	fp,64(sp)
80219cf4:	df001004 	addi	fp,sp,64
80219cf8:	e13ff915 	stw	r4,-28(fp)
80219cfc:	e17ffa15 	stw	r5,-24(fp)
80219d00:	e1bffb15 	stw	r6,-20(fp)
80219d04:	e1fffc15 	stw	r7,-16(fp)
80219d08:	e1000417 	ldw	r4,16(fp)
80219d0c:	e0c00517 	ldw	r3,20(fp)
80219d10:	e0800617 	ldw	r2,24(fp)
80219d14:	e13ffd0d 	sth	r4,-12(fp)
80219d18:	e0fffe05 	stb	r3,-8(fp)
80219d1c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
80219d20:	e0bffd0b 	ldhu	r2,-12(fp)
80219d24:	e0fffe03 	ldbu	r3,-8(fp)
80219d28:	e13fff0b 	ldhu	r4,-4(fp)
80219d2c:	d9000815 	stw	r4,32(sp)
80219d30:	d8000715 	stw	zero,28(sp)
80219d34:	d8c00615 	stw	r3,24(sp)
80219d38:	d8000515 	stw	zero,20(sp)
80219d3c:	d8800415 	stw	r2,16(sp)
80219d40:	e0800317 	ldw	r2,12(fp)
80219d44:	d8800315 	stw	r2,12(sp)
80219d48:	e0800217 	ldw	r2,8(fp)
80219d4c:	d8800215 	stw	r2,8(sp)
80219d50:	e0bffc17 	ldw	r2,-16(fp)
80219d54:	d8800115 	stw	r2,4(sp)
80219d58:	e0bffb17 	ldw	r2,-20(fp)
80219d5c:	d8800015 	stw	r2,0(sp)
80219d60:	000f883a 	mov	r7,zero
80219d64:	000d883a 	mov	r6,zero
80219d68:	e17ffa17 	ldw	r5,-24(fp)
80219d6c:	e13ff917 	ldw	r4,-28(fp)
80219d70:	0219a4c0 	call	80219a4c <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
80219d74:	e037883a 	mov	sp,fp
80219d78:	dfc00117 	ldw	ra,4(sp)
80219d7c:	df000017 	ldw	fp,0(sp)
80219d80:	dec00204 	addi	sp,sp,8
80219d84:	f800283a 	ret

80219d88 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80219d88:	deffee04 	addi	sp,sp,-72
80219d8c:	dfc01115 	stw	ra,68(sp)
80219d90:	df001015 	stw	fp,64(sp)
80219d94:	df001004 	addi	fp,sp,64
80219d98:	e13ff915 	stw	r4,-28(fp)
80219d9c:	e17ffa15 	stw	r5,-24(fp)
80219da0:	e1bffb15 	stw	r6,-20(fp)
80219da4:	e1fffc15 	stw	r7,-16(fp)
80219da8:	e1000417 	ldw	r4,16(fp)
80219dac:	e0c00517 	ldw	r3,20(fp)
80219db0:	e0800617 	ldw	r2,24(fp)
80219db4:	e13ffd0d 	sth	r4,-12(fp)
80219db8:	e0fffe05 	stb	r3,-8(fp)
80219dbc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80219dc0:	e0bffd0b 	ldhu	r2,-12(fp)
80219dc4:	e0fffe03 	ldbu	r3,-8(fp)
80219dc8:	e13fff0b 	ldhu	r4,-4(fp)
80219dcc:	d8000815 	stw	zero,32(sp)
80219dd0:	d9000715 	stw	r4,28(sp)
80219dd4:	d8000615 	stw	zero,24(sp)
80219dd8:	d8c00515 	stw	r3,20(sp)
80219ddc:	d8800415 	stw	r2,16(sp)
80219de0:	e0800317 	ldw	r2,12(fp)
80219de4:	d8800315 	stw	r2,12(sp)
80219de8:	e0800217 	ldw	r2,8(fp)
80219dec:	d8800215 	stw	r2,8(sp)
80219df0:	d8000115 	stw	zero,4(sp)
80219df4:	d8000015 	stw	zero,0(sp)
80219df8:	e1fffc17 	ldw	r7,-16(fp)
80219dfc:	e1bffb17 	ldw	r6,-20(fp)
80219e00:	e17ffa17 	ldw	r5,-24(fp)
80219e04:	e13ff917 	ldw	r4,-28(fp)
80219e08:	0219a4c0 	call	80219a4c <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
80219e0c:	e037883a 	mov	sp,fp
80219e10:	dfc00117 	ldw	ra,4(sp)
80219e14:	df000017 	ldw	fp,0(sp)
80219e18:	dec00204 	addi	sp,sp,8
80219e1c:	f800283a 	ret

80219e20 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219e20:	deffec04 	addi	sp,sp,-80
80219e24:	dfc01315 	stw	ra,76(sp)
80219e28:	df001215 	stw	fp,72(sp)
80219e2c:	df001204 	addi	fp,sp,72
80219e30:	e13ff715 	stw	r4,-36(fp)
80219e34:	e17ff815 	stw	r5,-32(fp)
80219e38:	e1bff915 	stw	r6,-28(fp)
80219e3c:	e1fffa15 	stw	r7,-24(fp)
80219e40:	e1800617 	ldw	r6,24(fp)
80219e44:	e1400717 	ldw	r5,28(fp)
80219e48:	e1000817 	ldw	r4,32(fp)
80219e4c:	e0c00917 	ldw	r3,36(fp)
80219e50:	e0800a17 	ldw	r2,40(fp)
80219e54:	e1bffb0d 	sth	r6,-20(fp)
80219e58:	e17ffc05 	stb	r5,-16(fp)
80219e5c:	e13ffd05 	stb	r4,-12(fp)
80219e60:	e0fffe0d 	sth	r3,-8(fp)
80219e64:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80219e68:	e0bffb0b 	ldhu	r2,-20(fp)
80219e6c:	e0fffc03 	ldbu	r3,-16(fp)
80219e70:	e13ffd03 	ldbu	r4,-12(fp)
80219e74:	e17ffe0b 	ldhu	r5,-8(fp)
80219e78:	e1bfff0b 	ldhu	r6,-4(fp)
80219e7c:	d9800815 	stw	r6,32(sp)
80219e80:	d9400715 	stw	r5,28(sp)
80219e84:	d9000615 	stw	r4,24(sp)
80219e88:	d8c00515 	stw	r3,20(sp)
80219e8c:	d8800415 	stw	r2,16(sp)
80219e90:	e0800517 	ldw	r2,20(fp)
80219e94:	d8800315 	stw	r2,12(sp)
80219e98:	e0800417 	ldw	r2,16(fp)
80219e9c:	d8800215 	stw	r2,8(sp)
80219ea0:	e0800317 	ldw	r2,12(fp)
80219ea4:	d8800115 	stw	r2,4(sp)
80219ea8:	e0800217 	ldw	r2,8(fp)
80219eac:	d8800015 	stw	r2,0(sp)
80219eb0:	e1fffa17 	ldw	r7,-24(fp)
80219eb4:	e1bff917 	ldw	r6,-28(fp)
80219eb8:	e17ff817 	ldw	r5,-32(fp)
80219ebc:	e13ff717 	ldw	r4,-36(fp)
80219ec0:	0219a4c0 	call	80219a4c <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80219ec4:	e037883a 	mov	sp,fp
80219ec8:	dfc00117 	ldw	ra,4(sp)
80219ecc:	df000017 	ldw	fp,0(sp)
80219ed0:	dec00204 	addi	sp,sp,8
80219ed4:	f800283a 	ret

80219ed8 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
80219ed8:	defffc04 	addi	sp,sp,-16
80219edc:	df000315 	stw	fp,12(sp)
80219ee0:	df000304 	addi	fp,sp,12
80219ee4:	e13ffe15 	stw	r4,-8(fp)
80219ee8:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
80219eec:	e0bfff17 	ldw	r2,-4(fp)
80219ef0:	1000021e 	bne	r2,zero,80219efc <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80219ef4:	00bffa84 	movi	r2,-22
80219ef8:	00002f06 	br	80219fb8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
80219efc:	e0bfff17 	ldw	r2,-4(fp)
80219f00:	10c00317 	ldw	r3,12(r2)
80219f04:	e0bfff17 	ldw	r2,-4(fp)
80219f08:	18800226 	beq	r3,r2,80219f14 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80219f0c:	00bffa84 	movi	r2,-22
80219f10:	00002906 	br	80219fb8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
80219f14:	e0bffe17 	ldw	r2,-8(fp)
80219f18:	10800017 	ldw	r2,0(r2)
80219f1c:	1000051e 	bne	r2,zero,80219f34 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
80219f20:	e0bffe17 	ldw	r2,-8(fp)
80219f24:	e0ffff17 	ldw	r3,-4(fp)
80219f28:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
80219f2c:	0005883a 	mov	r2,zero
80219f30:	00002106 	br	80219fb8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
80219f34:	e0bffe17 	ldw	r2,-8(fp)
80219f38:	10c00017 	ldw	r3,0(r2)
80219f3c:	e0bfff17 	ldw	r2,-4(fp)
80219f40:	1880021e 	bne	r3,r2,80219f4c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80219f44:	00bffa84 	movi	r2,-22
80219f48:	00001b06 	br	80219fb8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80219f4c:	e0bffe17 	ldw	r2,-8(fp)
80219f50:	10800017 	ldw	r2,0(r2)
80219f54:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80219f58:	00000906 	br	80219f80 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
80219f5c:	e0bffd17 	ldw	r2,-12(fp)
80219f60:	10c00317 	ldw	r3,12(r2)
80219f64:	e0bfff17 	ldw	r2,-4(fp)
80219f68:	1880021e 	bne	r3,r2,80219f74 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80219f6c:	00bffa84 	movi	r2,-22
80219f70:	00001106 	br	80219fb8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80219f74:	e0bffd17 	ldw	r2,-12(fp)
80219f78:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
80219f7c:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80219f80:	e0bffd17 	ldw	r2,-12(fp)
80219f84:	10800317 	ldw	r2,12(r2)
80219f88:	e0fffe17 	ldw	r3,-8(fp)
80219f8c:	18c00017 	ldw	r3,0(r3)
80219f90:	10fff21e 	bne	r2,r3,80219f5c <__reset+0xfa1f9f5c>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
80219f94:	e0ffff17 	ldw	r3,-4(fp)
80219f98:	e0bffd17 	ldw	r2,-12(fp)
80219f9c:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
80219fa0:	e0bffe17 	ldw	r2,-8(fp)
80219fa4:	10800017 	ldw	r2,0(r2)
80219fa8:	1007883a 	mov	r3,r2
80219fac:	e0bfff17 	ldw	r2,-4(fp)
80219fb0:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
80219fb4:	0005883a 	mov	r2,zero
}
80219fb8:	e037883a 	mov	sp,fp
80219fbc:	df000017 	ldw	fp,0(sp)
80219fc0:	dec00104 	addi	sp,sp,4
80219fc4:	f800283a 	ret

80219fc8 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
80219fc8:	defff804 	addi	sp,sp,-32
80219fcc:	df000715 	stw	fp,28(sp)
80219fd0:	df000704 	addi	fp,sp,28
80219fd4:	e13ffe15 	stw	r4,-8(fp)
80219fd8:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
80219fdc:	e13fff17 	ldw	r4,-4(fp)
80219fe0:	2000021e 	bne	r4,zero,80219fec <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80219fe4:	00bffa84 	movi	r2,-22
80219fe8:	00005906 	br	8021a150 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
80219fec:	e13fff17 	ldw	r4,-4(fp)
80219ff0:	2015883a 	mov	r10,r4
80219ff4:	0017883a 	mov	r11,zero
80219ff8:	e2bffc15 	stw	r10,-16(fp)
80219ffc:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
8021a000:	e13fff17 	ldw	r4,-4(fp)
8021a004:	21400317 	ldw	r5,12(r4)
8021a008:	e13ffc17 	ldw	r4,-16(fp)
8021a00c:	2900041e 	bne	r5,r4,8021a020 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8021a010:	e13fff17 	ldw	r4,-4(fp)
8021a014:	21400b17 	ldw	r5,44(r4)
8021a018:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
8021a01c:	29000226 	beq	r5,r4,8021a028 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
8021a020:	00bffa84 	movi	r2,-22
8021a024:	00004a06 	br	8021a150 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
8021a028:	e13ffe17 	ldw	r4,-8(fp)
8021a02c:	21000017 	ldw	r4,0(r4)
8021a030:	2000051e 	bne	r4,zero,8021a048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
8021a034:	e0bffe17 	ldw	r2,-8(fp)
8021a038:	e0ffff17 	ldw	r3,-4(fp)
8021a03c:	10c00015 	stw	r3,0(r2)
        return 0;
8021a040:	0005883a 	mov	r2,zero
8021a044:	00004206 	br	8021a150 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
8021a048:	e13ffe17 	ldw	r4,-8(fp)
8021a04c:	21400017 	ldw	r5,0(r4)
8021a050:	e13fff17 	ldw	r4,-4(fp)
8021a054:	2900021e 	bne	r5,r4,8021a060 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
8021a058:	00bffa84 	movi	r2,-22
8021a05c:	00003c06 	br	8021a150 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
8021a060:	e13ffe17 	ldw	r4,-8(fp)
8021a064:	21000017 	ldw	r4,0(r4)
8021a068:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
8021a06c:	e13ffe17 	ldw	r4,-8(fp)
8021a070:	21000017 	ldw	r4,0(r4)
8021a074:	2011883a 	mov	r8,r4
8021a078:	0013883a 	mov	r9,zero
8021a07c:	e23ffa15 	stw	r8,-24(fp)
8021a080:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a084:	00001806 	br	8021a0e8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
8021a088:	e13fff17 	ldw	r4,-4(fp)
8021a08c:	200d883a 	mov	r6,r4
8021a090:	000f883a 	mov	r7,zero
8021a094:	e1bffc15 	stw	r6,-16(fp)
8021a098:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
8021a09c:	e13ff917 	ldw	r4,-28(fp)
8021a0a0:	21400317 	ldw	r5,12(r4)
8021a0a4:	e13ffc17 	ldw	r4,-16(fp)
8021a0a8:	2900061e 	bne	r5,r4,8021a0c4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
8021a0ac:	e13ff917 	ldw	r4,-28(fp)
8021a0b0:	21400b17 	ldw	r5,44(r4)
8021a0b4:	e13ffd17 	ldw	r4,-12(fp)
8021a0b8:	2900021e 	bne	r5,r4,8021a0c4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
8021a0bc:	00bffa84 	movi	r2,-22
8021a0c0:	00002306 	br	8021a150 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8021a0c4:	e13ff917 	ldw	r4,-28(fp)
8021a0c8:	21000317 	ldw	r4,12(r4)
8021a0cc:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8021a0d0:	e13ff917 	ldw	r4,-28(fp)
8021a0d4:	21000b17 	ldw	r4,44(r4)
8021a0d8:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8021a0dc:	e13ffc17 	ldw	r4,-16(fp)
8021a0e0:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
8021a0e4:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a0e8:	e13ff917 	ldw	r4,-28(fp)
8021a0ec:	21400317 	ldw	r5,12(r4)
8021a0f0:	e13ffa17 	ldw	r4,-24(fp)
8021a0f4:	293fe41e 	bne	r5,r4,8021a088 <__reset+0xfa1fa088>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8021a0f8:	e13ff917 	ldw	r4,-28(fp)
8021a0fc:	21400b17 	ldw	r5,44(r4)
8021a100:	e13ffb17 	ldw	r4,-20(fp)
8021a104:	293fe01e 	bne	r5,r4,8021a088 <__reset+0xfa1fa088>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
8021a108:	e13fff17 	ldw	r4,-4(fp)
8021a10c:	2005883a 	mov	r2,r4
8021a110:	0007883a 	mov	r3,zero
8021a114:	e0bffc15 	stw	r2,-16(fp)
8021a118:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
8021a11c:	e0fffc17 	ldw	r3,-16(fp)
8021a120:	e0bff917 	ldw	r2,-28(fp)
8021a124:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8021a128:	e0fffd17 	ldw	r3,-12(fp)
8021a12c:	e0bff917 	ldw	r2,-28(fp)
8021a130:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
8021a134:	e0fffa17 	ldw	r3,-24(fp)
8021a138:	e0bfff17 	ldw	r2,-4(fp)
8021a13c:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8021a140:	e0fffb17 	ldw	r3,-20(fp)
8021a144:	e0bfff17 	ldw	r2,-4(fp)
8021a148:	10c00b15 	stw	r3,44(r2)
    return 0;
8021a14c:	0005883a 	mov	r2,zero
}
8021a150:	e037883a 	mov	sp,fp
8021a154:	df000017 	ldw	fp,0(sp)
8021a158:	dec00104 	addi	sp,sp,4
8021a15c:	f800283a 	ret

8021a160 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
8021a160:	defff804 	addi	sp,sp,-32
8021a164:	dfc00715 	stw	ra,28(sp)
8021a168:	df000615 	stw	fp,24(sp)
8021a16c:	df000604 	addi	fp,sp,24
8021a170:	e13ffd15 	stw	r4,-12(fp)
8021a174:	2807883a 	mov	r3,r5
8021a178:	3005883a 	mov	r2,r6
8021a17c:	e0fffe05 	stb	r3,-8(fp)
8021a180:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
8021a184:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8021a188:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
8021a18c:	e0bffd17 	ldw	r2,-12(fp)
8021a190:	1000021e 	bne	r2,zero,8021a19c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
8021a194:	00bffa84 	movi	r2,-22
8021a198:	00002f06 	br	8021a258 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
8021a19c:	e0bffd17 	ldw	r2,-12(fp)
8021a1a0:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8021a1a4:	00000d06 	br	8021a1dc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
8021a1a8:	e0bffa17 	ldw	r2,-24(fp)
8021a1ac:	10800717 	ldw	r2,28(r2)
8021a1b0:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8021a1b4:	e0bffc17 	ldw	r2,-16(fp)
8021a1b8:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
8021a1bc:	e0bffa17 	ldw	r2,-24(fp)
8021a1c0:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
8021a1c4:	e0bffa17 	ldw	r2,-24(fp)
8021a1c8:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
8021a1cc:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
8021a1d0:	e0bffb17 	ldw	r2,-20(fp)
8021a1d4:	10800044 	addi	r2,r2,1
8021a1d8:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
8021a1dc:	e0bffa17 	ldw	r2,-24(fp)
8021a1e0:	10c00317 	ldw	r3,12(r2)
8021a1e4:	e0bffd17 	ldw	r2,-12(fp)
8021a1e8:	18bfef1e 	bne	r3,r2,8021a1a8 <__reset+0xfa1fa1a8>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
8021a1ec:	e0bffa17 	ldw	r2,-24(fp)
8021a1f0:	10800717 	ldw	r2,28(r2)
8021a1f4:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
8021a1f8:	e0bffe03 	ldbu	r2,-8(fp)
8021a1fc:	10000726 	beq	r2,zero,8021a21c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
8021a200:	e0fffc17 	ldw	r3,-16(fp)
8021a204:	00b00034 	movhi	r2,49152
8021a208:	10bfffc4 	addi	r2,r2,-1
8021a20c:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
8021a210:	e0bffa17 	ldw	r2,-24(fp)
8021a214:	10c00715 	stw	r3,28(r2)
8021a218:	00000406 	br	8021a22c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
8021a21c:	e0bffc17 	ldw	r2,-16(fp)
8021a220:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
8021a224:	e0bffa17 	ldw	r2,-24(fp)
8021a228:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
8021a22c:	e0bffb17 	ldw	r2,-20(fp)
8021a230:	10800044 	addi	r2,r2,1
8021a234:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
8021a238:	e0bfff03 	ldbu	r2,-4(fp)
8021a23c:	10000526 	beq	r2,zero,8021a254 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
8021a240:	e0bffb17 	ldw	r2,-20(fp)
8021a244:	1004917a 	slli	r2,r2,5
8021a248:	100b883a 	mov	r5,r2
8021a24c:	e13ffd17 	ldw	r4,-12(fp)
8021a250:	021abfc0 	call	8021abfc <alt_dcache_flush>
    }
    
    return 0;
8021a254:	0005883a 	mov	r2,zero
}
8021a258:	e037883a 	mov	sp,fp
8021a25c:	dfc00117 	ldw	ra,4(sp)
8021a260:	df000017 	ldw	fp,0(sp)
8021a264:	dec00204 	addi	sp,sp,8
8021a268:	f800283a 	ret

8021a26c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
8021a26c:	defff404 	addi	sp,sp,-48
8021a270:	dfc00b15 	stw	ra,44(sp)
8021a274:	df000a15 	stw	fp,40(sp)
8021a278:	df000a04 	addi	fp,sp,40
8021a27c:	e13ffd15 	stw	r4,-12(fp)
8021a280:	3009883a 	mov	r4,r6
8021a284:	e17ffe05 	stb	r5,-8(fp)
8021a288:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
8021a28c:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8021a290:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
8021a294:	e13ffd17 	ldw	r4,-12(fp)
8021a298:	2000021e 	bne	r4,zero,8021a2a4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
8021a29c:	00bffa84 	movi	r2,-22
8021a2a0:	00003e06 	br	8021a39c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
8021a2a4:	e13ffd17 	ldw	r4,-12(fp)
8021a2a8:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
8021a2ac:	e13ffd17 	ldw	r4,-12(fp)
8021a2b0:	2005883a 	mov	r2,r4
8021a2b4:	0007883a 	mov	r3,zero
8021a2b8:	e0bff915 	stw	r2,-28(fp)
8021a2bc:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a2c0:	00001306 	br	8021a310 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
8021a2c4:	e0bff617 	ldw	r2,-40(fp)
8021a2c8:	10800f17 	ldw	r2,60(r2)
8021a2cc:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8021a2d0:	e0bff817 	ldw	r2,-32(fp)
8021a2d4:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
8021a2d8:	e0bff617 	ldw	r2,-40(fp)
8021a2dc:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8021a2e0:	e0bff617 	ldw	r2,-40(fp)
8021a2e4:	10800317 	ldw	r2,12(r2)
8021a2e8:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
8021a2ec:	e0bff617 	ldw	r2,-40(fp)
8021a2f0:	10800b17 	ldw	r2,44(r2)
8021a2f4:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8021a2f8:	e0bffb17 	ldw	r2,-20(fp)
8021a2fc:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
8021a300:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
8021a304:	e0bff717 	ldw	r2,-36(fp)
8021a308:	10800044 	addi	r2,r2,1
8021a30c:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8021a310:	e0bff617 	ldw	r2,-40(fp)
8021a314:	10c00317 	ldw	r3,12(r2)
8021a318:	e0bff917 	ldw	r2,-28(fp)
8021a31c:	18bfe91e 	bne	r3,r2,8021a2c4 <__reset+0xfa1fa2c4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8021a320:	e0bff617 	ldw	r2,-40(fp)
8021a324:	10c00b17 	ldw	r3,44(r2)
8021a328:	e0bffa17 	ldw	r2,-24(fp)
8021a32c:	18bfe51e 	bne	r3,r2,8021a2c4 <__reset+0xfa1fa2c4>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
8021a330:	e0bff617 	ldw	r2,-40(fp)
8021a334:	10800f17 	ldw	r2,60(r2)
8021a338:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
8021a33c:	e0bffe03 	ldbu	r2,-8(fp)
8021a340:	10000726 	beq	r2,zero,8021a360 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
8021a344:	e0fff817 	ldw	r3,-32(fp)
8021a348:	00b00034 	movhi	r2,49152
8021a34c:	10bfffc4 	addi	r2,r2,-1
8021a350:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
8021a354:	e0bff617 	ldw	r2,-40(fp)
8021a358:	10c00f15 	stw	r3,60(r2)
8021a35c:	00000406 	br	8021a370 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
8021a360:	e0bff817 	ldw	r2,-32(fp)
8021a364:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
8021a368:	e0bff617 	ldw	r2,-40(fp)
8021a36c:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
8021a370:	e0bff717 	ldw	r2,-36(fp)
8021a374:	10800044 	addi	r2,r2,1
8021a378:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
8021a37c:	e0bfff03 	ldbu	r2,-4(fp)
8021a380:	10000526 	beq	r2,zero,8021a398 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
8021a384:	e0bff717 	ldw	r2,-36(fp)
8021a388:	100491ba 	slli	r2,r2,6
8021a38c:	100b883a 	mov	r5,r2
8021a390:	e13ffd17 	ldw	r4,-12(fp)
8021a394:	021abfc0 	call	8021abfc <alt_dcache_flush>
    }
    
    return 0;
8021a398:	0005883a 	mov	r2,zero
}
8021a39c:	e037883a 	mov	sp,fp
8021a3a0:	dfc00117 	ldw	ra,4(sp)
8021a3a4:	df000017 	ldw	fp,0(sp)
8021a3a8:	dec00204 	addi	sp,sp,8
8021a3ac:	f800283a 	ret

8021a3b0 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
8021a3b0:	deffef04 	addi	sp,sp,-68
8021a3b4:	df001015 	stw	fp,64(sp)
8021a3b8:	df001004 	addi	fp,sp,64
8021a3bc:	e13ffb15 	stw	r4,-20(fp)
8021a3c0:	e17ffc15 	stw	r5,-16(fp)
8021a3c4:	e1bffd15 	stw	r6,-12(fp)
8021a3c8:	3807883a 	mov	r3,r7
8021a3cc:	e0800117 	ldw	r2,4(fp)
8021a3d0:	e0fffe05 	stb	r3,-8(fp)
8021a3d4:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
8021a3d8:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
8021a3dc:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
8021a3e0:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
8021a3e4:	e0bffc17 	ldw	r2,-16(fp)
8021a3e8:	e0bff915 	stw	r2,-28(fp)
8021a3ec:	e0bffd17 	ldw	r2,-12(fp)
8021a3f0:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8021a3f4:	e0bffb17 	ldw	r2,-20(fp)
8021a3f8:	10800617 	ldw	r2,24(r2)
8021a3fc:	10800037 	ldwio	r2,0(r2)
8021a400:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8021a404:	e0bff017 	ldw	r2,-64(fp)
8021a408:	1080004c 	andi	r2,r2,1
8021a40c:	10000226 	beq	r2,zero,8021a418 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
8021a410:	00bffc04 	movi	r2,-16
8021a414:	00009206 	br	8021a660 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021a418:	00800804 	movi	r2,32
8021a41c:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a420:	0005303a 	rdctl	r2,status
8021a424:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a428:	e0fff517 	ldw	r3,-44(fp)
8021a42c:	00bfff84 	movi	r2,-2
8021a430:	1884703a 	and	r2,r3,r2
8021a434:	1001703a 	wrctl	status,r2
  
  return context;
8021a438:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
8021a43c:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a440:	e0bffb17 	ldw	r2,-20(fp)
8021a444:	10800317 	ldw	r2,12(r2)
8021a448:	10800104 	addi	r2,r2,4
8021a44c:	e0fff117 	ldw	r3,-60(fp)
8021a450:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8021a454:	e0bffb17 	ldw	r2,-20(fp)
8021a458:	10800317 	ldw	r2,12(r2)
8021a45c:	e0fffb17 	ldw	r3,-20(fp)
8021a460:	18c00317 	ldw	r3,12(r3)
8021a464:	18c00037 	ldwio	r3,0(r3)
8021a468:	10c00035 	stwio	r3,0(r2)
8021a46c:	e0bff217 	ldw	r2,-56(fp)
8021a470:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a474:	e0bff317 	ldw	r2,-52(fp)
8021a478:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
8021a47c:	e0bffb17 	ldw	r2,-20(fp)
8021a480:	10800b17 	ldw	r2,44(r2)
8021a484:	10002326 	beq	r2,zero,8021a514 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
8021a488:	e0bffb17 	ldw	r2,-20(fp)
8021a48c:	10c00d17 	ldw	r3,52(r2)
8021a490:	e0bff117 	ldw	r2,-60(fp)
8021a494:	1884b03a 	or	r2,r3,r2
8021a498:	10800514 	ori	r2,r2,20
8021a49c:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8021a4a0:	e0fff117 	ldw	r3,-60(fp)
8021a4a4:	00bff7c4 	movi	r2,-33
8021a4a8:	1884703a 	and	r2,r3,r2
8021a4ac:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8021a4b0:	e0bff017 	ldw	r2,-64(fp)
8021a4b4:	10800214 	ori	r2,r2,8
8021a4b8:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a4bc:	0005303a 	rdctl	r2,status
8021a4c0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a4c4:	e0fff717 	ldw	r3,-36(fp)
8021a4c8:	00bfff84 	movi	r2,-2
8021a4cc:	1884703a 	and	r2,r3,r2
8021a4d0:	1001703a 	wrctl	status,r2
  
  return context;
8021a4d4:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8021a4d8:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a4dc:	e0bffb17 	ldw	r2,-20(fp)
8021a4e0:	10800317 	ldw	r2,12(r2)
8021a4e4:	10800104 	addi	r2,r2,4
8021a4e8:	e0fff117 	ldw	r3,-60(fp)
8021a4ec:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a4f0:	e0bffb17 	ldw	r2,-20(fp)
8021a4f4:	10800617 	ldw	r2,24(r2)
8021a4f8:	e0fff017 	ldw	r3,-64(fp)
8021a4fc:	10c00035 	stwio	r3,0(r2)
8021a500:	e0bff217 	ldw	r2,-56(fp)
8021a504:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a508:	e0bff417 	ldw	r2,-48(fp)
8021a50c:	1001703a 	wrctl	status,r2
8021a510:	00002306 	br	8021a5a0 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8021a514:	e0bffb17 	ldw	r2,-20(fp)
8021a518:	10c00d17 	ldw	r3,52(r2)
8021a51c:	e0bff117 	ldw	r2,-60(fp)
8021a520:	1884b03a 	or	r2,r3,r2
8021a524:	10800114 	ori	r2,r2,4
8021a528:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
8021a52c:	e0fff117 	ldw	r3,-60(fp)
8021a530:	00bff3c4 	movi	r2,-49
8021a534:	1884703a 	and	r2,r3,r2
8021a538:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
8021a53c:	e0fff017 	ldw	r3,-64(fp)
8021a540:	00bffdc4 	movi	r2,-9
8021a544:	1884703a 	and	r2,r3,r2
8021a548:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a54c:	0005303a 	rdctl	r2,status
8021a550:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a554:	e0fff817 	ldw	r3,-32(fp)
8021a558:	00bfff84 	movi	r2,-2
8021a55c:	1884703a 	and	r2,r3,r2
8021a560:	1001703a 	wrctl	status,r2
  
  return context;
8021a564:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
8021a568:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
8021a56c:	e0bffb17 	ldw	r2,-20(fp)
8021a570:	10800317 	ldw	r2,12(r2)
8021a574:	10800104 	addi	r2,r2,4
8021a578:	e0fff117 	ldw	r3,-60(fp)
8021a57c:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a580:	e0bffb17 	ldw	r2,-20(fp)
8021a584:	10800617 	ldw	r2,24(r2)
8021a588:	e0fff017 	ldw	r3,-64(fp)
8021a58c:	10c00035 	stwio	r3,0(r2)
8021a590:	e0bff217 	ldw	r2,-56(fp)
8021a594:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a598:	e0bff617 	ldw	r2,-40(fp)
8021a59c:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8021a5a0:	e0bffb17 	ldw	r2,-20(fp)
8021a5a4:	10800617 	ldw	r2,24(r2)
8021a5a8:	10800104 	addi	r2,r2,4
8021a5ac:	e0fff917 	ldw	r3,-28(fp)
8021a5b0:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
8021a5b4:	e0bffb17 	ldw	r2,-20(fp)
8021a5b8:	10800617 	ldw	r2,24(r2)
8021a5bc:	10800204 	addi	r2,r2,8
8021a5c0:	e0fffa17 	ldw	r3,-24(fp)
8021a5c4:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
8021a5c8:	e0bffe03 	ldbu	r2,-8(fp)
8021a5cc:	10000426 	beq	r2,zero,8021a5e0 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8021a5d0:	e0bff017 	ldw	r2,-64(fp)
8021a5d4:	10800414 	ori	r2,r2,16
8021a5d8:	e0bff015 	stw	r2,-64(fp)
8021a5dc:	00000406 	br	8021a5f0 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8021a5e0:	e0fff017 	ldw	r3,-64(fp)
8021a5e4:	00bffbc4 	movi	r2,-17
8021a5e8:	1884703a 	and	r2,r3,r2
8021a5ec:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
8021a5f0:	e0bfff03 	ldbu	r2,-4(fp)
8021a5f4:	10000e26 	beq	r2,zero,8021a630 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
8021a5f8:	e0bff017 	ldw	r2,-64(fp)
8021a5fc:	10800094 	ori	r2,r2,2
8021a600:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8021a604:	e0bffb17 	ldw	r2,-20(fp)
8021a608:	10800617 	ldw	r2,24(r2)
8021a60c:	10800304 	addi	r2,r2,12
8021a610:	10800037 	ldwio	r2,0(r2)
8021a614:	10000a1e 	bne	r2,zero,8021a640 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8021a618:	e0bffb17 	ldw	r2,-20(fp)
8021a61c:	10800617 	ldw	r2,24(r2)
8021a620:	10800304 	addi	r2,r2,12
8021a624:	00c03fc4 	movi	r3,255
8021a628:	10c00035 	stwio	r3,0(r2)
8021a62c:	00000406 	br	8021a640 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
8021a630:	e0fff017 	ldw	r3,-64(fp)
8021a634:	00bfff44 	movi	r2,-3
8021a638:	1884703a 	and	r2,r3,r2
8021a63c:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
8021a640:	e0bff017 	ldw	r2,-64(fp)
8021a644:	10800054 	ori	r2,r2,1
8021a648:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8021a64c:	e0bffb17 	ldw	r2,-20(fp)
8021a650:	10800617 	ldw	r2,24(r2)
8021a654:	e0fff017 	ldw	r3,-64(fp)
8021a658:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
8021a65c:	0005883a 	mov	r2,zero
}
8021a660:	e037883a 	mov	sp,fp
8021a664:	df000017 	ldw	fp,0(sp)
8021a668:	dec00104 	addi	sp,sp,4
8021a66c:	f800283a 	ret

8021a670 <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
8021a670:	defff504 	addi	sp,sp,-44
8021a674:	dfc00a15 	stw	ra,40(sp)
8021a678:	df000915 	stw	fp,36(sp)
8021a67c:	dc400815 	stw	r17,32(sp)
8021a680:	dc000715 	stw	r16,28(sp)
8021a684:	df000904 	addi	fp,sp,36
8021a688:	e13ff815 	stw	r4,-32(fp)
8021a68c:	e17ff915 	stw	r5,-28(fp)
8021a690:	300b883a 	mov	r5,r6
8021a694:	3809883a 	mov	r4,r7
8021a698:	e0c00217 	ldw	r3,8(fp)
8021a69c:	e0800317 	ldw	r2,12(fp)
8021a6a0:	e17ffa05 	stb	r5,-24(fp)
8021a6a4:	e13ffb05 	stb	r4,-20(fp)
8021a6a8:	e0fffc05 	stb	r3,-16(fp)
8021a6ac:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
8021a6b0:	e0bffc03 	ldbu	r2,-16(fp)
8021a6b4:	e0fffd03 	ldbu	r3,-12(fp)
8021a6b8:	180d883a 	mov	r6,r3
8021a6bc:	100b883a 	mov	r5,r2
8021a6c0:	e13ff917 	ldw	r4,-28(fp)
8021a6c4:	021a1600 	call	8021a160 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
8021a6c8:	10000226 	beq	r2,zero,8021a6d4 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
8021a6cc:	00bffa84 	movi	r2,-22
8021a6d0:	00000b06 	br	8021a700 <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
8021a6d4:	e0bff917 	ldw	r2,-28(fp)
8021a6d8:	1021883a 	mov	r16,r2
8021a6dc:	0023883a 	mov	r17,zero
8021a6e0:	e0fffa03 	ldbu	r3,-24(fp)
8021a6e4:	e0bffb03 	ldbu	r2,-20(fp)
8021a6e8:	d8800015 	stw	r2,0(sp)
8021a6ec:	180f883a 	mov	r7,r3
8021a6f0:	800b883a 	mov	r5,r16
8021a6f4:	880d883a 	mov	r6,r17
8021a6f8:	e13ff817 	ldw	r4,-32(fp)
8021a6fc:	021a3b00 	call	8021a3b0 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
8021a700:	e6fffe04 	addi	sp,fp,-8
8021a704:	dfc00317 	ldw	ra,12(sp)
8021a708:	df000217 	ldw	fp,8(sp)
8021a70c:	dc400117 	ldw	r17,4(sp)
8021a710:	dc000017 	ldw	r16,0(sp)
8021a714:	dec00404 	addi	sp,sp,16
8021a718:	f800283a 	ret

8021a71c <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
8021a71c:	defff504 	addi	sp,sp,-44
8021a720:	dfc00a15 	stw	ra,40(sp)
8021a724:	df000915 	stw	fp,36(sp)
8021a728:	dc400815 	stw	r17,32(sp)
8021a72c:	dc000715 	stw	r16,28(sp)
8021a730:	df000904 	addi	fp,sp,36
8021a734:	e13ff815 	stw	r4,-32(fp)
8021a738:	e17ff915 	stw	r5,-28(fp)
8021a73c:	300b883a 	mov	r5,r6
8021a740:	3809883a 	mov	r4,r7
8021a744:	e0c00217 	ldw	r3,8(fp)
8021a748:	e0800317 	ldw	r2,12(fp)
8021a74c:	e17ffa05 	stb	r5,-24(fp)
8021a750:	e13ffb05 	stb	r4,-20(fp)
8021a754:	e0fffc05 	stb	r3,-16(fp)
8021a758:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
8021a75c:	e0bffc03 	ldbu	r2,-16(fp)
8021a760:	e0fffd03 	ldbu	r3,-12(fp)
8021a764:	180d883a 	mov	r6,r3
8021a768:	100b883a 	mov	r5,r2
8021a76c:	e13ff917 	ldw	r4,-28(fp)
8021a770:	021a26c0 	call	8021a26c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8021a774:	10000226 	beq	r2,zero,8021a780 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
8021a778:	00bffa84 	movi	r2,-22
8021a77c:	00000b06 	br	8021a7ac <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8021a780:	e0bff917 	ldw	r2,-28(fp)
8021a784:	1021883a 	mov	r16,r2
8021a788:	0023883a 	mov	r17,zero
8021a78c:	e0fffa03 	ldbu	r3,-24(fp)
8021a790:	e0bffb03 	ldbu	r2,-20(fp)
8021a794:	d8800015 	stw	r2,0(sp)
8021a798:	180f883a 	mov	r7,r3
8021a79c:	800b883a 	mov	r5,r16
8021a7a0:	880d883a 	mov	r6,r17
8021a7a4:	e13ff817 	ldw	r4,-32(fp)
8021a7a8:	021a3b00 	call	8021a3b0 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
8021a7ac:	e6fffe04 	addi	sp,fp,-8
8021a7b0:	dfc00317 	ldw	ra,12(sp)
8021a7b4:	df000217 	ldw	fp,8(sp)
8021a7b8:	dc400117 	ldw	r17,4(sp)
8021a7bc:	dc000017 	ldw	r16,0(sp)
8021a7c0:	dec00404 	addi	sp,sp,16
8021a7c4:	f800283a 	ret

8021a7c8 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
8021a7c8:	defffc04 	addi	sp,sp,-16
8021a7cc:	dfc00315 	stw	ra,12(sp)
8021a7d0:	df000215 	stw	fp,8(sp)
8021a7d4:	df000204 	addi	fp,sp,8
8021a7d8:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
8021a7dc:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8021a7e0:	d1601104 	addi	r5,gp,-32700
8021a7e4:	e13fff17 	ldw	r4,-4(fp)
8021a7e8:	021adc40 	call	8021adc4 <alt_find_dev>
8021a7ec:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8021a7f0:	e0bffe17 	ldw	r2,-8(fp)
8021a7f4:	1000041e 	bne	r2,zero,8021a808 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8021a7f8:	0218b300 	call	80218b30 <alt_get_errno>
8021a7fc:	1007883a 	mov	r3,r2
8021a800:	008004c4 	movi	r2,19
8021a804:	18800015 	stw	r2,0(r3)
    }

    return dev;
8021a808:	e0bffe17 	ldw	r2,-8(fp)
}
8021a80c:	e037883a 	mov	sp,fp
8021a810:	dfc00117 	ldw	ra,4(sp)
8021a814:	df000017 	ldw	fp,0(sp)
8021a818:	dec00204 	addi	sp,sp,8
8021a81c:	f800283a 	ret

8021a820 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8021a820:	defff804 	addi	sp,sp,-32
8021a824:	dfc00715 	stw	ra,28(sp)
8021a828:	df000615 	stw	fp,24(sp)
8021a82c:	df000604 	addi	fp,sp,24
8021a830:	e13ffd15 	stw	r4,-12(fp)
8021a834:	e17ffe15 	stw	r5,-8(fp)
8021a838:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8021a83c:	e0bffd17 	ldw	r2,-12(fp)
8021a840:	10801783 	ldbu	r2,94(r2)
8021a844:	10803fcc 	andi	r2,r2,255
8021a848:	10000b26 	beq	r2,zero,8021a878 <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8021a84c:	e0bffd17 	ldw	r2,-12(fp)
8021a850:	10800617 	ldw	r2,24(r2)
8021a854:	00c00104 	movi	r3,4
8021a858:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8021a85c:	0001883a 	nop
8021a860:	e0bffd17 	ldw	r2,-12(fp)
8021a864:	10800617 	ldw	r2,24(r2)
8021a868:	10800037 	ldwio	r2,0(r2)
8021a86c:	1080010c 	andi	r2,r2,4
8021a870:	1005d0ba 	srai	r2,r2,2
8021a874:	103ffa1e 	bne	r2,zero,8021a860 <__reset+0xfa1fa860>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8021a878:	e0bffd17 	ldw	r2,-12(fp)
8021a87c:	10800317 	ldw	r2,12(r2)
8021a880:	10800104 	addi	r2,r2,4
8021a884:	00c00084 	movi	r3,2
8021a888:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a88c:	0001883a 	nop
8021a890:	e0bffd17 	ldw	r2,-12(fp)
8021a894:	10800317 	ldw	r2,12(r2)
8021a898:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8021a89c:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a8a0:	103ffb1e 	bne	r2,zero,8021a890 <__reset+0xfa1fa890>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8021a8a4:	e0bffd17 	ldw	r2,-12(fp)
8021a8a8:	10800317 	ldw	r2,12(r2)
8021a8ac:	10800104 	addi	r2,r2,4
8021a8b0:	10800037 	ldwio	r2,0(r2)
8021a8b4:	1007883a 	mov	r3,r2
8021a8b8:	00bffbc4 	movi	r2,-17
8021a8bc:	1884703a 	and	r2,r3,r2
8021a8c0:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021a8c4:	e0bffb17 	ldw	r2,-20(fp)
8021a8c8:	10800814 	ori	r2,r2,32
8021a8cc:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8021a8d0:	e0bffd17 	ldw	r2,-12(fp)
8021a8d4:	10800317 	ldw	r2,12(r2)
8021a8d8:	10800104 	addi	r2,r2,4
8021a8dc:	e0fffb17 	ldw	r3,-20(fp)
8021a8e0:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8021a8e4:	e0bffd17 	ldw	r2,-12(fp)
8021a8e8:	10800317 	ldw	r2,12(r2)
8021a8ec:	e0fffd17 	ldw	r3,-12(fp)
8021a8f0:	18c00317 	ldw	r3,12(r3)
8021a8f4:	18c00037 	ldwio	r3,0(r3)
8021a8f8:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8021a8fc:	e0bffd17 	ldw	r2,-12(fp)
8021a900:	10801783 	ldbu	r2,94(r2)
8021a904:	10803fcc 	andi	r2,r2,255
8021a908:	10000826 	beq	r2,zero,8021a92c <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8021a90c:	e0bffd17 	ldw	r2,-12(fp)
8021a910:	10800617 	ldw	r2,24(r2)
8021a914:	10800404 	addi	r2,r2,16
8021a918:	e0fffd17 	ldw	r3,-12(fp)
8021a91c:	18c00617 	ldw	r3,24(r3)
8021a920:	18c00404 	addi	r3,r3,16
8021a924:	18c00037 	ldwio	r3,0(r3)
8021a928:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8021a92c:	d1601104 	addi	r5,gp,-32700
8021a930:	e13ffd17 	ldw	r4,-12(fp)
8021a934:	021ac600 	call	8021ac60 <alt_dev_llist_insert>
8021a938:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8021a93c:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8021a940:	e0bffc17 	ldw	r2,-16(fp)
8021a944:	1000081e 	bne	r2,zero,8021a968 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8021a948:	d8000015 	stw	zero,0(sp)
8021a94c:	e1fffd17 	ldw	r7,-12(fp)
8021a950:	01a008b4 	movhi	r6,32802
8021a954:	31a34b04 	addi	r6,r6,-29396
8021a958:	e17fff17 	ldw	r5,-4(fp)
8021a95c:	e13ffe17 	ldw	r4,-8(fp)
8021a960:	021ae540 	call	8021ae54 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8021a964:	00000406 	br	8021a978 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8021a968:	012008b4 	movhi	r4,32802
8021a96c:	21370304 	addi	r4,r4,-9204
8021a970:	021b4880 	call	8021b488 <alt_printf>
    }
    
    return;
8021a974:	0001883a 	nop

}
8021a978:	e037883a 	mov	sp,fp
8021a97c:	dfc00117 	ldw	ra,4(sp)
8021a980:	df000017 	ldw	fp,0(sp)
8021a984:	dec00204 	addi	sp,sp,8
8021a988:	f800283a 	ret

8021a98c <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
8021a98c:	defffb04 	addi	sp,sp,-20
8021a990:	df000415 	stw	fp,16(sp)
8021a994:	df000404 	addi	fp,sp,16
8021a998:	e13ffc15 	stw	r4,-16(fp)
8021a99c:	e17ffd15 	stw	r5,-12(fp)
8021a9a0:	e1bffe15 	stw	r6,-8(fp)
8021a9a4:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8021a9a8:	e0bffc17 	ldw	r2,-16(fp)
8021a9ac:	e0fffd17 	ldw	r3,-12(fp)
8021a9b0:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8021a9b4:	e0bffc17 	ldw	r2,-16(fp)
8021a9b8:	e0ffff17 	ldw	r3,-4(fp)
8021a9bc:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8021a9c0:	e0bffc17 	ldw	r2,-16(fp)
8021a9c4:	e0fffe17 	ldw	r3,-8(fp)
8021a9c8:	10c00d15 	stw	r3,52(r2)

    return ;
8021a9cc:	0001883a 	nop
}
8021a9d0:	e037883a 	mov	sp,fp
8021a9d4:	df000017 	ldw	fp,0(sp)
8021a9d8:	dec00104 	addi	sp,sp,4
8021a9dc:	f800283a 	ret

8021a9e0 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021a9e0:	defffc04 	addi	sp,sp,-16
8021a9e4:	dfc00315 	stw	ra,12(sp)
8021a9e8:	df000215 	stw	fp,8(sp)
8021a9ec:	df000204 	addi	fp,sp,8
8021a9f0:	e13ffe15 	stw	r4,-8(fp)
8021a9f4:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8021a9f8:	000d883a 	mov	r6,zero
8021a9fc:	e17fff17 	ldw	r5,-4(fp)
8021aa00:	e13ffe17 	ldw	r4,-8(fp)
8021aa04:	02190900 	call	80219090 <alt_msgdma_descriptor_async_transfer>

}
8021aa08:	e037883a 	mov	sp,fp
8021aa0c:	dfc00117 	ldw	ra,4(sp)
8021aa10:	df000017 	ldw	fp,0(sp)
8021aa14:	dec00204 	addi	sp,sp,8
8021aa18:	f800283a 	ret

8021aa1c <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021aa1c:	defffc04 	addi	sp,sp,-16
8021aa20:	dfc00315 	stw	ra,12(sp)
8021aa24:	df000215 	stw	fp,8(sp)
8021aa28:	df000204 	addi	fp,sp,8
8021aa2c:	e13ffe15 	stw	r4,-8(fp)
8021aa30:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8021aa34:	e1bfff17 	ldw	r6,-4(fp)
8021aa38:	000b883a 	mov	r5,zero
8021aa3c:	e13ffe17 	ldw	r4,-8(fp)
8021aa40:	02190900 	call	80219090 <alt_msgdma_descriptor_async_transfer>
}
8021aa44:	e037883a 	mov	sp,fp
8021aa48:	dfc00117 	ldw	ra,4(sp)
8021aa4c:	df000017 	ldw	fp,0(sp)
8021aa50:	dec00204 	addi	sp,sp,8
8021aa54:	f800283a 	ret

8021aa58 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021aa58:	defffc04 	addi	sp,sp,-16
8021aa5c:	dfc00315 	stw	ra,12(sp)
8021aa60:	df000215 	stw	fp,8(sp)
8021aa64:	df000204 	addi	fp,sp,8
8021aa68:	e13ffe15 	stw	r4,-8(fp)
8021aa6c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8021aa70:	000d883a 	mov	r6,zero
8021aa74:	e17fff17 	ldw	r5,-4(fp)
8021aa78:	e13ffe17 	ldw	r4,-8(fp)
8021aa7c:	02193600 	call	80219360 <alt_msgdma_descriptor_sync_transfer>
}
8021aa80:	e037883a 	mov	sp,fp
8021aa84:	dfc00117 	ldw	ra,4(sp)
8021aa88:	df000017 	ldw	fp,0(sp)
8021aa8c:	dec00204 	addi	sp,sp,8
8021aa90:	f800283a 	ret

8021aa94 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021aa94:	defffc04 	addi	sp,sp,-16
8021aa98:	dfc00315 	stw	ra,12(sp)
8021aa9c:	df000215 	stw	fp,8(sp)
8021aaa0:	df000204 	addi	fp,sp,8
8021aaa4:	e13ffe15 	stw	r4,-8(fp)
8021aaa8:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8021aaac:	e1bfff17 	ldw	r6,-4(fp)
8021aab0:	000b883a 	mov	r5,zero
8021aab4:	e13ffe17 	ldw	r4,-8(fp)
8021aab8:	02193600 	call	80219360 <alt_msgdma_descriptor_sync_transfer>
}
8021aabc:	e037883a 	mov	sp,fp
8021aac0:	dfc00117 	ldw	ra,4(sp)
8021aac4:	df000017 	ldw	fp,0(sp)
8021aac8:	dec00204 	addi	sp,sp,8
8021aacc:	f800283a 	ret

8021aad0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8021aad0:	defff504 	addi	sp,sp,-44
8021aad4:	df000a15 	stw	fp,40(sp)
8021aad8:	df000a04 	addi	fp,sp,40
8021aadc:	e13ffc15 	stw	r4,-16(fp)
8021aae0:	e17ffd15 	stw	r5,-12(fp)
8021aae4:	e1bffe15 	stw	r6,-8(fp)
8021aae8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8021aaec:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8021aaf0:	d0a02a17 	ldw	r2,-32600(gp)
  
  if (alt_ticks_per_second ())
8021aaf4:	10003c26 	beq	r2,zero,8021abe8 <alt_alarm_start+0x118>
  {
    if (alarm)
8021aaf8:	e0bffc17 	ldw	r2,-16(fp)
8021aafc:	10003826 	beq	r2,zero,8021abe0 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8021ab00:	e0bffc17 	ldw	r2,-16(fp)
8021ab04:	e0fffe17 	ldw	r3,-8(fp)
8021ab08:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8021ab0c:	e0bffc17 	ldw	r2,-16(fp)
8021ab10:	e0ffff17 	ldw	r3,-4(fp)
8021ab14:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ab18:	0005303a 	rdctl	r2,status
8021ab1c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ab20:	e0fff917 	ldw	r3,-28(fp)
8021ab24:	00bfff84 	movi	r2,-2
8021ab28:	1884703a 	and	r2,r3,r2
8021ab2c:	1001703a 	wrctl	status,r2
  
  return context;
8021ab30:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8021ab34:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8021ab38:	d0a02b17 	ldw	r2,-32596(gp)
      
      current_nticks = alt_nticks();
8021ab3c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8021ab40:	e0fffd17 	ldw	r3,-12(fp)
8021ab44:	e0bff617 	ldw	r2,-40(fp)
8021ab48:	1885883a 	add	r2,r3,r2
8021ab4c:	10c00044 	addi	r3,r2,1
8021ab50:	e0bffc17 	ldw	r2,-16(fp)
8021ab54:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8021ab58:	e0bffc17 	ldw	r2,-16(fp)
8021ab5c:	10c00217 	ldw	r3,8(r2)
8021ab60:	e0bff617 	ldw	r2,-40(fp)
8021ab64:	1880042e 	bgeu	r3,r2,8021ab78 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8021ab68:	e0bffc17 	ldw	r2,-16(fp)
8021ab6c:	00c00044 	movi	r3,1
8021ab70:	10c00405 	stb	r3,16(r2)
8021ab74:	00000206 	br	8021ab80 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8021ab78:	e0bffc17 	ldw	r2,-16(fp)
8021ab7c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8021ab80:	e0bffc17 	ldw	r2,-16(fp)
8021ab84:	d0e00f04 	addi	r3,gp,-32708
8021ab88:	e0fffa15 	stw	r3,-24(fp)
8021ab8c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021ab90:	e0bffb17 	ldw	r2,-20(fp)
8021ab94:	e0fffa17 	ldw	r3,-24(fp)
8021ab98:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021ab9c:	e0bffa17 	ldw	r2,-24(fp)
8021aba0:	10c00017 	ldw	r3,0(r2)
8021aba4:	e0bffb17 	ldw	r2,-20(fp)
8021aba8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021abac:	e0bffa17 	ldw	r2,-24(fp)
8021abb0:	10800017 	ldw	r2,0(r2)
8021abb4:	e0fffb17 	ldw	r3,-20(fp)
8021abb8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021abbc:	e0bffa17 	ldw	r2,-24(fp)
8021abc0:	e0fffb17 	ldw	r3,-20(fp)
8021abc4:	10c00015 	stw	r3,0(r2)
8021abc8:	e0bff817 	ldw	r2,-32(fp)
8021abcc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021abd0:	e0bff717 	ldw	r2,-36(fp)
8021abd4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8021abd8:	0005883a 	mov	r2,zero
8021abdc:	00000306 	br	8021abec <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8021abe0:	00bffa84 	movi	r2,-22
8021abe4:	00000106 	br	8021abec <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8021abe8:	00bfde84 	movi	r2,-134
  }
}
8021abec:	e037883a 	mov	sp,fp
8021abf0:	df000017 	ldw	fp,0(sp)
8021abf4:	dec00104 	addi	sp,sp,4
8021abf8:	f800283a 	ret

8021abfc <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
8021abfc:	defffd04 	addi	sp,sp,-12
8021ac00:	df000215 	stw	fp,8(sp)
8021ac04:	df000204 	addi	fp,sp,8
8021ac08:	e13ffe15 	stw	r4,-8(fp)
8021ac0c:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8021ac10:	0001883a 	nop
8021ac14:	e037883a 	mov	sp,fp
8021ac18:	df000017 	ldw	fp,0(sp)
8021ac1c:	dec00104 	addi	sp,sp,4
8021ac20:	f800283a 	ret

8021ac24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ac24:	defffe04 	addi	sp,sp,-8
8021ac28:	dfc00115 	stw	ra,4(sp)
8021ac2c:	df000015 	stw	fp,0(sp)
8021ac30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ac34:	d0a00c17 	ldw	r2,-32720(gp)
8021ac38:	10000326 	beq	r2,zero,8021ac48 <alt_get_errno+0x24>
8021ac3c:	d0a00c17 	ldw	r2,-32720(gp)
8021ac40:	103ee83a 	callr	r2
8021ac44:	00000106 	br	8021ac4c <alt_get_errno+0x28>
8021ac48:	d0a02504 	addi	r2,gp,-32620
}
8021ac4c:	e037883a 	mov	sp,fp
8021ac50:	dfc00117 	ldw	ra,4(sp)
8021ac54:	df000017 	ldw	fp,0(sp)
8021ac58:	dec00204 	addi	sp,sp,8
8021ac5c:	f800283a 	ret

8021ac60 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8021ac60:	defffa04 	addi	sp,sp,-24
8021ac64:	dfc00515 	stw	ra,20(sp)
8021ac68:	df000415 	stw	fp,16(sp)
8021ac6c:	df000404 	addi	fp,sp,16
8021ac70:	e13ffe15 	stw	r4,-8(fp)
8021ac74:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8021ac78:	e0bffe17 	ldw	r2,-8(fp)
8021ac7c:	10000326 	beq	r2,zero,8021ac8c <alt_dev_llist_insert+0x2c>
8021ac80:	e0bffe17 	ldw	r2,-8(fp)
8021ac84:	10800217 	ldw	r2,8(r2)
8021ac88:	1000061e 	bne	r2,zero,8021aca4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8021ac8c:	021ac240 	call	8021ac24 <alt_get_errno>
8021ac90:	1007883a 	mov	r3,r2
8021ac94:	00800584 	movi	r2,22
8021ac98:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8021ac9c:	00bffa84 	movi	r2,-22
8021aca0:	00001306 	br	8021acf0 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8021aca4:	e0bffe17 	ldw	r2,-8(fp)
8021aca8:	e0ffff17 	ldw	r3,-4(fp)
8021acac:	e0fffc15 	stw	r3,-16(fp)
8021acb0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021acb4:	e0bffd17 	ldw	r2,-12(fp)
8021acb8:	e0fffc17 	ldw	r3,-16(fp)
8021acbc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021acc0:	e0bffc17 	ldw	r2,-16(fp)
8021acc4:	10c00017 	ldw	r3,0(r2)
8021acc8:	e0bffd17 	ldw	r2,-12(fp)
8021accc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021acd0:	e0bffc17 	ldw	r2,-16(fp)
8021acd4:	10800017 	ldw	r2,0(r2)
8021acd8:	e0fffd17 	ldw	r3,-12(fp)
8021acdc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021ace0:	e0bffc17 	ldw	r2,-16(fp)
8021ace4:	e0fffd17 	ldw	r3,-12(fp)
8021ace8:	10c00015 	stw	r3,0(r2)

  return 0;  
8021acec:	0005883a 	mov	r2,zero
}
8021acf0:	e037883a 	mov	sp,fp
8021acf4:	dfc00117 	ldw	ra,4(sp)
8021acf8:	df000017 	ldw	fp,0(sp)
8021acfc:	dec00204 	addi	sp,sp,8
8021ad00:	f800283a 	ret

8021ad04 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8021ad04:	defffd04 	addi	sp,sp,-12
8021ad08:	dfc00215 	stw	ra,8(sp)
8021ad0c:	df000115 	stw	fp,4(sp)
8021ad10:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021ad14:	00a008b4 	movhi	r2,32802
8021ad18:	10af9504 	addi	r2,r2,-16812
8021ad1c:	e0bfff15 	stw	r2,-4(fp)
8021ad20:	00000606 	br	8021ad3c <_do_ctors+0x38>
        (*ctor) (); 
8021ad24:	e0bfff17 	ldw	r2,-4(fp)
8021ad28:	10800017 	ldw	r2,0(r2)
8021ad2c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021ad30:	e0bfff17 	ldw	r2,-4(fp)
8021ad34:	10bfff04 	addi	r2,r2,-4
8021ad38:	e0bfff15 	stw	r2,-4(fp)
8021ad3c:	e0ffff17 	ldw	r3,-4(fp)
8021ad40:	00a008b4 	movhi	r2,32802
8021ad44:	10af9604 	addi	r2,r2,-16808
8021ad48:	18bff62e 	bgeu	r3,r2,8021ad24 <__reset+0xfa1fad24>
        (*ctor) (); 
}
8021ad4c:	0001883a 	nop
8021ad50:	e037883a 	mov	sp,fp
8021ad54:	dfc00117 	ldw	ra,4(sp)
8021ad58:	df000017 	ldw	fp,0(sp)
8021ad5c:	dec00204 	addi	sp,sp,8
8021ad60:	f800283a 	ret

8021ad64 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8021ad64:	defffd04 	addi	sp,sp,-12
8021ad68:	dfc00215 	stw	ra,8(sp)
8021ad6c:	df000115 	stw	fp,4(sp)
8021ad70:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021ad74:	00a008b4 	movhi	r2,32802
8021ad78:	10af9504 	addi	r2,r2,-16812
8021ad7c:	e0bfff15 	stw	r2,-4(fp)
8021ad80:	00000606 	br	8021ad9c <_do_dtors+0x38>
        (*dtor) (); 
8021ad84:	e0bfff17 	ldw	r2,-4(fp)
8021ad88:	10800017 	ldw	r2,0(r2)
8021ad8c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021ad90:	e0bfff17 	ldw	r2,-4(fp)
8021ad94:	10bfff04 	addi	r2,r2,-4
8021ad98:	e0bfff15 	stw	r2,-4(fp)
8021ad9c:	e0ffff17 	ldw	r3,-4(fp)
8021ada0:	00a008b4 	movhi	r2,32802
8021ada4:	10af9604 	addi	r2,r2,-16808
8021ada8:	18bff62e 	bgeu	r3,r2,8021ad84 <__reset+0xfa1fad84>
        (*dtor) (); 
}
8021adac:	0001883a 	nop
8021adb0:	e037883a 	mov	sp,fp
8021adb4:	dfc00117 	ldw	ra,4(sp)
8021adb8:	df000017 	ldw	fp,0(sp)
8021adbc:	dec00204 	addi	sp,sp,8
8021adc0:	f800283a 	ret

8021adc4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8021adc4:	defffa04 	addi	sp,sp,-24
8021adc8:	dfc00515 	stw	ra,20(sp)
8021adcc:	df000415 	stw	fp,16(sp)
8021add0:	df000404 	addi	fp,sp,16
8021add4:	e13ffe15 	stw	r4,-8(fp)
8021add8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8021addc:	e0bfff17 	ldw	r2,-4(fp)
8021ade0:	10800017 	ldw	r2,0(r2)
8021ade4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8021ade8:	e13ffe17 	ldw	r4,-8(fp)
8021adec:	0206c9c0 	call	80206c9c <strlen>
8021adf0:	10800044 	addi	r2,r2,1
8021adf4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021adf8:	00000d06 	br	8021ae30 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8021adfc:	e0bffc17 	ldw	r2,-16(fp)
8021ae00:	10800217 	ldw	r2,8(r2)
8021ae04:	e0fffd17 	ldw	r3,-12(fp)
8021ae08:	180d883a 	mov	r6,r3
8021ae0c:	e17ffe17 	ldw	r5,-8(fp)
8021ae10:	1009883a 	mov	r4,r2
8021ae14:	021b9a80 	call	8021b9a8 <memcmp>
8021ae18:	1000021e 	bne	r2,zero,8021ae24 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8021ae1c:	e0bffc17 	ldw	r2,-16(fp)
8021ae20:	00000706 	br	8021ae40 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8021ae24:	e0bffc17 	ldw	r2,-16(fp)
8021ae28:	10800017 	ldw	r2,0(r2)
8021ae2c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021ae30:	e0fffc17 	ldw	r3,-16(fp)
8021ae34:	e0bfff17 	ldw	r2,-4(fp)
8021ae38:	18bff01e 	bne	r3,r2,8021adfc <__reset+0xfa1fadfc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8021ae3c:	0005883a 	mov	r2,zero
}
8021ae40:	e037883a 	mov	sp,fp
8021ae44:	dfc00117 	ldw	ra,4(sp)
8021ae48:	df000017 	ldw	fp,0(sp)
8021ae4c:	dec00204 	addi	sp,sp,8
8021ae50:	f800283a 	ret

8021ae54 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021ae54:	defff904 	addi	sp,sp,-28
8021ae58:	dfc00615 	stw	ra,24(sp)
8021ae5c:	df000515 	stw	fp,20(sp)
8021ae60:	df000504 	addi	fp,sp,20
8021ae64:	e13ffc15 	stw	r4,-16(fp)
8021ae68:	e17ffd15 	stw	r5,-12(fp)
8021ae6c:	e1bffe15 	stw	r6,-8(fp)
8021ae70:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8021ae74:	e0800217 	ldw	r2,8(fp)
8021ae78:	d8800015 	stw	r2,0(sp)
8021ae7c:	e1ffff17 	ldw	r7,-4(fp)
8021ae80:	e1bffe17 	ldw	r6,-8(fp)
8021ae84:	e17ffd17 	ldw	r5,-12(fp)
8021ae88:	e13ffc17 	ldw	r4,-16(fp)
8021ae8c:	021b0040 	call	8021b004 <alt_iic_isr_register>
}  
8021ae90:	e037883a 	mov	sp,fp
8021ae94:	dfc00117 	ldw	ra,4(sp)
8021ae98:	df000017 	ldw	fp,0(sp)
8021ae9c:	dec00204 	addi	sp,sp,8
8021aea0:	f800283a 	ret

8021aea4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8021aea4:	defff904 	addi	sp,sp,-28
8021aea8:	df000615 	stw	fp,24(sp)
8021aeac:	df000604 	addi	fp,sp,24
8021aeb0:	e13ffe15 	stw	r4,-8(fp)
8021aeb4:	e17fff15 	stw	r5,-4(fp)
8021aeb8:	e0bfff17 	ldw	r2,-4(fp)
8021aebc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021aec0:	0005303a 	rdctl	r2,status
8021aec4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021aec8:	e0fffb17 	ldw	r3,-20(fp)
8021aecc:	00bfff84 	movi	r2,-2
8021aed0:	1884703a 	and	r2,r3,r2
8021aed4:	1001703a 	wrctl	status,r2
  
  return context;
8021aed8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021aedc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8021aee0:	00c00044 	movi	r3,1
8021aee4:	e0bffa17 	ldw	r2,-24(fp)
8021aee8:	1884983a 	sll	r2,r3,r2
8021aeec:	1007883a 	mov	r3,r2
8021aef0:	d0a02617 	ldw	r2,-32616(gp)
8021aef4:	1884b03a 	or	r2,r3,r2
8021aef8:	d0a02615 	stw	r2,-32616(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021aefc:	d0a02617 	ldw	r2,-32616(gp)
8021af00:	100170fa 	wrctl	ienable,r2
8021af04:	e0bffc17 	ldw	r2,-16(fp)
8021af08:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021af0c:	e0bffd17 	ldw	r2,-12(fp)
8021af10:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021af14:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8021af18:	0001883a 	nop
}
8021af1c:	e037883a 	mov	sp,fp
8021af20:	df000017 	ldw	fp,0(sp)
8021af24:	dec00104 	addi	sp,sp,4
8021af28:	f800283a 	ret

8021af2c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8021af2c:	defff904 	addi	sp,sp,-28
8021af30:	df000615 	stw	fp,24(sp)
8021af34:	df000604 	addi	fp,sp,24
8021af38:	e13ffe15 	stw	r4,-8(fp)
8021af3c:	e17fff15 	stw	r5,-4(fp)
8021af40:	e0bfff17 	ldw	r2,-4(fp)
8021af44:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021af48:	0005303a 	rdctl	r2,status
8021af4c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021af50:	e0fffb17 	ldw	r3,-20(fp)
8021af54:	00bfff84 	movi	r2,-2
8021af58:	1884703a 	and	r2,r3,r2
8021af5c:	1001703a 	wrctl	status,r2
  
  return context;
8021af60:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021af64:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8021af68:	00c00044 	movi	r3,1
8021af6c:	e0bffa17 	ldw	r2,-24(fp)
8021af70:	1884983a 	sll	r2,r3,r2
8021af74:	0084303a 	nor	r2,zero,r2
8021af78:	1007883a 	mov	r3,r2
8021af7c:	d0a02617 	ldw	r2,-32616(gp)
8021af80:	1884703a 	and	r2,r3,r2
8021af84:	d0a02615 	stw	r2,-32616(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021af88:	d0a02617 	ldw	r2,-32616(gp)
8021af8c:	100170fa 	wrctl	ienable,r2
8021af90:	e0bffc17 	ldw	r2,-16(fp)
8021af94:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021af98:	e0bffd17 	ldw	r2,-12(fp)
8021af9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021afa0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8021afa4:	0001883a 	nop
}
8021afa8:	e037883a 	mov	sp,fp
8021afac:	df000017 	ldw	fp,0(sp)
8021afb0:	dec00104 	addi	sp,sp,4
8021afb4:	f800283a 	ret

8021afb8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8021afb8:	defffc04 	addi	sp,sp,-16
8021afbc:	df000315 	stw	fp,12(sp)
8021afc0:	df000304 	addi	fp,sp,12
8021afc4:	e13ffe15 	stw	r4,-8(fp)
8021afc8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8021afcc:	000530fa 	rdctl	r2,ienable
8021afd0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8021afd4:	00c00044 	movi	r3,1
8021afd8:	e0bfff17 	ldw	r2,-4(fp)
8021afdc:	1884983a 	sll	r2,r3,r2
8021afe0:	1007883a 	mov	r3,r2
8021afe4:	e0bffd17 	ldw	r2,-12(fp)
8021afe8:	1884703a 	and	r2,r3,r2
8021afec:	1004c03a 	cmpne	r2,r2,zero
8021aff0:	10803fcc 	andi	r2,r2,255
}
8021aff4:	e037883a 	mov	sp,fp
8021aff8:	df000017 	ldw	fp,0(sp)
8021affc:	dec00104 	addi	sp,sp,4
8021b000:	f800283a 	ret

8021b004 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021b004:	defff504 	addi	sp,sp,-44
8021b008:	dfc00a15 	stw	ra,40(sp)
8021b00c:	df000915 	stw	fp,36(sp)
8021b010:	df000904 	addi	fp,sp,36
8021b014:	e13ffc15 	stw	r4,-16(fp)
8021b018:	e17ffd15 	stw	r5,-12(fp)
8021b01c:	e1bffe15 	stw	r6,-8(fp)
8021b020:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8021b024:	00bffa84 	movi	r2,-22
8021b028:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8021b02c:	e0bffd17 	ldw	r2,-12(fp)
8021b030:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021b034:	e0bff817 	ldw	r2,-32(fp)
8021b038:	10800808 	cmpgei	r2,r2,32
8021b03c:	1000271e 	bne	r2,zero,8021b0dc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021b040:	0005303a 	rdctl	r2,status
8021b044:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021b048:	e0fffb17 	ldw	r3,-20(fp)
8021b04c:	00bfff84 	movi	r2,-2
8021b050:	1884703a 	and	r2,r3,r2
8021b054:	1001703a 	wrctl	status,r2
  
  return context;
8021b058:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8021b05c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8021b060:	00a008b4 	movhi	r2,32802
8021b064:	10bf9e04 	addi	r2,r2,-392
8021b068:	e0fff817 	ldw	r3,-32(fp)
8021b06c:	180690fa 	slli	r3,r3,3
8021b070:	10c5883a 	add	r2,r2,r3
8021b074:	e0fffe17 	ldw	r3,-8(fp)
8021b078:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8021b07c:	00a008b4 	movhi	r2,32802
8021b080:	10bf9e04 	addi	r2,r2,-392
8021b084:	e0fff817 	ldw	r3,-32(fp)
8021b088:	180690fa 	slli	r3,r3,3
8021b08c:	10c5883a 	add	r2,r2,r3
8021b090:	10800104 	addi	r2,r2,4
8021b094:	e0ffff17 	ldw	r3,-4(fp)
8021b098:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8021b09c:	e0bffe17 	ldw	r2,-8(fp)
8021b0a0:	10000526 	beq	r2,zero,8021b0b8 <alt_iic_isr_register+0xb4>
8021b0a4:	e0bff817 	ldw	r2,-32(fp)
8021b0a8:	100b883a 	mov	r5,r2
8021b0ac:	e13ffc17 	ldw	r4,-16(fp)
8021b0b0:	021aea40 	call	8021aea4 <alt_ic_irq_enable>
8021b0b4:	00000406 	br	8021b0c8 <alt_iic_isr_register+0xc4>
8021b0b8:	e0bff817 	ldw	r2,-32(fp)
8021b0bc:	100b883a 	mov	r5,r2
8021b0c0:	e13ffc17 	ldw	r4,-16(fp)
8021b0c4:	021af2c0 	call	8021af2c <alt_ic_irq_disable>
8021b0c8:	e0bff715 	stw	r2,-36(fp)
8021b0cc:	e0bffa17 	ldw	r2,-24(fp)
8021b0d0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021b0d4:	e0bff917 	ldw	r2,-28(fp)
8021b0d8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8021b0dc:	e0bff717 	ldw	r2,-36(fp)
}
8021b0e0:	e037883a 	mov	sp,fp
8021b0e4:	dfc00117 	ldw	ra,4(sp)
8021b0e8:	df000017 	ldw	fp,0(sp)
8021b0ec:	dec00204 	addi	sp,sp,8
8021b0f0:	f800283a 	ret

8021b0f4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8021b0f4:	defff904 	addi	sp,sp,-28
8021b0f8:	dfc00615 	stw	ra,24(sp)
8021b0fc:	df000515 	stw	fp,20(sp)
8021b100:	df000504 	addi	fp,sp,20
8021b104:	e13ffc15 	stw	r4,-16(fp)
8021b108:	e17ffd15 	stw	r5,-12(fp)
8021b10c:	e1bffe15 	stw	r6,-8(fp)
8021b110:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8021b114:	e1bfff17 	ldw	r6,-4(fp)
8021b118:	e17ffe17 	ldw	r5,-8(fp)
8021b11c:	e13ffd17 	ldw	r4,-12(fp)
8021b120:	021b3340 	call	8021b334 <open>
8021b124:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8021b128:	e0bffb17 	ldw	r2,-20(fp)
8021b12c:	10001c16 	blt	r2,zero,8021b1a0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8021b130:	00a008b4 	movhi	r2,32802
8021b134:	10b93f04 	addi	r2,r2,-6916
8021b138:	e0fffb17 	ldw	r3,-20(fp)
8021b13c:	18c00324 	muli	r3,r3,12
8021b140:	10c5883a 	add	r2,r2,r3
8021b144:	10c00017 	ldw	r3,0(r2)
8021b148:	e0bffc17 	ldw	r2,-16(fp)
8021b14c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8021b150:	00a008b4 	movhi	r2,32802
8021b154:	10b93f04 	addi	r2,r2,-6916
8021b158:	e0fffb17 	ldw	r3,-20(fp)
8021b15c:	18c00324 	muli	r3,r3,12
8021b160:	10c5883a 	add	r2,r2,r3
8021b164:	10800104 	addi	r2,r2,4
8021b168:	10c00017 	ldw	r3,0(r2)
8021b16c:	e0bffc17 	ldw	r2,-16(fp)
8021b170:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8021b174:	00a008b4 	movhi	r2,32802
8021b178:	10b93f04 	addi	r2,r2,-6916
8021b17c:	e0fffb17 	ldw	r3,-20(fp)
8021b180:	18c00324 	muli	r3,r3,12
8021b184:	10c5883a 	add	r2,r2,r3
8021b188:	10800204 	addi	r2,r2,8
8021b18c:	10c00017 	ldw	r3,0(r2)
8021b190:	e0bffc17 	ldw	r2,-16(fp)
8021b194:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8021b198:	e13ffb17 	ldw	r4,-20(fp)
8021b19c:	021718c0 	call	8021718c <alt_release_fd>
  }
} 
8021b1a0:	0001883a 	nop
8021b1a4:	e037883a 	mov	sp,fp
8021b1a8:	dfc00117 	ldw	ra,4(sp)
8021b1ac:	df000017 	ldw	fp,0(sp)
8021b1b0:	dec00204 	addi	sp,sp,8
8021b1b4:	f800283a 	ret

8021b1b8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8021b1b8:	defffb04 	addi	sp,sp,-20
8021b1bc:	dfc00415 	stw	ra,16(sp)
8021b1c0:	df000315 	stw	fp,12(sp)
8021b1c4:	df000304 	addi	fp,sp,12
8021b1c8:	e13ffd15 	stw	r4,-12(fp)
8021b1cc:	e17ffe15 	stw	r5,-8(fp)
8021b1d0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8021b1d4:	01c07fc4 	movi	r7,511
8021b1d8:	01800044 	movi	r6,1
8021b1dc:	e17ffd17 	ldw	r5,-12(fp)
8021b1e0:	012008b4 	movhi	r4,32802
8021b1e4:	21394204 	addi	r4,r4,-6904
8021b1e8:	021b0f40 	call	8021b0f4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8021b1ec:	01c07fc4 	movi	r7,511
8021b1f0:	000d883a 	mov	r6,zero
8021b1f4:	e17ffe17 	ldw	r5,-8(fp)
8021b1f8:	012008b4 	movhi	r4,32802
8021b1fc:	21393f04 	addi	r4,r4,-6916
8021b200:	021b0f40 	call	8021b0f4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8021b204:	01c07fc4 	movi	r7,511
8021b208:	01800044 	movi	r6,1
8021b20c:	e17fff17 	ldw	r5,-4(fp)
8021b210:	012008b4 	movhi	r4,32802
8021b214:	21394504 	addi	r4,r4,-6892
8021b218:	021b0f40 	call	8021b0f4 <alt_open_fd>
}  
8021b21c:	0001883a 	nop
8021b220:	e037883a 	mov	sp,fp
8021b224:	dfc00117 	ldw	ra,4(sp)
8021b228:	df000017 	ldw	fp,0(sp)
8021b22c:	dec00204 	addi	sp,sp,8
8021b230:	f800283a 	ret

8021b234 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021b234:	defffe04 	addi	sp,sp,-8
8021b238:	dfc00115 	stw	ra,4(sp)
8021b23c:	df000015 	stw	fp,0(sp)
8021b240:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021b244:	d0a00c17 	ldw	r2,-32720(gp)
8021b248:	10000326 	beq	r2,zero,8021b258 <alt_get_errno+0x24>
8021b24c:	d0a00c17 	ldw	r2,-32720(gp)
8021b250:	103ee83a 	callr	r2
8021b254:	00000106 	br	8021b25c <alt_get_errno+0x28>
8021b258:	d0a02504 	addi	r2,gp,-32620
}
8021b25c:	e037883a 	mov	sp,fp
8021b260:	dfc00117 	ldw	ra,4(sp)
8021b264:	df000017 	ldw	fp,0(sp)
8021b268:	dec00204 	addi	sp,sp,8
8021b26c:	f800283a 	ret

8021b270 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8021b270:	defffd04 	addi	sp,sp,-12
8021b274:	df000215 	stw	fp,8(sp)
8021b278:	df000204 	addi	fp,sp,8
8021b27c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8021b280:	e0bfff17 	ldw	r2,-4(fp)
8021b284:	10800217 	ldw	r2,8(r2)
8021b288:	10d00034 	orhi	r3,r2,16384
8021b28c:	e0bfff17 	ldw	r2,-4(fp)
8021b290:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021b294:	e03ffe15 	stw	zero,-8(fp)
8021b298:	00001d06 	br	8021b310 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021b29c:	00a008b4 	movhi	r2,32802
8021b2a0:	10b93f04 	addi	r2,r2,-6916
8021b2a4:	e0fffe17 	ldw	r3,-8(fp)
8021b2a8:	18c00324 	muli	r3,r3,12
8021b2ac:	10c5883a 	add	r2,r2,r3
8021b2b0:	10c00017 	ldw	r3,0(r2)
8021b2b4:	e0bfff17 	ldw	r2,-4(fp)
8021b2b8:	10800017 	ldw	r2,0(r2)
8021b2bc:	1880111e 	bne	r3,r2,8021b304 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021b2c0:	00a008b4 	movhi	r2,32802
8021b2c4:	10b93f04 	addi	r2,r2,-6916
8021b2c8:	e0fffe17 	ldw	r3,-8(fp)
8021b2cc:	18c00324 	muli	r3,r3,12
8021b2d0:	10c5883a 	add	r2,r2,r3
8021b2d4:	10800204 	addi	r2,r2,8
8021b2d8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021b2dc:	1000090e 	bge	r2,zero,8021b304 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8021b2e0:	e0bffe17 	ldw	r2,-8(fp)
8021b2e4:	10c00324 	muli	r3,r2,12
8021b2e8:	00a008b4 	movhi	r2,32802
8021b2ec:	10b93f04 	addi	r2,r2,-6916
8021b2f0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021b2f4:	e0bfff17 	ldw	r2,-4(fp)
8021b2f8:	18800226 	beq	r3,r2,8021b304 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8021b2fc:	00bffcc4 	movi	r2,-13
8021b300:	00000806 	br	8021b324 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021b304:	e0bffe17 	ldw	r2,-8(fp)
8021b308:	10800044 	addi	r2,r2,1
8021b30c:	e0bffe15 	stw	r2,-8(fp)
8021b310:	d0a00b17 	ldw	r2,-32724(gp)
8021b314:	1007883a 	mov	r3,r2
8021b318:	e0bffe17 	ldw	r2,-8(fp)
8021b31c:	18bfdf2e 	bgeu	r3,r2,8021b29c <__reset+0xfa1fb29c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8021b320:	0005883a 	mov	r2,zero
}
8021b324:	e037883a 	mov	sp,fp
8021b328:	df000017 	ldw	fp,0(sp)
8021b32c:	dec00104 	addi	sp,sp,4
8021b330:	f800283a 	ret

8021b334 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8021b334:	defff604 	addi	sp,sp,-40
8021b338:	dfc00915 	stw	ra,36(sp)
8021b33c:	df000815 	stw	fp,32(sp)
8021b340:	df000804 	addi	fp,sp,32
8021b344:	e13ffd15 	stw	r4,-12(fp)
8021b348:	e17ffe15 	stw	r5,-8(fp)
8021b34c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8021b350:	00bfffc4 	movi	r2,-1
8021b354:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8021b358:	00bffb44 	movi	r2,-19
8021b35c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8021b360:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8021b364:	d1600904 	addi	r5,gp,-32732
8021b368:	e13ffd17 	ldw	r4,-12(fp)
8021b36c:	021adc40 	call	8021adc4 <alt_find_dev>
8021b370:	e0bff815 	stw	r2,-32(fp)
8021b374:	e0bff817 	ldw	r2,-32(fp)
8021b378:	1000051e 	bne	r2,zero,8021b390 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8021b37c:	e13ffd17 	ldw	r4,-12(fp)
8021b380:	021b7140 	call	8021b714 <alt_find_file>
8021b384:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8021b388:	00800044 	movi	r2,1
8021b38c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8021b390:	e0bff817 	ldw	r2,-32(fp)
8021b394:	10002926 	beq	r2,zero,8021b43c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8021b398:	e13ff817 	ldw	r4,-32(fp)
8021b39c:	021b81c0 	call	8021b81c <alt_get_fd>
8021b3a0:	e0bff915 	stw	r2,-28(fp)
8021b3a4:	e0bff917 	ldw	r2,-28(fp)
8021b3a8:	1000030e 	bge	r2,zero,8021b3b8 <open+0x84>
    {
      status = index;
8021b3ac:	e0bff917 	ldw	r2,-28(fp)
8021b3b0:	e0bffa15 	stw	r2,-24(fp)
8021b3b4:	00002306 	br	8021b444 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8021b3b8:	e0bff917 	ldw	r2,-28(fp)
8021b3bc:	10c00324 	muli	r3,r2,12
8021b3c0:	00a008b4 	movhi	r2,32802
8021b3c4:	10b93f04 	addi	r2,r2,-6916
8021b3c8:	1885883a 	add	r2,r3,r2
8021b3cc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8021b3d0:	e0fffe17 	ldw	r3,-8(fp)
8021b3d4:	00900034 	movhi	r2,16384
8021b3d8:	10bfffc4 	addi	r2,r2,-1
8021b3dc:	1886703a 	and	r3,r3,r2
8021b3e0:	e0bffc17 	ldw	r2,-16(fp)
8021b3e4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8021b3e8:	e0bffb17 	ldw	r2,-20(fp)
8021b3ec:	1000051e 	bne	r2,zero,8021b404 <open+0xd0>
8021b3f0:	e13ffc17 	ldw	r4,-16(fp)
8021b3f4:	021b2700 	call	8021b270 <alt_file_locked>
8021b3f8:	e0bffa15 	stw	r2,-24(fp)
8021b3fc:	e0bffa17 	ldw	r2,-24(fp)
8021b400:	10001016 	blt	r2,zero,8021b444 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8021b404:	e0bff817 	ldw	r2,-32(fp)
8021b408:	10800317 	ldw	r2,12(r2)
8021b40c:	10000826 	beq	r2,zero,8021b430 <open+0xfc>
8021b410:	e0bff817 	ldw	r2,-32(fp)
8021b414:	10800317 	ldw	r2,12(r2)
8021b418:	e1ffff17 	ldw	r7,-4(fp)
8021b41c:	e1bffe17 	ldw	r6,-8(fp)
8021b420:	e17ffd17 	ldw	r5,-12(fp)
8021b424:	e13ffc17 	ldw	r4,-16(fp)
8021b428:	103ee83a 	callr	r2
8021b42c:	00000106 	br	8021b434 <open+0x100>
8021b430:	0005883a 	mov	r2,zero
8021b434:	e0bffa15 	stw	r2,-24(fp)
8021b438:	00000206 	br	8021b444 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8021b43c:	00bffb44 	movi	r2,-19
8021b440:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8021b444:	e0bffa17 	ldw	r2,-24(fp)
8021b448:	1000090e 	bge	r2,zero,8021b470 <open+0x13c>
  {
    alt_release_fd (index);  
8021b44c:	e13ff917 	ldw	r4,-28(fp)
8021b450:	021718c0 	call	8021718c <alt_release_fd>
    ALT_ERRNO = -status;
8021b454:	021b2340 	call	8021b234 <alt_get_errno>
8021b458:	1007883a 	mov	r3,r2
8021b45c:	e0bffa17 	ldw	r2,-24(fp)
8021b460:	0085c83a 	sub	r2,zero,r2
8021b464:	18800015 	stw	r2,0(r3)
    return -1;
8021b468:	00bfffc4 	movi	r2,-1
8021b46c:	00000106 	br	8021b474 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8021b470:	e0bff917 	ldw	r2,-28(fp)
}
8021b474:	e037883a 	mov	sp,fp
8021b478:	dfc00117 	ldw	ra,4(sp)
8021b47c:	df000017 	ldw	fp,0(sp)
8021b480:	dec00204 	addi	sp,sp,8
8021b484:	f800283a 	ret

8021b488 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8021b488:	defff204 	addi	sp,sp,-56
8021b48c:	dfc00a15 	stw	ra,40(sp)
8021b490:	df000915 	stw	fp,36(sp)
8021b494:	df000904 	addi	fp,sp,36
8021b498:	e13fff15 	stw	r4,-4(fp)
8021b49c:	e1400215 	stw	r5,8(fp)
8021b4a0:	e1800315 	stw	r6,12(fp)
8021b4a4:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8021b4a8:	e0800204 	addi	r2,fp,8
8021b4ac:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8021b4b0:	e0bfff17 	ldw	r2,-4(fp)
8021b4b4:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8021b4b8:	00006f06 	br	8021b678 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
8021b4bc:	e0bff807 	ldb	r2,-32(fp)
8021b4c0:	10800960 	cmpeqi	r2,r2,37
8021b4c4:	1000041e 	bne	r2,zero,8021b4d8 <alt_printf+0x50>
        {
            alt_putchar(c);
8021b4c8:	e0bff807 	ldb	r2,-32(fp)
8021b4cc:	1009883a 	mov	r4,r2
8021b4d0:	021b6b40 	call	8021b6b4 <alt_putchar>
8021b4d4:	00006806 	br	8021b678 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8021b4d8:	e0bff717 	ldw	r2,-36(fp)
8021b4dc:	10c00044 	addi	r3,r2,1
8021b4e0:	e0fff715 	stw	r3,-36(fp)
8021b4e4:	10800003 	ldbu	r2,0(r2)
8021b4e8:	e0bff805 	stb	r2,-32(fp)
8021b4ec:	e0bff807 	ldb	r2,-32(fp)
8021b4f0:	10006926 	beq	r2,zero,8021b698 <alt_printf+0x210>
            {
                if (c == '%')
8021b4f4:	e0bff807 	ldb	r2,-32(fp)
8021b4f8:	10800958 	cmpnei	r2,r2,37
8021b4fc:	1000041e 	bne	r2,zero,8021b510 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8021b500:	e0bff807 	ldb	r2,-32(fp)
8021b504:	1009883a 	mov	r4,r2
8021b508:	021b6b40 	call	8021b6b4 <alt_putchar>
8021b50c:	00005a06 	br	8021b678 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8021b510:	e0bff807 	ldb	r2,-32(fp)
8021b514:	108018d8 	cmpnei	r2,r2,99
8021b518:	1000081e 	bne	r2,zero,8021b53c <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8021b51c:	e0bffe17 	ldw	r2,-8(fp)
8021b520:	10c00104 	addi	r3,r2,4
8021b524:	e0fffe15 	stw	r3,-8(fp)
8021b528:	10800017 	ldw	r2,0(r2)
8021b52c:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
8021b530:	e13ffd17 	ldw	r4,-12(fp)
8021b534:	021b6b40 	call	8021b6b4 <alt_putchar>
8021b538:	00004f06 	br	8021b678 <alt_printf+0x1f0>
                }
                else if (c == 'x')
8021b53c:	e0bff807 	ldb	r2,-32(fp)
8021b540:	10801e18 	cmpnei	r2,r2,120
8021b544:	1000341e 	bne	r2,zero,8021b618 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8021b548:	e0bffe17 	ldw	r2,-8(fp)
8021b54c:	10c00104 	addi	r3,r2,4
8021b550:	e0fffe15 	stw	r3,-8(fp)
8021b554:	10800017 	ldw	r2,0(r2)
8021b558:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8021b55c:	e0bffb17 	ldw	r2,-20(fp)
8021b560:	1000031e 	bne	r2,zero,8021b570 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8021b564:	01000c04 	movi	r4,48
8021b568:	021b6b40 	call	8021b6b4 <alt_putchar>
                        continue;
8021b56c:	00004206 	br	8021b678 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
8021b570:	00800704 	movi	r2,28
8021b574:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8021b578:	00000306 	br	8021b588 <alt_printf+0x100>
                        digit_shift -= 4;
8021b57c:	e0bff917 	ldw	r2,-28(fp)
8021b580:	10bfff04 	addi	r2,r2,-4
8021b584:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8021b588:	00c003c4 	movi	r3,15
8021b58c:	e0bff917 	ldw	r2,-28(fp)
8021b590:	1884983a 	sll	r2,r3,r2
8021b594:	1007883a 	mov	r3,r2
8021b598:	e0bffb17 	ldw	r2,-20(fp)
8021b59c:	1884703a 	and	r2,r3,r2
8021b5a0:	103ff626 	beq	r2,zero,8021b57c <__reset+0xfa1fb57c>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021b5a4:	00001906 	br	8021b60c <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8021b5a8:	00c003c4 	movi	r3,15
8021b5ac:	e0bff917 	ldw	r2,-28(fp)
8021b5b0:	1884983a 	sll	r2,r3,r2
8021b5b4:	1007883a 	mov	r3,r2
8021b5b8:	e0bffb17 	ldw	r2,-20(fp)
8021b5bc:	1886703a 	and	r3,r3,r2
8021b5c0:	e0bff917 	ldw	r2,-28(fp)
8021b5c4:	1884d83a 	srl	r2,r3,r2
8021b5c8:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
8021b5cc:	e0bffc17 	ldw	r2,-16(fp)
8021b5d0:	108002a8 	cmpgeui	r2,r2,10
8021b5d4:	1000041e 	bne	r2,zero,8021b5e8 <alt_printf+0x160>
                            c = '0' + digit;
8021b5d8:	e0bffc17 	ldw	r2,-16(fp)
8021b5dc:	10800c04 	addi	r2,r2,48
8021b5e0:	e0bff805 	stb	r2,-32(fp)
8021b5e4:	00000306 	br	8021b5f4 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
8021b5e8:	e0bffc17 	ldw	r2,-16(fp)
8021b5ec:	108015c4 	addi	r2,r2,87
8021b5f0:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8021b5f4:	e0bff807 	ldb	r2,-32(fp)
8021b5f8:	1009883a 	mov	r4,r2
8021b5fc:	021b6b40 	call	8021b6b4 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021b600:	e0bff917 	ldw	r2,-28(fp)
8021b604:	10bfff04 	addi	r2,r2,-4
8021b608:	e0bff915 	stw	r2,-28(fp)
8021b60c:	e0bff917 	ldw	r2,-28(fp)
8021b610:	103fe50e 	bge	r2,zero,8021b5a8 <__reset+0xfa1fb5a8>
8021b614:	00001806 	br	8021b678 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
8021b618:	e0bff807 	ldb	r2,-32(fp)
8021b61c:	10801cd8 	cmpnei	r2,r2,115
8021b620:	1000151e 	bne	r2,zero,8021b678 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8021b624:	e0bffe17 	ldw	r2,-8(fp)
8021b628:	10c00104 	addi	r3,r2,4
8021b62c:	e0fffe15 	stw	r3,-8(fp)
8021b630:	10800017 	ldw	r2,0(r2)
8021b634:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
8021b638:	00000906 	br	8021b660 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8021b63c:	e0bffa17 	ldw	r2,-24(fp)
8021b640:	10c00044 	addi	r3,r2,1
8021b644:	e0fffa15 	stw	r3,-24(fp)
8021b648:	10800003 	ldbu	r2,0(r2)
8021b64c:	10803fcc 	andi	r2,r2,255
8021b650:	1080201c 	xori	r2,r2,128
8021b654:	10bfe004 	addi	r2,r2,-128
8021b658:	1009883a 	mov	r4,r2
8021b65c:	021b6b40 	call	8021b6b4 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
8021b660:	e0bffa17 	ldw	r2,-24(fp)
8021b664:	10800003 	ldbu	r2,0(r2)
8021b668:	10803fcc 	andi	r2,r2,255
8021b66c:	1080201c 	xori	r2,r2,128
8021b670:	10bfe004 	addi	r2,r2,-128
8021b674:	103ff11e 	bne	r2,zero,8021b63c <__reset+0xfa1fb63c>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8021b678:	e0bff717 	ldw	r2,-36(fp)
8021b67c:	10c00044 	addi	r3,r2,1
8021b680:	e0fff715 	stw	r3,-36(fp)
8021b684:	10800003 	ldbu	r2,0(r2)
8021b688:	e0bff805 	stb	r2,-32(fp)
8021b68c:	e0bff807 	ldb	r2,-32(fp)
8021b690:	103f8a1e 	bne	r2,zero,8021b4bc <__reset+0xfa1fb4bc>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021b694:	00000106 	br	8021b69c <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8021b698:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021b69c:	0001883a 	nop
8021b6a0:	e037883a 	mov	sp,fp
8021b6a4:	dfc00117 	ldw	ra,4(sp)
8021b6a8:	df000017 	ldw	fp,0(sp)
8021b6ac:	dec00504 	addi	sp,sp,20
8021b6b0:	f800283a 	ret

8021b6b4 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8021b6b4:	defffd04 	addi	sp,sp,-12
8021b6b8:	dfc00215 	stw	ra,8(sp)
8021b6bc:	df000115 	stw	fp,4(sp)
8021b6c0:	df000104 	addi	fp,sp,4
8021b6c4:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8021b6c8:	d0a00217 	ldw	r2,-32760(gp)
8021b6cc:	10800217 	ldw	r2,8(r2)
8021b6d0:	100b883a 	mov	r5,r2
8021b6d4:	e13fff17 	ldw	r4,-4(fp)
8021b6d8:	021bac40 	call	8021bac4 <putc>
#endif
#endif
}
8021b6dc:	e037883a 	mov	sp,fp
8021b6e0:	dfc00117 	ldw	ra,4(sp)
8021b6e4:	df000017 	ldw	fp,0(sp)
8021b6e8:	dec00204 	addi	sp,sp,8
8021b6ec:	f800283a 	ret

8021b6f0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8021b6f0:	deffff04 	addi	sp,sp,-4
8021b6f4:	df000015 	stw	fp,0(sp)
8021b6f8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8021b6fc:	000170fa 	wrctl	ienable,zero
}
8021b700:	0001883a 	nop
8021b704:	e037883a 	mov	sp,fp
8021b708:	df000017 	ldw	fp,0(sp)
8021b70c:	dec00104 	addi	sp,sp,4
8021b710:	f800283a 	ret

8021b714 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8021b714:	defffb04 	addi	sp,sp,-20
8021b718:	dfc00415 	stw	ra,16(sp)
8021b71c:	df000315 	stw	fp,12(sp)
8021b720:	df000304 	addi	fp,sp,12
8021b724:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8021b728:	d0a00717 	ldw	r2,-32740(gp)
8021b72c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021b730:	00003106 	br	8021b7f8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8021b734:	e0bffd17 	ldw	r2,-12(fp)
8021b738:	10800217 	ldw	r2,8(r2)
8021b73c:	1009883a 	mov	r4,r2
8021b740:	0206c9c0 	call	80206c9c <strlen>
8021b744:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8021b748:	e0bffd17 	ldw	r2,-12(fp)
8021b74c:	10c00217 	ldw	r3,8(r2)
8021b750:	e0bffe17 	ldw	r2,-8(fp)
8021b754:	10bfffc4 	addi	r2,r2,-1
8021b758:	1885883a 	add	r2,r3,r2
8021b75c:	10800003 	ldbu	r2,0(r2)
8021b760:	10803fcc 	andi	r2,r2,255
8021b764:	1080201c 	xori	r2,r2,128
8021b768:	10bfe004 	addi	r2,r2,-128
8021b76c:	10800bd8 	cmpnei	r2,r2,47
8021b770:	1000031e 	bne	r2,zero,8021b780 <alt_find_file+0x6c>
    {
      len -= 1;
8021b774:	e0bffe17 	ldw	r2,-8(fp)
8021b778:	10bfffc4 	addi	r2,r2,-1
8021b77c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021b780:	e0bffe17 	ldw	r2,-8(fp)
8021b784:	e0ffff17 	ldw	r3,-4(fp)
8021b788:	1885883a 	add	r2,r3,r2
8021b78c:	10800003 	ldbu	r2,0(r2)
8021b790:	10803fcc 	andi	r2,r2,255
8021b794:	1080201c 	xori	r2,r2,128
8021b798:	10bfe004 	addi	r2,r2,-128
8021b79c:	10800be0 	cmpeqi	r2,r2,47
8021b7a0:	1000081e 	bne	r2,zero,8021b7c4 <alt_find_file+0xb0>
8021b7a4:	e0bffe17 	ldw	r2,-8(fp)
8021b7a8:	e0ffff17 	ldw	r3,-4(fp)
8021b7ac:	1885883a 	add	r2,r3,r2
8021b7b0:	10800003 	ldbu	r2,0(r2)
8021b7b4:	10803fcc 	andi	r2,r2,255
8021b7b8:	1080201c 	xori	r2,r2,128
8021b7bc:	10bfe004 	addi	r2,r2,-128
8021b7c0:	10000a1e 	bne	r2,zero,8021b7ec <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8021b7c4:	e0bffd17 	ldw	r2,-12(fp)
8021b7c8:	10800217 	ldw	r2,8(r2)
8021b7cc:	e0fffe17 	ldw	r3,-8(fp)
8021b7d0:	180d883a 	mov	r6,r3
8021b7d4:	e17fff17 	ldw	r5,-4(fp)
8021b7d8:	1009883a 	mov	r4,r2
8021b7dc:	021b9a80 	call	8021b9a8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021b7e0:	1000021e 	bne	r2,zero,8021b7ec <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8021b7e4:	e0bffd17 	ldw	r2,-12(fp)
8021b7e8:	00000706 	br	8021b808 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8021b7ec:	e0bffd17 	ldw	r2,-12(fp)
8021b7f0:	10800017 	ldw	r2,0(r2)
8021b7f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021b7f8:	e0fffd17 	ldw	r3,-12(fp)
8021b7fc:	d0a00704 	addi	r2,gp,-32740
8021b800:	18bfcc1e 	bne	r3,r2,8021b734 <__reset+0xfa1fb734>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8021b804:	0005883a 	mov	r2,zero
}
8021b808:	e037883a 	mov	sp,fp
8021b80c:	dfc00117 	ldw	ra,4(sp)
8021b810:	df000017 	ldw	fp,0(sp)
8021b814:	dec00204 	addi	sp,sp,8
8021b818:	f800283a 	ret

8021b81c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8021b81c:	defffc04 	addi	sp,sp,-16
8021b820:	df000315 	stw	fp,12(sp)
8021b824:	df000304 	addi	fp,sp,12
8021b828:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8021b82c:	00bffa04 	movi	r2,-24
8021b830:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b834:	e03ffd15 	stw	zero,-12(fp)
8021b838:	00001906 	br	8021b8a0 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8021b83c:	00a008b4 	movhi	r2,32802
8021b840:	10b93f04 	addi	r2,r2,-6916
8021b844:	e0fffd17 	ldw	r3,-12(fp)
8021b848:	18c00324 	muli	r3,r3,12
8021b84c:	10c5883a 	add	r2,r2,r3
8021b850:	10800017 	ldw	r2,0(r2)
8021b854:	10000f1e 	bne	r2,zero,8021b894 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8021b858:	00a008b4 	movhi	r2,32802
8021b85c:	10b93f04 	addi	r2,r2,-6916
8021b860:	e0fffd17 	ldw	r3,-12(fp)
8021b864:	18c00324 	muli	r3,r3,12
8021b868:	10c5883a 	add	r2,r2,r3
8021b86c:	e0ffff17 	ldw	r3,-4(fp)
8021b870:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8021b874:	d0e00b17 	ldw	r3,-32724(gp)
8021b878:	e0bffd17 	ldw	r2,-12(fp)
8021b87c:	1880020e 	bge	r3,r2,8021b888 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8021b880:	e0bffd17 	ldw	r2,-12(fp)
8021b884:	d0a00b15 	stw	r2,-32724(gp)
      }
      rc = i;
8021b888:	e0bffd17 	ldw	r2,-12(fp)
8021b88c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8021b890:	00000606 	br	8021b8ac <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b894:	e0bffd17 	ldw	r2,-12(fp)
8021b898:	10800044 	addi	r2,r2,1
8021b89c:	e0bffd15 	stw	r2,-12(fp)
8021b8a0:	e0bffd17 	ldw	r2,-12(fp)
8021b8a4:	10800810 	cmplti	r2,r2,32
8021b8a8:	103fe41e 	bne	r2,zero,8021b83c <__reset+0xfa1fb83c>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8021b8ac:	e0bffe17 	ldw	r2,-8(fp)
}
8021b8b0:	e037883a 	mov	sp,fp
8021b8b4:	df000017 	ldw	fp,0(sp)
8021b8b8:	dec00104 	addi	sp,sp,4
8021b8bc:	f800283a 	ret

8021b8c0 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8021b8c0:	defffe04 	addi	sp,sp,-8
8021b8c4:	df000115 	stw	fp,4(sp)
8021b8c8:	df000104 	addi	fp,sp,4
8021b8cc:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8021b8d0:	e0bfff17 	ldw	r2,-4(fp)
8021b8d4:	10bffe84 	addi	r2,r2,-6
8021b8d8:	10c00428 	cmpgeui	r3,r2,16
8021b8dc:	18001a1e 	bne	r3,zero,8021b948 <alt_exception_cause_generated_bad_addr+0x88>
8021b8e0:	100690ba 	slli	r3,r2,2
8021b8e4:	00a008b4 	movhi	r2,32802
8021b8e8:	10ae3e04 	addi	r2,r2,-18184
8021b8ec:	1885883a 	add	r2,r3,r2
8021b8f0:	10800017 	ldw	r2,0(r2)
8021b8f4:	1000683a 	jmp	r2
8021b8f8:	8021b938 	rdprs	zero,r16,-31004
8021b8fc:	8021b938 	rdprs	zero,r16,-31004
8021b900:	8021b948 	cmpgei	zero,r16,-31003
8021b904:	8021b948 	cmpgei	zero,r16,-31003
8021b908:	8021b948 	cmpgei	zero,r16,-31003
8021b90c:	8021b938 	rdprs	zero,r16,-31004
8021b910:	8021b940 	call	88021b94 <__reset+0x2001b94>
8021b914:	8021b948 	cmpgei	zero,r16,-31003
8021b918:	8021b938 	rdprs	zero,r16,-31004
8021b91c:	8021b938 	rdprs	zero,r16,-31004
8021b920:	8021b948 	cmpgei	zero,r16,-31003
8021b924:	8021b938 	rdprs	zero,r16,-31004
8021b928:	8021b940 	call	88021b94 <__reset+0x2001b94>
8021b92c:	8021b948 	cmpgei	zero,r16,-31003
8021b930:	8021b948 	cmpgei	zero,r16,-31003
8021b934:	8021b938 	rdprs	zero,r16,-31004
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8021b938:	00800044 	movi	r2,1
8021b93c:	00000306 	br	8021b94c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8021b940:	0005883a 	mov	r2,zero
8021b944:	00000106 	br	8021b94c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8021b948:	0005883a 	mov	r2,zero
  }
}
8021b94c:	e037883a 	mov	sp,fp
8021b950:	df000017 	ldw	fp,0(sp)
8021b954:	dec00104 	addi	sp,sp,4
8021b958:	f800283a 	ret

8021b95c <atexit>:
8021b95c:	200b883a 	mov	r5,r4
8021b960:	000f883a 	mov	r7,zero
8021b964:	000d883a 	mov	r6,zero
8021b968:	0009883a 	mov	r4,zero
8021b96c:	021bb8c1 	jmpi	8021bb8c <__register_exitproc>

8021b970 <exit>:
8021b970:	defffe04 	addi	sp,sp,-8
8021b974:	000b883a 	mov	r5,zero
8021b978:	dc000015 	stw	r16,0(sp)
8021b97c:	dfc00115 	stw	ra,4(sp)
8021b980:	2021883a 	mov	r16,r4
8021b984:	021bca40 	call	8021bca4 <__call_exitprocs>
8021b988:	00a008b4 	movhi	r2,32802
8021b98c:	10be2804 	addi	r2,r2,-1888
8021b990:	11000017 	ldw	r4,0(r2)
8021b994:	20800f17 	ldw	r2,60(r4)
8021b998:	10000126 	beq	r2,zero,8021b9a0 <exit+0x30>
8021b99c:	103ee83a 	callr	r2
8021b9a0:	8009883a 	mov	r4,r16
8021b9a4:	021be240 	call	8021be24 <_exit>

8021b9a8 <memcmp>:
8021b9a8:	01c000c4 	movi	r7,3
8021b9ac:	3980192e 	bgeu	r7,r6,8021ba14 <memcmp+0x6c>
8021b9b0:	2144b03a 	or	r2,r4,r5
8021b9b4:	11c4703a 	and	r2,r2,r7
8021b9b8:	10000f26 	beq	r2,zero,8021b9f8 <memcmp+0x50>
8021b9bc:	20800003 	ldbu	r2,0(r4)
8021b9c0:	28c00003 	ldbu	r3,0(r5)
8021b9c4:	10c0151e 	bne	r2,r3,8021ba1c <memcmp+0x74>
8021b9c8:	31bfff84 	addi	r6,r6,-2
8021b9cc:	01ffffc4 	movi	r7,-1
8021b9d0:	00000406 	br	8021b9e4 <memcmp+0x3c>
8021b9d4:	20800003 	ldbu	r2,0(r4)
8021b9d8:	28c00003 	ldbu	r3,0(r5)
8021b9dc:	31bfffc4 	addi	r6,r6,-1
8021b9e0:	10c00e1e 	bne	r2,r3,8021ba1c <memcmp+0x74>
8021b9e4:	21000044 	addi	r4,r4,1
8021b9e8:	29400044 	addi	r5,r5,1
8021b9ec:	31fff91e 	bne	r6,r7,8021b9d4 <__reset+0xfa1fb9d4>
8021b9f0:	0005883a 	mov	r2,zero
8021b9f4:	f800283a 	ret
8021b9f8:	20c00017 	ldw	r3,0(r4)
8021b9fc:	28800017 	ldw	r2,0(r5)
8021ba00:	18bfee1e 	bne	r3,r2,8021b9bc <__reset+0xfa1fb9bc>
8021ba04:	31bfff04 	addi	r6,r6,-4
8021ba08:	21000104 	addi	r4,r4,4
8021ba0c:	29400104 	addi	r5,r5,4
8021ba10:	39bff936 	bltu	r7,r6,8021b9f8 <__reset+0xfa1fb9f8>
8021ba14:	303fe91e 	bne	r6,zero,8021b9bc <__reset+0xfa1fb9bc>
8021ba18:	003ff506 	br	8021b9f0 <__reset+0xfa1fb9f0>
8021ba1c:	10c5c83a 	sub	r2,r2,r3
8021ba20:	f800283a 	ret

8021ba24 <_putc_r>:
8021ba24:	defffc04 	addi	sp,sp,-16
8021ba28:	dc000215 	stw	r16,8(sp)
8021ba2c:	dfc00315 	stw	ra,12(sp)
8021ba30:	2021883a 	mov	r16,r4
8021ba34:	20000226 	beq	r4,zero,8021ba40 <_putc_r+0x1c>
8021ba38:	20800e17 	ldw	r2,56(r4)
8021ba3c:	10001b26 	beq	r2,zero,8021baac <_putc_r+0x88>
8021ba40:	30800217 	ldw	r2,8(r6)
8021ba44:	10bfffc4 	addi	r2,r2,-1
8021ba48:	30800215 	stw	r2,8(r6)
8021ba4c:	10000a16 	blt	r2,zero,8021ba78 <_putc_r+0x54>
8021ba50:	30800017 	ldw	r2,0(r6)
8021ba54:	11400005 	stb	r5,0(r2)
8021ba58:	30800017 	ldw	r2,0(r6)
8021ba5c:	10c00044 	addi	r3,r2,1
8021ba60:	30c00015 	stw	r3,0(r6)
8021ba64:	10800003 	ldbu	r2,0(r2)
8021ba68:	dfc00317 	ldw	ra,12(sp)
8021ba6c:	dc000217 	ldw	r16,8(sp)
8021ba70:	dec00404 	addi	sp,sp,16
8021ba74:	f800283a 	ret
8021ba78:	30c00617 	ldw	r3,24(r6)
8021ba7c:	10c00616 	blt	r2,r3,8021ba98 <_putc_r+0x74>
8021ba80:	30800017 	ldw	r2,0(r6)
8021ba84:	00c00284 	movi	r3,10
8021ba88:	11400005 	stb	r5,0(r2)
8021ba8c:	30800017 	ldw	r2,0(r6)
8021ba90:	11400003 	ldbu	r5,0(r2)
8021ba94:	28fff11e 	bne	r5,r3,8021ba5c <__reset+0xfa1fba5c>
8021ba98:	8009883a 	mov	r4,r16
8021ba9c:	dfc00317 	ldw	ra,12(sp)
8021baa0:	dc000217 	ldw	r16,8(sp)
8021baa4:	dec00404 	addi	sp,sp,16
8021baa8:	021330c1 	jmpi	8021330c <__swbuf_r>
8021baac:	d9400015 	stw	r5,0(sp)
8021bab0:	d9800115 	stw	r6,4(sp)
8021bab4:	020d1b00 	call	8020d1b0 <__sinit>
8021bab8:	d9800117 	ldw	r6,4(sp)
8021babc:	d9400017 	ldw	r5,0(sp)
8021bac0:	003fdf06 	br	8021ba40 <__reset+0xfa1fba40>

8021bac4 <putc>:
8021bac4:	00a008b4 	movhi	r2,32802
8021bac8:	defffc04 	addi	sp,sp,-16
8021bacc:	10be2904 	addi	r2,r2,-1884
8021bad0:	dc000115 	stw	r16,4(sp)
8021bad4:	14000017 	ldw	r16,0(r2)
8021bad8:	dc400215 	stw	r17,8(sp)
8021badc:	dfc00315 	stw	ra,12(sp)
8021bae0:	2023883a 	mov	r17,r4
8021bae4:	80000226 	beq	r16,zero,8021baf0 <putc+0x2c>
8021bae8:	80800e17 	ldw	r2,56(r16)
8021baec:	10001a26 	beq	r2,zero,8021bb58 <putc+0x94>
8021baf0:	28800217 	ldw	r2,8(r5)
8021baf4:	10bfffc4 	addi	r2,r2,-1
8021baf8:	28800215 	stw	r2,8(r5)
8021bafc:	10000b16 	blt	r2,zero,8021bb2c <putc+0x68>
8021bb00:	28800017 	ldw	r2,0(r5)
8021bb04:	14400005 	stb	r17,0(r2)
8021bb08:	28800017 	ldw	r2,0(r5)
8021bb0c:	10c00044 	addi	r3,r2,1
8021bb10:	28c00015 	stw	r3,0(r5)
8021bb14:	10800003 	ldbu	r2,0(r2)
8021bb18:	dfc00317 	ldw	ra,12(sp)
8021bb1c:	dc400217 	ldw	r17,8(sp)
8021bb20:	dc000117 	ldw	r16,4(sp)
8021bb24:	dec00404 	addi	sp,sp,16
8021bb28:	f800283a 	ret
8021bb2c:	28c00617 	ldw	r3,24(r5)
8021bb30:	10c00e16 	blt	r2,r3,8021bb6c <putc+0xa8>
8021bb34:	28800017 	ldw	r2,0(r5)
8021bb38:	01000284 	movi	r4,10
8021bb3c:	14400005 	stb	r17,0(r2)
8021bb40:	28800017 	ldw	r2,0(r5)
8021bb44:	10c00003 	ldbu	r3,0(r2)
8021bb48:	193ff01e 	bne	r3,r4,8021bb0c <__reset+0xfa1fbb0c>
8021bb4c:	280d883a 	mov	r6,r5
8021bb50:	180b883a 	mov	r5,r3
8021bb54:	00000706 	br	8021bb74 <putc+0xb0>
8021bb58:	8009883a 	mov	r4,r16
8021bb5c:	d9400015 	stw	r5,0(sp)
8021bb60:	020d1b00 	call	8020d1b0 <__sinit>
8021bb64:	d9400017 	ldw	r5,0(sp)
8021bb68:	003fe106 	br	8021baf0 <__reset+0xfa1fbaf0>
8021bb6c:	280d883a 	mov	r6,r5
8021bb70:	880b883a 	mov	r5,r17
8021bb74:	8009883a 	mov	r4,r16
8021bb78:	dfc00317 	ldw	ra,12(sp)
8021bb7c:	dc400217 	ldw	r17,8(sp)
8021bb80:	dc000117 	ldw	r16,4(sp)
8021bb84:	dec00404 	addi	sp,sp,16
8021bb88:	021330c1 	jmpi	8021330c <__swbuf_r>

8021bb8c <__register_exitproc>:
8021bb8c:	defffa04 	addi	sp,sp,-24
8021bb90:	dc000315 	stw	r16,12(sp)
8021bb94:	042008b4 	movhi	r16,32802
8021bb98:	843e2804 	addi	r16,r16,-1888
8021bb9c:	80c00017 	ldw	r3,0(r16)
8021bba0:	dc400415 	stw	r17,16(sp)
8021bba4:	dfc00515 	stw	ra,20(sp)
8021bba8:	18805217 	ldw	r2,328(r3)
8021bbac:	2023883a 	mov	r17,r4
8021bbb0:	10003726 	beq	r2,zero,8021bc90 <__register_exitproc+0x104>
8021bbb4:	10c00117 	ldw	r3,4(r2)
8021bbb8:	010007c4 	movi	r4,31
8021bbbc:	20c00e16 	blt	r4,r3,8021bbf8 <__register_exitproc+0x6c>
8021bbc0:	1a000044 	addi	r8,r3,1
8021bbc4:	8800221e 	bne	r17,zero,8021bc50 <__register_exitproc+0xc4>
8021bbc8:	18c00084 	addi	r3,r3,2
8021bbcc:	18c7883a 	add	r3,r3,r3
8021bbd0:	18c7883a 	add	r3,r3,r3
8021bbd4:	12000115 	stw	r8,4(r2)
8021bbd8:	10c7883a 	add	r3,r2,r3
8021bbdc:	19400015 	stw	r5,0(r3)
8021bbe0:	0005883a 	mov	r2,zero
8021bbe4:	dfc00517 	ldw	ra,20(sp)
8021bbe8:	dc400417 	ldw	r17,16(sp)
8021bbec:	dc000317 	ldw	r16,12(sp)
8021bbf0:	dec00604 	addi	sp,sp,24
8021bbf4:	f800283a 	ret
8021bbf8:	00800034 	movhi	r2,0
8021bbfc:	10800004 	addi	r2,r2,0
8021bc00:	10002626 	beq	r2,zero,8021bc9c <__register_exitproc+0x110>
8021bc04:	01006404 	movi	r4,400
8021bc08:	d9400015 	stw	r5,0(sp)
8021bc0c:	d9800115 	stw	r6,4(sp)
8021bc10:	d9c00215 	stw	r7,8(sp)
8021bc14:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021bc18:	d9400017 	ldw	r5,0(sp)
8021bc1c:	d9800117 	ldw	r6,4(sp)
8021bc20:	d9c00217 	ldw	r7,8(sp)
8021bc24:	10001d26 	beq	r2,zero,8021bc9c <__register_exitproc+0x110>
8021bc28:	81000017 	ldw	r4,0(r16)
8021bc2c:	10000115 	stw	zero,4(r2)
8021bc30:	02000044 	movi	r8,1
8021bc34:	22405217 	ldw	r9,328(r4)
8021bc38:	0007883a 	mov	r3,zero
8021bc3c:	12400015 	stw	r9,0(r2)
8021bc40:	20805215 	stw	r2,328(r4)
8021bc44:	10006215 	stw	zero,392(r2)
8021bc48:	10006315 	stw	zero,396(r2)
8021bc4c:	883fde26 	beq	r17,zero,8021bbc8 <__reset+0xfa1fbbc8>
8021bc50:	18c9883a 	add	r4,r3,r3
8021bc54:	2109883a 	add	r4,r4,r4
8021bc58:	1109883a 	add	r4,r2,r4
8021bc5c:	21802215 	stw	r6,136(r4)
8021bc60:	01800044 	movi	r6,1
8021bc64:	12406217 	ldw	r9,392(r2)
8021bc68:	30cc983a 	sll	r6,r6,r3
8021bc6c:	4992b03a 	or	r9,r9,r6
8021bc70:	12406215 	stw	r9,392(r2)
8021bc74:	21c04215 	stw	r7,264(r4)
8021bc78:	01000084 	movi	r4,2
8021bc7c:	893fd21e 	bne	r17,r4,8021bbc8 <__reset+0xfa1fbbc8>
8021bc80:	11006317 	ldw	r4,396(r2)
8021bc84:	218cb03a 	or	r6,r4,r6
8021bc88:	11806315 	stw	r6,396(r2)
8021bc8c:	003fce06 	br	8021bbc8 <__reset+0xfa1fbbc8>
8021bc90:	18805304 	addi	r2,r3,332
8021bc94:	18805215 	stw	r2,328(r3)
8021bc98:	003fc606 	br	8021bbb4 <__reset+0xfa1fbbb4>
8021bc9c:	00bfffc4 	movi	r2,-1
8021bca0:	003fd006 	br	8021bbe4 <__reset+0xfa1fbbe4>

8021bca4 <__call_exitprocs>:
8021bca4:	defff504 	addi	sp,sp,-44
8021bca8:	df000915 	stw	fp,36(sp)
8021bcac:	dd400615 	stw	r21,24(sp)
8021bcb0:	dc800315 	stw	r18,12(sp)
8021bcb4:	dfc00a15 	stw	ra,40(sp)
8021bcb8:	ddc00815 	stw	r23,32(sp)
8021bcbc:	dd800715 	stw	r22,28(sp)
8021bcc0:	dd000515 	stw	r20,20(sp)
8021bcc4:	dcc00415 	stw	r19,16(sp)
8021bcc8:	dc400215 	stw	r17,8(sp)
8021bccc:	dc000115 	stw	r16,4(sp)
8021bcd0:	d9000015 	stw	r4,0(sp)
8021bcd4:	2839883a 	mov	fp,r5
8021bcd8:	04800044 	movi	r18,1
8021bcdc:	057fffc4 	movi	r21,-1
8021bce0:	00a008b4 	movhi	r2,32802
8021bce4:	10be2804 	addi	r2,r2,-1888
8021bce8:	12000017 	ldw	r8,0(r2)
8021bcec:	45005217 	ldw	r20,328(r8)
8021bcf0:	44c05204 	addi	r19,r8,328
8021bcf4:	a0001c26 	beq	r20,zero,8021bd68 <__call_exitprocs+0xc4>
8021bcf8:	a0800117 	ldw	r2,4(r20)
8021bcfc:	15ffffc4 	addi	r23,r2,-1
8021bd00:	b8000d16 	blt	r23,zero,8021bd38 <__call_exitprocs+0x94>
8021bd04:	14000044 	addi	r16,r2,1
8021bd08:	8421883a 	add	r16,r16,r16
8021bd0c:	8421883a 	add	r16,r16,r16
8021bd10:	84402004 	addi	r17,r16,128
8021bd14:	a463883a 	add	r17,r20,r17
8021bd18:	a421883a 	add	r16,r20,r16
8021bd1c:	e0001e26 	beq	fp,zero,8021bd98 <__call_exitprocs+0xf4>
8021bd20:	80804017 	ldw	r2,256(r16)
8021bd24:	e0801c26 	beq	fp,r2,8021bd98 <__call_exitprocs+0xf4>
8021bd28:	bdffffc4 	addi	r23,r23,-1
8021bd2c:	843fff04 	addi	r16,r16,-4
8021bd30:	8c7fff04 	addi	r17,r17,-4
8021bd34:	bd7ff91e 	bne	r23,r21,8021bd1c <__reset+0xfa1fbd1c>
8021bd38:	00800034 	movhi	r2,0
8021bd3c:	10800004 	addi	r2,r2,0
8021bd40:	10000926 	beq	r2,zero,8021bd68 <__call_exitprocs+0xc4>
8021bd44:	a0800117 	ldw	r2,4(r20)
8021bd48:	1000301e 	bne	r2,zero,8021be0c <__call_exitprocs+0x168>
8021bd4c:	a0800017 	ldw	r2,0(r20)
8021bd50:	10003226 	beq	r2,zero,8021be1c <__call_exitprocs+0x178>
8021bd54:	a009883a 	mov	r4,r20
8021bd58:	98800015 	stw	r2,0(r19)
8021bd5c:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021bd60:	9d000017 	ldw	r20,0(r19)
8021bd64:	a03fe41e 	bne	r20,zero,8021bcf8 <__reset+0xfa1fbcf8>
8021bd68:	dfc00a17 	ldw	ra,40(sp)
8021bd6c:	df000917 	ldw	fp,36(sp)
8021bd70:	ddc00817 	ldw	r23,32(sp)
8021bd74:	dd800717 	ldw	r22,28(sp)
8021bd78:	dd400617 	ldw	r21,24(sp)
8021bd7c:	dd000517 	ldw	r20,20(sp)
8021bd80:	dcc00417 	ldw	r19,16(sp)
8021bd84:	dc800317 	ldw	r18,12(sp)
8021bd88:	dc400217 	ldw	r17,8(sp)
8021bd8c:	dc000117 	ldw	r16,4(sp)
8021bd90:	dec00b04 	addi	sp,sp,44
8021bd94:	f800283a 	ret
8021bd98:	a0800117 	ldw	r2,4(r20)
8021bd9c:	80c00017 	ldw	r3,0(r16)
8021bda0:	10bfffc4 	addi	r2,r2,-1
8021bda4:	15c01426 	beq	r2,r23,8021bdf8 <__call_exitprocs+0x154>
8021bda8:	80000015 	stw	zero,0(r16)
8021bdac:	183fde26 	beq	r3,zero,8021bd28 <__reset+0xfa1fbd28>
8021bdb0:	95c8983a 	sll	r4,r18,r23
8021bdb4:	a0806217 	ldw	r2,392(r20)
8021bdb8:	a5800117 	ldw	r22,4(r20)
8021bdbc:	2084703a 	and	r2,r4,r2
8021bdc0:	10000b26 	beq	r2,zero,8021bdf0 <__call_exitprocs+0x14c>
8021bdc4:	a0806317 	ldw	r2,396(r20)
8021bdc8:	2088703a 	and	r4,r4,r2
8021bdcc:	20000c1e 	bne	r4,zero,8021be00 <__call_exitprocs+0x15c>
8021bdd0:	89400017 	ldw	r5,0(r17)
8021bdd4:	d9000017 	ldw	r4,0(sp)
8021bdd8:	183ee83a 	callr	r3
8021bddc:	a0800117 	ldw	r2,4(r20)
8021bde0:	15bfbf1e 	bne	r2,r22,8021bce0 <__reset+0xfa1fbce0>
8021bde4:	98800017 	ldw	r2,0(r19)
8021bde8:	153fcf26 	beq	r2,r20,8021bd28 <__reset+0xfa1fbd28>
8021bdec:	003fbc06 	br	8021bce0 <__reset+0xfa1fbce0>
8021bdf0:	183ee83a 	callr	r3
8021bdf4:	003ff906 	br	8021bddc <__reset+0xfa1fbddc>
8021bdf8:	a5c00115 	stw	r23,4(r20)
8021bdfc:	003feb06 	br	8021bdac <__reset+0xfa1fbdac>
8021be00:	89000017 	ldw	r4,0(r17)
8021be04:	183ee83a 	callr	r3
8021be08:	003ff406 	br	8021bddc <__reset+0xfa1fbddc>
8021be0c:	a0800017 	ldw	r2,0(r20)
8021be10:	a027883a 	mov	r19,r20
8021be14:	1029883a 	mov	r20,r2
8021be18:	003fb606 	br	8021bcf4 <__reset+0xfa1fbcf4>
8021be1c:	0005883a 	mov	r2,zero
8021be20:	003ffb06 	br	8021be10 <__reset+0xfa1fbe10>

8021be24 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8021be24:	defffd04 	addi	sp,sp,-12
8021be28:	df000215 	stw	fp,8(sp)
8021be2c:	df000204 	addi	fp,sp,8
8021be30:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8021be34:	0001883a 	nop
8021be38:	e0bfff17 	ldw	r2,-4(fp)
8021be3c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8021be40:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8021be44:	10000226 	beq	r2,zero,8021be50 <_exit+0x2c>
    ALT_SIM_FAIL();
8021be48:	002af070 	cmpltui	zero,zero,43969
8021be4c:	00000106 	br	8021be54 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8021be50:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8021be54:	003fff06 	br	8021be54 <__reset+0xfa1fbe54>
