.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED_01 */
.set LED_01__0__MASK, 0x40
.set LED_01__0__PC, CYREG_PRT1_PC6
.set LED_01__0__PORT, 1
.set LED_01__0__SHIFT, 6
.set LED_01__AG, CYREG_PRT1_AG
.set LED_01__AMUX, CYREG_PRT1_AMUX
.set LED_01__BIE, CYREG_PRT1_BIE
.set LED_01__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_01__BYP, CYREG_PRT1_BYP
.set LED_01__CTL, CYREG_PRT1_CTL
.set LED_01__DM0, CYREG_PRT1_DM0
.set LED_01__DM1, CYREG_PRT1_DM1
.set LED_01__DM2, CYREG_PRT1_DM2
.set LED_01__DR, CYREG_PRT1_DR
.set LED_01__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_01__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_01__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_01__MASK, 0x40
.set LED_01__PORT, 1
.set LED_01__PRT, CYREG_PRT1_PRT
.set LED_01__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_01__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_01__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_01__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_01__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_01__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_01__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_01__PS, CYREG_PRT1_PS
.set LED_01__SHIFT, 6
.set LED_01__SLW, CYREG_PRT1_SLW

/* LED_02 */
.set LED_02__0__MASK, 0x80
.set LED_02__0__PC, CYREG_PRT1_PC7
.set LED_02__0__PORT, 1
.set LED_02__0__SHIFT, 7
.set LED_02__AG, CYREG_PRT1_AG
.set LED_02__AMUX, CYREG_PRT1_AMUX
.set LED_02__BIE, CYREG_PRT1_BIE
.set LED_02__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_02__BYP, CYREG_PRT1_BYP
.set LED_02__CTL, CYREG_PRT1_CTL
.set LED_02__DM0, CYREG_PRT1_DM0
.set LED_02__DM1, CYREG_PRT1_DM1
.set LED_02__DM2, CYREG_PRT1_DM2
.set LED_02__DR, CYREG_PRT1_DR
.set LED_02__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_02__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_02__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_02__MASK, 0x80
.set LED_02__PORT, 1
.set LED_02__PRT, CYREG_PRT1_PRT
.set LED_02__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_02__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_02__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_02__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_02__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_02__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_02__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_02__PS, CYREG_PRT1_PS
.set LED_02__SHIFT, 7
.set LED_02__SLW, CYREG_PRT1_SLW

/* LED_03 */
.set LED_03__0__MASK, 0x10
.set LED_03__0__PC, CYREG_PRT2_PC4
.set LED_03__0__PORT, 2
.set LED_03__0__SHIFT, 4
.set LED_03__AG, CYREG_PRT2_AG
.set LED_03__AMUX, CYREG_PRT2_AMUX
.set LED_03__BIE, CYREG_PRT2_BIE
.set LED_03__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_03__BYP, CYREG_PRT2_BYP
.set LED_03__CTL, CYREG_PRT2_CTL
.set LED_03__DM0, CYREG_PRT2_DM0
.set LED_03__DM1, CYREG_PRT2_DM1
.set LED_03__DM2, CYREG_PRT2_DM2
.set LED_03__DR, CYREG_PRT2_DR
.set LED_03__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_03__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_03__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_03__MASK, 0x10
.set LED_03__PORT, 2
.set LED_03__PRT, CYREG_PRT2_PRT
.set LED_03__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_03__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_03__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_03__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_03__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_03__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_03__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_03__PS, CYREG_PRT2_PS
.set LED_03__SHIFT, 4
.set LED_03__SLW, CYREG_PRT2_SLW

/* Pin_SCL */
.set Pin_SCL__0__MASK, 0x10
.set Pin_SCL__0__PC, CYREG_PRT12_PC4
.set Pin_SCL__0__PORT, 12
.set Pin_SCL__0__SHIFT, 4
.set Pin_SCL__AG, CYREG_PRT12_AG
.set Pin_SCL__BIE, CYREG_PRT12_BIE
.set Pin_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_SCL__BYP, CYREG_PRT12_BYP
.set Pin_SCL__DM0, CYREG_PRT12_DM0
.set Pin_SCL__DM1, CYREG_PRT12_DM1
.set Pin_SCL__DM2, CYREG_PRT12_DM2
.set Pin_SCL__DR, CYREG_PRT12_DR
.set Pin_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_SCL__MASK, 0x10
.set Pin_SCL__PORT, 12
.set Pin_SCL__PRT, CYREG_PRT12_PRT
.set Pin_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_SCL__PS, CYREG_PRT12_PS
.set Pin_SCL__SHIFT, 4
.set Pin_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_SCL__SLW, CYREG_PRT12_SLW

/* Pin_SDA */
.set Pin_SDA__0__MASK, 0x20
.set Pin_SDA__0__PC, CYREG_PRT12_PC5
.set Pin_SDA__0__PORT, 12
.set Pin_SDA__0__SHIFT, 5
.set Pin_SDA__AG, CYREG_PRT12_AG
.set Pin_SDA__BIE, CYREG_PRT12_BIE
.set Pin_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_SDA__BYP, CYREG_PRT12_BYP
.set Pin_SDA__DM0, CYREG_PRT12_DM0
.set Pin_SDA__DM1, CYREG_PRT12_DM1
.set Pin_SDA__DM2, CYREG_PRT12_DM2
.set Pin_SDA__DR, CYREG_PRT12_DR
.set Pin_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_SDA__MASK, 0x20
.set Pin_SDA__PORT, 12
.set Pin_SDA__PRT, CYREG_PRT12_PRT
.set Pin_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_SDA__PS, CYREG_PRT12_PS
.set Pin_SDA__SHIFT, 5
.set Pin_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_SDA__SLW, CYREG_PRT12_SLW

/* I2CSlave_I2C_FF */
.set I2CSlave_I2C_FF__ADR, CYREG_I2C_ADR
.set I2CSlave_I2C_FF__CFG, CYREG_I2C_CFG
.set I2CSlave_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2CSlave_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2CSlave_I2C_FF__CSR, CYREG_I2C_CSR
.set I2CSlave_I2C_FF__D, CYREG_I2C_D
.set I2CSlave_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2CSlave_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2CSlave_I2C_FF__PM_ACT_MSK, 0x04
.set I2CSlave_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2CSlave_I2C_FF__PM_STBY_MSK, 0x04
.set I2CSlave_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2CSlave_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2CSlave_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2CSlave_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2CSlave_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2CSlave_I2C_IRQ */
.set I2CSlave_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CSlave_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CSlave_I2C_IRQ__INTC_MASK, 0x8000
.set I2CSlave_I2C_IRQ__INTC_NUMBER, 15
.set I2CSlave_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CSlave_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2CSlave_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CSlave_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_BOOTLOADER_APPLICATIONS, 1
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
.set CYDEV_BOOTLOADER_IO_COMP_I2CSlave, 1
.set CyBtldr_I2CSlave, CYDEV_BOOTLOADER_IO_COMP_I2CSlave
.set CYDEV_BOOTLOADER_IO_COMP, CYDEV_BOOTLOADER_IO_COMP_I2CSlave
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E11E069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_PROJ_TYPE, 1
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 1
.endif
