import type { DocContent } from "./index";

const content: DocContent = {
  en: {
    // PageHeader
    "header.title": "CPU Architectures",
    "header.subtitle":
      "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",

    // Comparison
    "comparison.intro":
      "Side-by-side comparison of architecture support:",

    // x86_64
    "x86.intro":
      "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",

    // AArch64
    "aarch64.intro":
      "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",

    // RISC-V 64
    "riscv.intro":
      "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",

    // Unified HAL
    "unified.intro":
      "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },

  fr: {
    // PageHeader
    "header.title": "Architectures CPU",
    "header.subtitle":
      "Trois backends d'architecture — x86_64 (30K lignes), AArch64 (18K lignes) et RISC-V 64 (13K lignes) — partageant un trait HAL unifié avec des optimisations spécifiques à chaque architecture.",
    "header.badge": "MULTI-ARCH",

    // Comparison
    "comparison.intro":
      "Comparaison côte à côte du support des architectures :",

    // x86_64
    "x86.intro":
      "Architecture principale avec support complet des fonctionnalités — plus de 30 000 lignes couvrant APIC, SMP, pagination à 5 niveaux et calibration TSC :",

    // AArch64
    "aarch64.intro":
      "Support ARM 64 bits avec GICv2/v3, gestion de l'alimentation PSCI et gestion des niveaux d'exception :",

    // RISC-V 64
    "riscv.intro":
      "Support RISC-V 64 bits avec runtime SBI, contrôleurs d'interruptions PLIC/CLINT et pagination Sv39/48/57 :",

    // Unified HAL
    "unified.intro":
      "Toutes les architectures implémentent le même trait HAL — permettant un code noyau agnostique de l'architecture :",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },

  es: {
    "header.title": "Arquitecturas de CPU",
    "header.subtitle":
      "Tres backends de arquitectura — x86_64 (30K líneas), AArch64 (18K líneas) y RISC-V 64 (13K líneas) — compartiendo un trait HAL unificado con optimizaciones específicas por arquitectura.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro":
      "Comparación lado a lado del soporte de arquitecturas:",
    "x86.intro":
      "Arquitectura principal con soporte completo de características — más de 30.000 líneas cubriendo APIC, SMP, paginación de 5 niveles y calibración TSC:",
    "aarch64.intro":
      "Soporte ARM de 64 bits con GICv2/v3, gestión de energía PSCI y manejo de niveles de excepción:",
    "riscv.intro":
      "Soporte RISC-V de 64 bits con runtime SBI, controladores de interrupciones PLIC/CLINT y paginación Sv39/48/57:",
    "unified.intro":
      "Todas las arquitecturas implementan el mismo trait HAL — permitiendo código del kernel agnóstico a la arquitectura:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },

  de: {
    "header.title": "CPU-Architekturen",
    "header.subtitle":
      "Drei Architektur-Backends — x86_64 (30K Zeilen), AArch64 (18K Zeilen) und RISC-V 64 (13K Zeilen) — mit einem einheitlichen HAL-Trait und architekturspezifischen Optimierungen.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro":
      "Nebeneinander-Vergleich der Architekturunterstützung:",
    "x86.intro":
      "Primäre Architektur mit vollem Feature-Support — über 30.000 Zeilen für APIC, SMP, 5-Level-Paging und TSC-Kalibrierung:",
    "aarch64.intro":
      "ARM 64-Bit-Unterstützung mit GICv2/v3, PSCI-Energieverwaltung und Exception-Level-Handling:",
    "riscv.intro":
      "RISC-V 64-Bit-Unterstützung mit SBI-Runtime, PLIC/CLINT-Interrupt-Controllern und Sv39/48/57-Paging:",
    "unified.intro":
      "Alle Architekturen implementieren denselben HAL-Trait — ermöglicht architekturunabhängigen Kernel-Code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },




  pt: {
    "header.title": "Arquiteturas de CPU",
    "header.subtitle":
      "Três backends de arquitetura — x86_64 (30K linhas), AArch64 (18K linhas) e RISC-V 64 (13K linhas) — compartilhando um trait HAL unificado com otimizações específicas por arquitetura.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro":
      "Comparação lado a lado do suporte a arquiteturas:",
    "x86.intro":
      "Arquitetura principal com suporte completo de funcionalidades — mais de 30.000 linhas cobrindo APIC, SMP, paginação de 5 níveis e calibração TSC:",
    "aarch64.intro":
      "Suporte ARM de 64 bits com GICv2/v3, gerenciamento de energia PSCI e tratamento de nível de exceção:",
    "riscv.intro":
      "Suporte RISC-V de 64 bits com runtime SBI, controladores de interrupção PLIC/CLINT e paginação Sv39/48/57:",
    "unified.intro":
      "Todas as arquiteturas implementam o mesmo trait HAL — permitindo código do kernel agnóstico à arquitetura:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },

  ru: {
    "header.title": "Архитектуры ЦП",
    "header.subtitle":
      "Три архитектурных бэкенда — x86_64 (30K строк), AArch64 (18K строк) и RISC-V 64 (13K строк) — использующие единый HAL-трейт с архитектурно-специфичными оптимизациями.",
    "header.badge": "МУЛЬТИ-АРХИТЕКТУРА",
    "comparison.intro":
      "Сравнение поддержки архитектур бок о бок:",
    "x86.intro":
      "Основная архитектура с полной поддержкой функций — более 30 000 строк, охватывающих APIC, SMP, 5-уровневую страничную организацию и калибровку TSC:",
    "aarch64.intro":
      "Поддержка ARM 64-бит с GICv2/v3, управлением питанием PSCI и обработкой уровней исключений:",
    "riscv.intro":
      "Поддержка RISC-V 64-бит с SBI-средой выполнения, контроллерами прерываний PLIC/CLINT и страничной организацией Sv39/48/57:",
    "unified.intro":
      "Все архитектуры реализуют один и тот же HAL-трейт — обеспечивая архитектурно-независимый код ядра:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },

  ar: {
    "header.title": "معماريات المعالج",
    "header.subtitle":
      "ثلاث واجهات خلفية للمعمارية — x86_64 (30 ألف سطر)، AArch64 (18 ألف سطر)، و RISC-V 64 (13 ألف سطر) — تتشارك سمة HAL موحدة مع تحسينات خاصة بكل معمارية.",
    "header.badge": "متعدد المعماريات",
    "comparison.intro":
      "مقارنة جنبًا إلى جنب لدعم المعماريات:",
    "x86.intro":
      "المعمارية الأساسية مع دعم كامل للميزات — أكثر من 30,000 سطر تغطي APIC، SMP، الترحيل بـ 5 مستويات، ومعايرة TSC:",
    "aarch64.intro":
      "دعم ARM 64 بت مع GICv2/v3، إدارة الطاقة PSCI، ومعالجة مستويات الاستثناء:",
    "riscv.intro":
      "دعم RISC-V 64 بت مع بيئة تشغيل SBI، متحكمات المقاطعة PLIC/CLINT، والترحيل Sv39/48/57:",
    "unified.intro":
      "جميع المعماريات تنفذ نفس سمة HAL — مما يتيح كود نواة مستقل عن المعمارية:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  zh: {
    "header.title": "CPU 架构",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  ja: {
    "header.title": "CPUアーキテクチャ",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  ko: {
    "header.title": "CPU 아키텍처",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  hi: {
    "header.title": "CPU आर्किटेक्चर",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  it: {
    "header.title": "Architetture CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  nl: {
    "header.title": "CPU-architecturen",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  pl: {
    "header.title": "Architektury CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  sv: {
    "header.title": "CPU-arkitekturer",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  tr: {
    "header.title": "CPU Mimarileri",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  uk: {
    "header.title": "Архітектури CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  th: {
    "header.title": "สถาปัตยกรรม CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  vi: {
    "header.title": "Kiến trúc CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  id: {
    "header.title": "Arsitektur CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  cs: {
    "header.title": "Architektury CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  ro: {
    "header.title": "Arhitecturi CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  hu: {
    "header.title": "CPU architektúrák",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  el: {
    "header.title": "Αρχιτεκτονικές CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  he: {
    "header.title": "ארכיטקטורות CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  bn: {
    "header.title": "CPU আর্কিটেকচার",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  ms: {
    "header.title": "Seni Bina CPU",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  fi: {
    "header.title": "CPU-arkkitehtuurit",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  da: {
    "header.title": "CPU-arkitekturer",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
  no: {
    "header.title": "CPU-arkitekturer",
    "header.subtitle": "Three architecture backends — x86_64 (30K LoC), AArch64 (18K LoC), and RISC-V 64 (13K LoC) — sharing a unified HAL trait with architecture-specific optimizations.",
    "header.badge": "MULTI-ARCH",
    "comparison.intro": "Side-by-side comparison of architecture support:",
    "x86.intro": "Primary architecture with full feature support — 30,000+ lines covering APIC, SMP, 5-level paging, and TSC calibration:",
    "aarch64.intro": "ARM 64-bit support with GICv2/v3, PSCI power management, and exception level handling:",
    "riscv.intro": "RISC-V 64-bit support with SBI runtime, PLIC/CLINT interrupt controllers, and Sv39/48/57 paging:",
    "unified.intro": "All architectures implement the same HAL trait — enabling architecture-agnostic kernel code:",
    "section.comparison": "Architecture Comparison",
    "section.x86_64": "x86_64",
    "section.aarch64": "AArch64 (ARM64)",
    "section.riscv64": "RISC-V 64 (RV64GC)",
    "section.unified": "Unified HAL Trait",
    "table.feature": "Feature",
    "x86_64.module_structure": "Module Structure",
    "x86_64.key_concepts": "Key Concepts",
    "x86_64.boot_flow": "x86_64 Boot Flow",
    "aarch64.framework": "Framework Overview",
    "aarch64.exception_levels": "Exception Levels",
    "aarch64.gic": "GIC: Generic Interrupt Controller",
    "aarch64.platform": "Platform Support",
    "riscv64.privilege": "Privilege Model",
    "riscv64.paging": "Paging: Sv39/Sv48/Sv57",
    "riscv64.platform": "Platform Support",
    "table.module": "Module",
    "table.purpose": "Purpose",
    "table.loc": "Lines",
  },
};

export default content;
