Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 19:26:23 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.476
  Slack (ns):             -1.957
  Arrival (ns):            6.864
  Required (ns):           4.907
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.205
  Slack (ns):             -1.669
  Arrival (ns):            6.568
  Required (ns):           4.899
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.205
  Slack (ns):             -1.660
  Arrival (ns):            6.568
  Required (ns):           4.908
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.646
  Arrival (ns):            6.545
  Required (ns):           4.899
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.075
  Slack (ns):             -1.637
  Arrival (ns):            6.545
  Required (ns):           4.908
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.579
  Slack (ns):             -0.970
  Arrival (ns):            5.974
  Required (ns):           5.004
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.476
  Slack (ns):             -0.930
  Arrival (ns):            5.931
  Required (ns):           5.001
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.473
  Slack (ns):             -0.918
  Arrival (ns):            5.918
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.467
  Slack (ns):             -0.914
  Arrival (ns):            5.924
  Required (ns):           5.010
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.478
  Slack (ns):             -0.913
  Arrival (ns):            5.923
  Required (ns):           5.010
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.464
  Slack (ns):             -0.911
  Arrival (ns):            5.911
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.464
  Slack (ns):             -0.853
  Arrival (ns):            5.858
  Required (ns):           5.005
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.458
  Slack (ns):             -0.850
  Arrival (ns):            5.851
  Required (ns):           5.001
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.464
  Slack (ns):             -0.846
  Arrival (ns):            5.850
  Required (ns):           5.004
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.451
  Slack (ns):             -0.841
  Arrival (ns):            5.846
  Required (ns):           5.005
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.183
  Slack (ns):             -0.676
  Arrival (ns):            6.642
  Required (ns):           5.966
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.099
  Slack (ns):             -0.662
  Arrival (ns):            6.571
  Required (ns):           5.909
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.113
  Slack (ns):             -0.611
  Arrival (ns):            6.585
  Required (ns):           5.974
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.008
  Slack (ns):             -0.569
  Arrival (ns):            6.491
  Required (ns):           5.922
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              0.929
  Slack (ns):             -0.551
  Arrival (ns):            6.400
  Required (ns):           5.849
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.083
  Slack (ns):             -0.526
  Arrival (ns):            6.543
  Required (ns):           6.017
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[41]
  Delay (ns):              1.011
  Slack (ns):             -0.441
  Arrival (ns):            6.471
  Required (ns):           6.030
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              0.858
  Slack (ns):             -0.429
  Arrival (ns):            6.329
  Required (ns):           5.900
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              0.844
  Slack (ns):             -0.390
  Arrival (ns):            6.327
  Required (ns):           5.937
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[40]
  Delay (ns):              0.933
  Slack (ns):             -0.318
  Arrival (ns):            6.417
  Required (ns):           6.099
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[8]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.029
  Arrival (ns):            8.106
  Required (ns):           8.135
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:ALn
  Delay (ns):              2.712
  Slack (ns):              0.029
  Arrival (ns):            8.106
  Required (ns):           8.135
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.029
  Arrival (ns):            8.106
  Required (ns):           8.135
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[9]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.040
  Arrival (ns):            8.106
  Required (ns):           8.146
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.040
  Arrival (ns):            8.106
  Required (ns):           8.146
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.040
  Arrival (ns):            8.106
  Required (ns):           8.146
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[7]:ALn
  Delay (ns):              2.712
  Slack (ns):              0.041
  Arrival (ns):            8.106
  Required (ns):           8.147
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.948
  Slack (ns):              0.397
  Arrival (ns):            5.891
  Required (ns):           6.288
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.931
  Slack (ns):              0.426
  Arrival (ns):            5.874
  Required (ns):           6.300
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.925
  Slack (ns):              0.443
  Arrival (ns):            5.868
  Required (ns):           6.311
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.947
  Slack (ns):              0.457
  Arrival (ns):            5.890
  Required (ns):           6.347
  Operating Conditions:    WORST

Path 37
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.832
  Slack (ns):              0.716
  Arrival (ns):            2.832
  Required (ns):           3.548
  Operating Conditions:     BEST

Path 38
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              1.052
  Slack (ns):              0.847
  Arrival (ns):            5.343
  Required (ns):           6.190
  Operating Conditions:    WORST

Path 39
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.540
  Slack (ns):              1.094
  Arrival (ns):            3.466
  Required (ns):           4.560
  Operating Conditions:     BEST

Path 40
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              2.451
  Slack (ns):              1.146
  Arrival (ns):            2.451
  Required (ns):           3.597
  Operating Conditions:     BEST

Path 41
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.229
  Arrival (ns):            3.253
  Required (ns):           4.482
  Operating Conditions:     BEST

Path 42
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.407
  Slack (ns):              1.233
  Arrival (ns):            3.327
  Required (ns):           4.560
  Operating Conditions:     BEST

Path 43
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.238
  Arrival (ns):            3.244
  Required (ns):           4.482
  Operating Conditions:     BEST

Path 44
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.323
  Slack (ns):              1.242
  Arrival (ns):            3.247
  Required (ns):           4.489
  Operating Conditions:     BEST

Path 45
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.320
  Slack (ns):              1.259
  Arrival (ns):            3.220
  Required (ns):           4.479
  Operating Conditions:     BEST

Path 46
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.282
  Arrival (ns):            3.223
  Required (ns):           4.505
  Operating Conditions:     BEST

Path 47
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.320
  Slack (ns):              1.291
  Arrival (ns):            3.246
  Required (ns):           4.537
  Operating Conditions:     BEST

Path 48
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.293
  Arrival (ns):            3.250
  Required (ns):           4.543
  Operating Conditions:     BEST

Path 49
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.294
  Arrival (ns):            3.249
  Required (ns):           4.543
  Operating Conditions:     BEST

Path 50
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 51
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  Delay (ns):              1.069
  Slack (ns):              1.724
  Arrival (ns):            6.507
  Required (ns):           8.231
  Operating Conditions:    WORST

Path 53
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 54
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1]
  Delay (ns):              1.107
  Slack (ns):              1.779
  Arrival (ns):            6.545
  Required (ns):           8.324
  Operating Conditions:    WORST

Path 56
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 57
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_P[22]
  Delay (ns):              2.913
  Slack (ns):              1.813
  Arrival (ns):            6.687
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 58
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_EN
  Delay (ns):              1.106
  Slack (ns):              1.816
  Arrival (ns):            6.544
  Required (ns):           8.360
  Operating Conditions:    WORST

Path 59
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[8]:D
  Delay (ns):              1.008
  Slack (ns):              1.847
  Arrival (ns):            6.387
  Required (ns):           8.234
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[9]:D
  Delay (ns):              1.010
  Slack (ns):              1.873
  Arrival (ns):            6.372
  Required (ns):           8.245
  Operating Conditions:    WORST

Path 61
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_N[14]
  Delay (ns):              2.848
  Slack (ns):              1.878
  Arrival (ns):            6.622
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 62
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_P[14]
  Delay (ns):              2.846
  Slack (ns):              1.880
  Arrival (ns):            6.620
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 63
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_EN
  Delay (ns):              1.075
  Slack (ns):              1.881
  Arrival (ns):            6.513
  Required (ns):           8.394
  Operating Conditions:    WORST

Path 64
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_N[3]
  Delay (ns):              2.845
  Slack (ns):              1.892
  Arrival (ns):            6.608
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 65
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[2]
  Delay (ns):              1.059
  Slack (ns):              1.893
  Arrival (ns):            6.506
  Required (ns):           8.399
  Operating Conditions:    WORST

Path 66
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_P[3]
  Delay (ns):              2.843
  Slack (ns):              1.894
  Arrival (ns):            6.606
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 67
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:D
  Delay (ns):              0.950
  Slack (ns):              1.906
  Arrival (ns):            6.328
  Required (ns):           8.234
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[1]
  Delay (ns):              1.075
  Slack (ns):              1.922
  Arrival (ns):            6.513
  Required (ns):           8.435
  Operating Conditions:    WORST

Path 69
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_N[15]
  Delay (ns):              2.802
  Slack (ns):              1.929
  Arrival (ns):            6.571
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 70
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_P[15]
  Delay (ns):              2.800
  Slack (ns):              1.931
  Arrival (ns):            6.569
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 71
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[3]
  Delay (ns):              1.056
  Slack (ns):              1.941
  Arrival (ns):            6.494
  Required (ns):           8.435
  Operating Conditions:    WORST

Path 72
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_N[10]
  Delay (ns):              2.787
  Slack (ns):              1.944
  Arrival (ns):            6.556
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 73
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_P[10]
  Delay (ns):              2.785
  Slack (ns):              1.946
  Arrival (ns):            6.554
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 74
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[3]
  Delay (ns):              1.069
  Slack (ns):              1.952
  Arrival (ns):            6.507
  Required (ns):           8.459
  Operating Conditions:    WORST

Path 75
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[2]
  Delay (ns):              1.049
  Slack (ns):              1.955
  Arrival (ns):            6.496
  Required (ns):           8.451
  Operating Conditions:    WORST

Path 76
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_N[30]
  Delay (ns):              2.760
  Slack (ns):              1.967
  Arrival (ns):            6.533
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 77
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_P[30]
  Delay (ns):              2.758
  Slack (ns):              1.969
  Arrival (ns):            6.531
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 78
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[1]
  Delay (ns):              1.058
  Slack (ns):              1.977
  Arrival (ns):            6.496
  Required (ns):           8.473
  Operating Conditions:    WORST

Path 79
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_N[8]
  Delay (ns):              2.725
  Slack (ns):              2.006
  Arrival (ns):            6.494
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 80
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_P[8]
  Delay (ns):              2.723
  Slack (ns):              2.008
  Arrival (ns):            6.492
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 81
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_N[23]
  Delay (ns):              2.718
  Slack (ns):              2.010
  Arrival (ns):            6.490
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 82
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_P[23]
  Delay (ns):              2.716
  Slack (ns):              2.012
  Arrival (ns):            6.488
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 83
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_N[37]
  Delay (ns):              2.711
  Slack (ns):              2.021
  Arrival (ns):            6.479
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 84
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_P[37]
  Delay (ns):              2.709
  Slack (ns):              2.023
  Arrival (ns):            6.477
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 85
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR[0]
  Delay (ns):              0.984
  Slack (ns):              2.042
  Arrival (ns):            6.404
  Required (ns):           8.446
  Operating Conditions:    WORST

Path 86
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_N[31]
  Delay (ns):              2.678
  Slack (ns):              2.046
  Arrival (ns):            6.454
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 87
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_N[2]
  Delay (ns):              2.686
  Slack (ns):              2.047
  Arrival (ns):            6.453
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 88
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_P[31]
  Delay (ns):              2.676
  Slack (ns):              2.048
  Arrival (ns):            6.452
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 89
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_P[2]
  Delay (ns):              2.684
  Slack (ns):              2.049
  Arrival (ns):            6.451
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 90
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[0]
  Delay (ns):              0.991
  Slack (ns):              2.051
  Arrival (ns):            6.411
  Required (ns):           8.462
  Operating Conditions:    WORST

Path 91
  From: din_outbuf_instance.28.DDR_OUT_inst:CLK
  To:   DI_N[28]
  Delay (ns):              2.675
  Slack (ns):              2.057
  Arrival (ns):            6.443
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 92
  From: din_outbuf_instance.28.DDR_OUT_inst:CLK
  To:   DI_P[28]
  Delay (ns):              2.673
  Slack (ns):              2.059
  Arrival (ns):            6.441
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 93
  From: din_outbuf_instance.4.DDR_OUT_inst:CLK
  To:   DI_N[4]
  Delay (ns):              2.666
  Slack (ns):              2.064
  Arrival (ns):            6.436
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 94
  From: din_outbuf_instance.4.DDR_OUT_inst:CLK
  To:   DI_P[4]
  Delay (ns):              2.664
  Slack (ns):              2.066
  Arrival (ns):            6.434
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 95
  From: din_outbuf_instance.0.DDR_OUT_inst:CLK
  To:   DI_N[0]
  Delay (ns):              2.668
  Slack (ns):              2.070
  Arrival (ns):            6.430
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 96
  From: din_outbuf_instance.0.DDR_OUT_inst:CLK
  To:   DI_P[0]
  Delay (ns):              2.666
  Slack (ns):              2.072
  Arrival (ns):            6.428
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 97
  From: din_outbuf_instance.34.DDR_OUT_inst:CLK
  To:   DI_N[34]
  Delay (ns):              2.660
  Slack (ns):              2.078
  Arrival (ns):            6.422
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 98
  From: din_outbuf_instance.34.DDR_OUT_inst:CLK
  To:   DI_P[34]
  Delay (ns):              2.658
  Slack (ns):              2.080
  Arrival (ns):            6.420
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 99
  From: din_outbuf_instance.6.DDR_OUT_inst:CLK
  To:   DI_N[6]
  Delay (ns):              2.657
  Slack (ns):              2.083
  Arrival (ns):            6.417
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 100
  From: din_outbuf_instance.6.DDR_OUT_inst:CLK
  To:   DI_P[6]
  Delay (ns):              2.655
  Slack (ns):              2.085
  Arrival (ns):            6.415
  Required (ns):           8.500
  Operating Conditions:    WORST

