Design Entry;HDL Check||(null)||Checking HDL syntax of 'reset_synchronizer.v'||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis||CD642||@W:Ignoring use clause - library corejtagdebug_lib not found ...||top.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/45||COREJTAGDEBUG_C0.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd'/linenumber/15
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/47||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/205||miv_rv32ima_l1_ahb_rocket_system.v(837);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/837
Implementation;Synthesis||CD645||@W:Ignoring undefined library corejtagdebug_lib||top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/266||COREJTAGDEBUG_C0.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd'/linenumber/14
Implementation;Synthesis||CD642||@W:Ignoring use clause - library corejtagdebug_lib not found ...||top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/267||COREJTAGDEBUG_C0.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd'/linenumber/15
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/269||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.top.rtl.||top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/270||top.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/272||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/273||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||top.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/274||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/279||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||top.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/280||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/281||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/282||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/283||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.miv_rv32ima_l1_ahb_c0.rtl.||top.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/286||MIV_RV32IMA_L1_AHB_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||top.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/290||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||top.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/291||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.corejtagdebug_c0.rtl.||top.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/300||COREJTAGDEBUG_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.coregpio_out.rtl.||top.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/304||CoreGPIO_OUT.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coregpio_lib.coregpio_out_coregpio_out_0_coregpio.rtl.||top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/305||coregpio.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/29
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/306||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/307||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/308||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/309||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/310||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/311||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/312||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/313||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD434||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/314||coregpio.vhd(969);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/969
Implementation;Synthesis||CD638||@W:Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/315||coregpio.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/373
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_18(3). Make sure that there are no unused intermediate registers.||top.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/318||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_18(3). Make sure that there are no unused intermediate registers.||top.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/319||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_18(3). Make sure that there are no unused intermediate registers.||top.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/320||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register gpin3_26(3). Make sure that there are no unused intermediate registers.||top.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/321||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL169||@W:Pruning unused register gpin2_26(3). Make sure that there are no unused intermediate registers.||top.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/322||coregpio.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register gpin1_26(3). Make sure that there are no unused intermediate registers.||top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/323||coregpio.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/427
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_13(2). Make sure that there are no unused intermediate registers.||top.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/324||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_13(2). Make sure that there are no unused intermediate registers.||top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/325||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_13(2). Make sure that there are no unused intermediate registers.||top.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/326||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register gpin3_19(2). Make sure that there are no unused intermediate registers.||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/327||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL169||@W:Pruning unused register gpin2_19(2). Make sure that there are no unused intermediate registers.||top.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/328||coregpio.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register gpin1_19(2). Make sure that there are no unused intermediate registers.||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/329||coregpio.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/427
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_8(1). Make sure that there are no unused intermediate registers.||top.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/330||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_8(1). Make sure that there are no unused intermediate registers.||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/331||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_8(1). Make sure that there are no unused intermediate registers.||top.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/332||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register gpin3_12(1). Make sure that there are no unused intermediate registers.||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/333||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL169||@W:Pruning unused register gpin2_12(1). Make sure that there are no unused intermediate registers.||top.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/334||coregpio.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register gpin1_12(1). Make sure that there are no unused intermediate registers.||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/335||coregpio.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/427
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_3(0). Make sure that there are no unused intermediate registers.||top.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/336||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_3(0). Make sure that there are no unused intermediate registers.||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/337||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_3(0). Make sure that there are no unused intermediate registers.||top.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/338||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register gpin3_5(0). Make sure that there are no unused intermediate registers.||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/339||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL169||@W:Pruning unused register gpin2_5(0). Make sure that there are no unused intermediate registers.||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/340||coregpio.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register gpin1_5(0). Make sure that there are no unused intermediate registers.||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/341||coregpio.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/427
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/342||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/343||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/344||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/345||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/346||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/347||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(2). Make sure that there are no unused intermediate registers.||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/348||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(3). Make sure that there are no unused intermediate registers.||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing work.coregpio_c0.rtl.||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/352||CoreGPIO_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coregpio_lib.coregpio_c0_coregpio_c0_0_coregpio.rtl.||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/353||coregpio.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/29
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/354||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/355||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/356||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/357||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD434||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/358||coregpio.vhd(969);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/969
Implementation;Synthesis||CD638||@W:Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/359||coregpio.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/373
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_8(1). Make sure that there are no unused intermediate registers.||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/362||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_8(1). Make sure that there are no unused intermediate registers.||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/363||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_8(1). Make sure that there are no unused intermediate registers.||top.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/364||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_3(0). Make sure that there are no unused intermediate registers.||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/365||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_3(0). Make sure that there are no unused intermediate registers.||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/366||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_3(0). Make sure that there are no unused intermediate registers.||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/367||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/368||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/369||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.||top.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/370||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL169||@W:Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.||top.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/371||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||top.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/374||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.capb3lli.||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/375||coreapb3.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/14
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/376||coreapb3.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/456
Implementation;Synthesis||CD434||@W:Signal capb3i1il in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/377||coreapb3.vhd(1923);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/1923
Implementation;Synthesis||CD638||@W:Signal capb3liil is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/378||coreapb3.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/380
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.capb3li.capb3i0.||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/379||coreapb3_muxptob3.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3_muxptob3.vhd'/linenumber/14
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahbtoapb3_c1.rtl.||top.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/386||COREAHBTOAPB3_C1.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBTOAPB3_C1\COREAHBTOAPB3_C1.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans.||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/387||coreahbtoapb3.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans.||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/388||coreahbtoapb3_apbaddrdata.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans.||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/391||coreahbtoapb3_penablescheduler.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans.||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/394||coreahbtoapb3_ahbtoapbsm.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd'/linenumber/28
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/395||coreahbtoapb3_ahbtoapbsm.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd'/linenumber/342
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahblsram_c0.rtl.||top.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/402||COREAHBLSRAM_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated.||top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/403||CoreAHBLSRAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated.||top.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/404||SramCtrlIf.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/23
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/405||SramCtrlIf.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/380
Implementation;Synthesis||CD638||@W:Signal ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/406||SramCtrlIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/128
Implementation;Synthesis||CD638||@W:Signal u_ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/407||SramCtrlIf.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal u_busy_all_0 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/408||SramCtrlIf.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/131
Implementation;Synthesis||CD638||@W:Signal u_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/409||SramCtrlIf.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal u_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/410||SramCtrlIf.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/133
Implementation;Synthesis||CD638||@W:Signal u_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/411||SramCtrlIf.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal l_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/412||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal l_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/413||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis||CD638||@W:Signal l_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/414||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis||CD638||@W:Signal xhdl_7 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/415||SramCtrlIf.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/143
Implementation;Synthesis||CD638||@W:Signal xhdl_8 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/416||SramCtrlIf.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/144
Implementation;Synthesis||CD638||@W:Signal xhdl_10 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/417||SramCtrlIf.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal xhdl_12 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/418||SramCtrlIf.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/146
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated.||top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/419||lsram_2048to139264x8.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal readdata20 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/420||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata21 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/421||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata22 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/422||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata23 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/423||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata24 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/424||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata25 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/425||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata26 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/426||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata27 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/427||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata28 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/428||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata29 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/429||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata30 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/430||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata31 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/431||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata32 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/432||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata33 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/433||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata34 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/434||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata35 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/435||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata36 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/436||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata37 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/437||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata38 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/438||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata39 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/439||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata40 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/440||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata41 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/441||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata42 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/442||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata43 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/443||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata44 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/444||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata45 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/445||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata46 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/446||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata47 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/447||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata48 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/448||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata49 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/449||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata50 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/450||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata51 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/451||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata52 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/452||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata53 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/453||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata54 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/454||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata55 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/455||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata56 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/456||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata57 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/457||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata58 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/458||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata59 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/459||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata60 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/460||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata61 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/461||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata62 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/462||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata63 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/463||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata64 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/464||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata65 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/465||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata66 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/466||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata67 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/467||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata68 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/468||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal writedata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/469||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/470||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/471||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/472||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/473||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/474||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/475||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/476||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata17 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/477||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata18 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/478||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD434||@W:Signal readdata19 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/479||lsram_2048to139264x8.vhd(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/944
Implementation;Synthesis||CD638||@W:Signal wen_b68_xhdl is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/481||lsram_2048to139264x8.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/220
Implementation;Synthesis||CD638||@W:Signal writeaddr0 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/482||lsram_2048to139264x8.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/359
Implementation;Synthesis||CD638||@W:Signal writeaddr1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/483||lsram_2048to139264x8.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/360
Implementation;Synthesis||CD638||@W:Signal writeaddr2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/484||lsram_2048to139264x8.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/361
Implementation;Synthesis||CD638||@W:Signal writeaddr3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/485||lsram_2048to139264x8.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/362
Implementation;Synthesis||CD638||@W:Signal writeaddr4 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/486||lsram_2048to139264x8.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/363
Implementation;Synthesis||CD638||@W:Signal writeaddr5 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/487||lsram_2048to139264x8.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/364
Implementation;Synthesis||CD638||@W:Signal writeaddr6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/488||lsram_2048to139264x8.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/365
Implementation;Synthesis||CD638||@W:Signal writeaddr7 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/489||lsram_2048to139264x8.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/366
Implementation;Synthesis||CD638||@W:Signal writeaddr8 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/490||lsram_2048to139264x8.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal writeaddr9 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/491||lsram_2048to139264x8.vhd(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/368
Implementation;Synthesis||CD638||@W:Signal writeaddr10 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||lsram_2048to139264x8.vhd(369);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/369
Implementation;Synthesis||CD638||@W:Signal writeaddr11 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||lsram_2048to139264x8.vhd(370);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/370
Implementation;Synthesis||CD638||@W:Signal writeaddr12 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||lsram_2048to139264x8.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/371
Implementation;Synthesis||CD638||@W:Signal writeaddr13 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||lsram_2048to139264x8.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/372
Implementation;Synthesis||CD638||@W:Signal writeaddr14 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||lsram_2048to139264x8.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/373
Implementation;Synthesis||CD638||@W:Signal writeaddr15 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||lsram_2048to139264x8.vhd(374);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/374
Implementation;Synthesis||CD638||@W:Signal writeaddr16 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||lsram_2048to139264x8.vhd(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/375
Implementation;Synthesis||CD638||@W:Signal writeaddr17 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/499||lsram_2048to139264x8.vhd(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/376
Implementation;Synthesis||CD638||@W:Signal writeaddr18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||lsram_2048to139264x8.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/377
Implementation;Synthesis||CD638||@W:Signal writeaddr19 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||lsram_2048to139264x8.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/378
Implementation;Synthesis||CD638||@W:Signal writeaddr20 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||lsram_2048to139264x8.vhd(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/379
Implementation;Synthesis||CD638||@W:Signal writeaddr21 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/503||lsram_2048to139264x8.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/380
Implementation;Synthesis||CD638||@W:Signal writeaddr22 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||lsram_2048to139264x8.vhd(381);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/381
Implementation;Synthesis||CD638||@W:Signal writeaddr23 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/505||lsram_2048to139264x8.vhd(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/382
Implementation;Synthesis||CD638||@W:Signal writeaddr24 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||lsram_2048to139264x8.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/383
Implementation;Synthesis||CD638||@W:Signal writeaddr25 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||lsram_2048to139264x8.vhd(384);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/384
Implementation;Synthesis||CD638||@W:Signal writeaddr26 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||lsram_2048to139264x8.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/385
Implementation;Synthesis||CD638||@W:Signal writeaddr27 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/509||lsram_2048to139264x8.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/386
Implementation;Synthesis||CD638||@W:Signal writeaddr28 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/510||lsram_2048to139264x8.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/387
Implementation;Synthesis||CD638||@W:Signal writeaddr29 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/511||lsram_2048to139264x8.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/388
Implementation;Synthesis||CD638||@W:Signal writeaddr30 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||lsram_2048to139264x8.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/389
Implementation;Synthesis||CD638||@W:Signal writeaddr31 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||lsram_2048to139264x8.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/390
Implementation;Synthesis||CD638||@W:Signal writeaddr32 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||lsram_2048to139264x8.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/391
Implementation;Synthesis||CD638||@W:Signal writeaddr33 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||lsram_2048to139264x8.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/392
Implementation;Synthesis||CD638||@W:Signal writeaddr34 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||lsram_2048to139264x8.vhd(393);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/393
Implementation;Synthesis||CD638||@W:Signal writeaddr35 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||lsram_2048to139264x8.vhd(394);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/394
Implementation;Synthesis||CD638||@W:Signal writeaddr36 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/518||lsram_2048to139264x8.vhd(395);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/395
Implementation;Synthesis||CD638||@W:Signal writeaddr37 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/519||lsram_2048to139264x8.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/396
Implementation;Synthesis||CD638||@W:Signal writeaddr38 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/520||lsram_2048to139264x8.vhd(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/397
Implementation;Synthesis||CD638||@W:Signal writeaddr39 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/521||lsram_2048to139264x8.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/398
Implementation;Synthesis||CD638||@W:Signal writeaddr40 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||lsram_2048to139264x8.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/399
Implementation;Synthesis||CD638||@W:Signal writeaddr41 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/523||lsram_2048to139264x8.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/400
Implementation;Synthesis||CD638||@W:Signal writeaddr42 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/524||lsram_2048to139264x8.vhd(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/401
Implementation;Synthesis||CD638||@W:Signal writeaddr43 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/525||lsram_2048to139264x8.vhd(402);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/402
Implementation;Synthesis||CD638||@W:Signal writeaddr44 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/526||lsram_2048to139264x8.vhd(403);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/403
Implementation;Synthesis||CD638||@W:Signal writeaddr45 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/527||lsram_2048to139264x8.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/404
Implementation;Synthesis||CD638||@W:Signal writeaddr46 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/528||lsram_2048to139264x8.vhd(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/405
Implementation;Synthesis||CD638||@W:Signal writeaddr47 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/529||lsram_2048to139264x8.vhd(406);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/406
Implementation;Synthesis||CD638||@W:Signal writeaddr48 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||lsram_2048to139264x8.vhd(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/407
Implementation;Synthesis||CD638||@W:Signal writeaddr49 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/531||lsram_2048to139264x8.vhd(408);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/408
Implementation;Synthesis||CD638||@W:Signal writeaddr50 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/532||lsram_2048to139264x8.vhd(409);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/409
Implementation;Synthesis||CD638||@W:Signal writeaddr51 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/533||lsram_2048to139264x8.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/410
Implementation;Synthesis||CD638||@W:Signal writeaddr52 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||lsram_2048to139264x8.vhd(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/411
Implementation;Synthesis||CD638||@W:Signal writeaddr53 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||lsram_2048to139264x8.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/412
Implementation;Synthesis||CD638||@W:Signal writeaddr54 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||lsram_2048to139264x8.vhd(413);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/413
Implementation;Synthesis||CD638||@W:Signal writeaddr55 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/537||lsram_2048to139264x8.vhd(414);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/414
Implementation;Synthesis||CD638||@W:Signal writeaddr56 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||lsram_2048to139264x8.vhd(415);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/415
Implementation;Synthesis||CD638||@W:Signal writeaddr57 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||lsram_2048to139264x8.vhd(416);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/416
Implementation;Synthesis||CD638||@W:Signal writeaddr58 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||lsram_2048to139264x8.vhd(417);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/417
Implementation;Synthesis||CD638||@W:Signal writeaddr59 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/541||lsram_2048to139264x8.vhd(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/418
Implementation;Synthesis||CD638||@W:Signal writeaddr60 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/542||lsram_2048to139264x8.vhd(419);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/419
Implementation;Synthesis||CD638||@W:Signal writeaddr61 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||lsram_2048to139264x8.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/420
Implementation;Synthesis||CD638||@W:Signal writeaddr62 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||lsram_2048to139264x8.vhd(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/421
Implementation;Synthesis||CD638||@W:Signal writeaddr63 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||lsram_2048to139264x8.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/422
Implementation;Synthesis||CD638||@W:Signal writeaddr64 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||lsram_2048to139264x8.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/423
Implementation;Synthesis||CD638||@W:Signal writeaddr65 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||lsram_2048to139264x8.vhd(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/424
Implementation;Synthesis||CD638||@W:Signal writeaddr66 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||lsram_2048to139264x8.vhd(425);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/425
Implementation;Synthesis||CD638||@W:Signal writeaddr67 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||lsram_2048to139264x8.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/426
Implementation;Synthesis||CD638||@W:Signal writeaddr68 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||lsram_2048to139264x8.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/427
Implementation;Synthesis||CD638||@W:Signal readaddr0 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||lsram_2048to139264x8.vhd(428);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/428
Implementation;Synthesis||CD638||@W:Signal readaddr1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||lsram_2048to139264x8.vhd(429);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/429
Implementation;Synthesis||CD638||@W:Signal readaddr2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||lsram_2048to139264x8.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/430
Implementation;Synthesis||CD638||@W:Signal readaddr3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||lsram_2048to139264x8.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/431
Implementation;Synthesis||CD638||@W:Signal readaddr4 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||lsram_2048to139264x8.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/432
Implementation;Synthesis||CD638||@W:Signal readaddr5 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||lsram_2048to139264x8.vhd(433);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/433
Implementation;Synthesis||CD638||@W:Signal readaddr6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||lsram_2048to139264x8.vhd(434);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/434
Implementation;Synthesis||CD638||@W:Signal readaddr7 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||lsram_2048to139264x8.vhd(435);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/435
Implementation;Synthesis||CD638||@W:Signal readaddr8 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||lsram_2048to139264x8.vhd(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/436
Implementation;Synthesis||CD638||@W:Signal readaddr9 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||lsram_2048to139264x8.vhd(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/437
Implementation;Synthesis||CD638||@W:Signal readaddr10 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||lsram_2048to139264x8.vhd(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/438
Implementation;Synthesis||CD638||@W:Signal readaddr11 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||lsram_2048to139264x8.vhd(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/439
Implementation;Synthesis||CD638||@W:Signal readaddr12 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||lsram_2048to139264x8.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/440
Implementation;Synthesis||CD638||@W:Signal readaddr13 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||lsram_2048to139264x8.vhd(441);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/441
Implementation;Synthesis||CL252||@W:Bit 0 of signal wen_b68_xhdl is floating -- simulation mismatch possible.||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||lsram_2048to139264x8.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/220
Implementation;Synthesis||CL252||@W:Bit 1 of signal wen_b68_xhdl is floating -- simulation mismatch possible.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||lsram_2048to139264x8.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/220
Implementation;Synthesis||CL169||@W:Pruning unused register ckRdAddr_4(15 downto 9). Make sure that there are no unused intermediate registers.||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||lsram_2048to139264x8.vhd(932);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/932
Implementation;Synthesis||CL245||@W:Bit 0 of input b_wen of instance block68 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||lsram_2048to139264x8.vhd(23823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23823
Implementation;Synthesis||CL245||@W:Bit 1 of input b_wen of instance block68 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||lsram_2048to139264x8.vhd(23823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23823
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_3 is floating; a simulation mismatch is possible.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||SramCtrlIf.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_2 is floating; a simulation mismatch is possible.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||SramCtrlIf.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/137
Implementation;Synthesis||CL240||@W:Signal l_BUSY_all_1 is floating; a simulation mismatch is possible.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||SramCtrlIf.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/136
Implementation;Synthesis||CD630||@N: Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||AHBLSramIf.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/23
Implementation;Synthesis||CD434||@W:Signal hsel in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||AHBLSramIf.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/128
Implementation;Synthesis||CD434||@W:Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hreadyout_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hwdata_cal in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD434||@W:Signal haddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||AHBLSramIf.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/183
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||AHBLSramIf.vhd(276);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/276
Implementation;Synthesis||CD434||@W:Signal hsize_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_xhdl4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/595||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_req_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal burst_count_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/597||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal burst_count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal haddr_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hwdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal hwrite_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||AHBLSramIf.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/308
Implementation;Synthesis||CD434||@W:Signal ahbsram_wdata_usram_xhdl6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||AHBLSramIf.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/356
Implementation;Synthesis||CL169||@W:Pruning unused register HREADYIN_d_4. Make sure that there are no unused intermediate registers.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HSEL_d_4. Make sure that there are no unused intermediate registers.||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HBURST_d_4(2 downto 0). Make sure that there are no unused intermediate registers.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HTRANS_d_4(1 downto 0). Make sure that there are no unused intermediate registers.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register HWDATA_d_5(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||AHBLSramIf.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahblite_c1.rtl.||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||CoreAHBLite_C1.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_c1_coreahblite_c1_0_coreahblite.coreahblite_arch.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavestage.trans.||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||coreahblite_slavestage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||coreahblite_slavearbiter.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||coreahblite_slavearbiter.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/643||coreahblite_defaultslavesm.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||coreahblite_defaultslavesm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/647||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/655||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahblite_c0.rtl.||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/667||CoreAHBLite_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_c0_coreahblite_c0_0_coreahblite.coreahblite_arch.||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/669||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/671||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/677||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/691||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/693||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/697||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/698||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/699||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/700||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/701||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/702||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/703||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/704||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/705||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/711||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/713||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/714||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/715||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/716||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/717||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/719||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/720||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/721||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/722||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/723||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||top.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/724||coreahblite_masterstage.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||top.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/725||coreahblite_masterstage.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/90
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||coreahblite_matrix4x16.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/728||coreahblite_matrix4x16.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/729||coreahblite_matrix4x16.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/730||coreahblite_matrix4x16.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/731||coreahblite_matrix4x16.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/732||coreahblite_matrix4x16.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/733||coreahblite_matrix4x16.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/734||coreahblite_matrix4x16.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/93
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/735||coreahblite_matrix4x16.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/736||coreahblite_matrix4x16.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/737||coreahblite_matrix4x16.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/105
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||top.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/738||coreahblite_matrix4x16.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/739||coreahblite_matrix4x16.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/740||coreahblite_matrix4x16.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/741||coreahblite_matrix4x16.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/742||coreahblite_matrix4x16.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/743||coreahblite_matrix4x16.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/744||coreahblite_matrix4x16.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/745||coreahblite_matrix4x16.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||coreahblite_matrix4x16.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/747||coreahblite_matrix4x16.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/748||coreahblite_matrix4x16.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/749||coreahblite_matrix4x16.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/750||coreahblite_matrix4x16.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/751||coreahblite_matrix4x16.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/752||coreahblite_matrix4x16.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/753||coreahblite_matrix4x16.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/754||coreahblite_matrix4x16.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/188
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/755||coreahblite_matrix4x16.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/189
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/756||coreahblite_matrix4x16.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||coreahblite_matrix4x16.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/200
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||coreahblite_matrix4x16.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/201
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||coreahblite_matrix4x16.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/760||coreahblite_matrix4x16.vhd(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/212
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/761||coreahblite_matrix4x16.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/213
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/762||coreahblite_matrix4x16.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/214
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/763||coreahblite_matrix4x16.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/224
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/764||coreahblite_matrix4x16.vhd(225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/225
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/765||coreahblite_matrix4x16.vhd(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/226
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/766||coreahblite_matrix4x16.vhd(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/236
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/767||coreahblite_matrix4x16.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/237
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/768||coreahblite_matrix4x16.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||coreahblite_matrix4x16.vhd(248);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/248
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||coreahblite_matrix4x16.vhd(249);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/249
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||coreahblite_matrix4x16.vhd(250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/250
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/772||coreahblite_matrix4x16.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/773||coreahblite_matrix4x16.vhd(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/261
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/774||coreahblite_matrix4x16.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/262
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||top.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/775||coreahblite_matrix4x16.vhd(272);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/272
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||top.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/776||coreahblite_matrix4x16.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/273
Implementation;Synthesis||CL159||@N: Input HRESP_S16 is unused.||top.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/777||coreahblite_matrix4x16.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/274
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/779||coreahblite.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/188
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||top.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/780||coreahblite.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/201
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||top.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/781||coreahblite.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/214
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||top.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/782||coreahblite.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/227
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||top.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/783||coreahblite.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/240
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/784||coreahblite.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/253
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||top.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/785||coreahblite.vhd(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/266
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||top.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/786||coreahblite.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/279
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||top.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/787||coreahblite.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/292
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||top.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/788||coreahblite.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/305
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||top.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/789||coreahblite.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/318
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||top.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/790||coreahblite.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||top.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/791||coreahblite.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/344
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||top.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/792||coreahblite.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/357
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||top.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/793||coreahblite.vhd(370);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/370
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||top.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/794||coreahblite.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/383
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||top.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/795||coreahblite.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/396
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/796||coreahblite.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||top.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/797||coreahblite.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||top.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/798||coreahblite.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/171
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/799||coreahblite.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/803||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/806||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/807||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/808||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/809||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/810||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/811||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/812||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/813||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/814||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/815||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/816||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/817||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/818||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/819||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/826||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||top.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/848||coreahblite.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/188
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||top.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/849||coreahblite.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/201
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||top.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/850||coreahblite.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/214
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||top.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/851||coreahblite.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/227
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||coreahblite.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/240
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||coreahblite.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/253
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||coreahblite.vhd(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/266
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||top.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/855||coreahblite.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/279
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||top.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/856||coreahblite.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/292
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||top.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/857||coreahblite.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/305
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||top.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/858||coreahblite.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/318
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||top.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/859||coreahblite.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||top.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/860||coreahblite.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/344
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||top.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/861||coreahblite.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/357
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||top.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/862||coreahblite.vhd(370);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/370
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||top.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/863||coreahblite.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/383
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||top.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/864||coreahblite.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/396
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||top.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/867||AHBLSramIf.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/172
Implementation;Synthesis||CL246||@W:Input port bits 15 to 13 of writeaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/875||lsram_2048to139264x8.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 15 to 13 of readaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/876||lsram_2048to139264x8.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/35
Implementation;Synthesis||CL246||@W:Input port bits 8 to 0 of readaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/877||lsram_2048to139264x8.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sramcurr_state.||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/879||SramCtrlIf.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/179
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/885||SramCtrlIf.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd'/linenumber/40
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||CoreAHBLSRAM.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd'/linenumber/42
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||coreahbtoapb3_ahbtoapbsm.vhd(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd'/linenumber/257
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/899||coreahbtoapb3_penablescheduler.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd'/linenumber/130
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans(1 downto 0) is unused ||top.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/907||coreahbtoapb3.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/911||coreapb3.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/54
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/914||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/915||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/916||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/919||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1081||miv_rv32ima_l1_ahb_rocket_system.v(837);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/837
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||top.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1146||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||top.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1147||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||top.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1148||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||top.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1149||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire URSTBInt, as there is no assignment to it.||top.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1150||corejtagdebug.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/219
Implementation;Synthesis||CG360||@W:Removing wire URSTBInvInt, as there is no assignment to it.||top.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1151||corejtagdebug.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1158||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1159||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1160||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1161||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1162||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1163||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1164||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1165||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1166||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1167||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1168||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1169||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1170||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1171||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1172||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1173||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1174||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1175||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1176||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1177||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1180||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1181||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1182||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1183||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1184||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1185||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1186||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1187||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1188||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1189||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1190||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1191||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1192||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1193||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1194||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1195||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1196||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1197||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1198||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1199||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1200||miv_rv32ima_l1_ahb_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1201||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1202||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1203||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1204||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1205||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1206||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1207||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1208||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1209||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1210||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1211||miv_rv32ima_l1_ahb_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1213||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1214||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1215||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1216||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1217||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1218||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1219||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1221||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1222||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1223||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1224||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1225||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1226||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1227||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1228||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1229||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1230||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1231||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1232||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1233||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1234||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1235||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1236||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1237||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1238||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1239||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1240||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1241||miv_rv32ima_l1_ahb_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1242||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1243||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1244||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1245||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1246||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1247||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1248||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1249||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1250||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1251||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1252||miv_rv32ima_l1_ahb_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1254||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1255||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1256||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1257||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1258||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1259||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1260||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1262||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1263||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1264||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1265||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1266||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1267||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1268||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1269||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1270||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1271||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1272||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1273||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1274||miv_rv32ima_l1_ahb_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1275||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1276||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1277||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1278||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1279||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1280||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1281||miv_rv32ima_l1_ahb_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1283||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1284||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1285||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1287||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1288||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1289||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1290||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1291||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1292||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1293||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1294||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1295||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1296||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1297||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1298||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1299||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1300||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1301||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1302||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1303||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1304||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1305||miv_rv32ima_l1_ahb_queue_5.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1306||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1307||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1308||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1309||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1310||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1311||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1312||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1313||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1314||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1315||miv_rv32ima_l1_ahb_queue_5.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1317||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1318||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1319||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1320||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1321||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1322||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1330||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1331||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1332||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1333||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1334||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1335||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1336||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1337||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1338||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1339||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1340||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1341||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1342||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1343||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1344||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1345||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1346||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1349||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1350||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1351||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1352||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1353||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1354||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1355||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1356||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1359||miv_rv32ima_l1_ahb_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1360||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1361||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1362||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1363||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1364||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1365||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1366||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1367||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1368||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1369||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1370||miv_rv32ima_l1_ahb_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1372||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1373||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1374||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1375||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1376||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1377||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1378||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1380||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1381||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1382||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1383||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1384||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/157
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1385||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1386||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1387||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1388||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1391||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1392||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1393||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1394||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1395||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1396||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1397||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1404||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1405||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/131
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1406||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1407||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1408||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1409||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1410||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1415||miv_rv32ima_l1_ahb_repeater.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1416||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1417||miv_rv32ima_l1_ahb_repeater.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1418||miv_rv32ima_l1_ahb_repeater.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1419||miv_rv32ima_l1_ahb_repeater.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1420||miv_rv32ima_l1_ahb_repeater.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1421||miv_rv32ima_l1_ahb_repeater.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1422||miv_rv32ima_l1_ahb_repeater.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1425||miv_rv32ima_l1_ahb_repeater_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1426||miv_rv32ima_l1_ahb_repeater_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1427||miv_rv32ima_l1_ahb_repeater_2.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1428||miv_rv32ima_l1_ahb_repeater_2.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1429||miv_rv32ima_l1_ahb_repeater_2.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1430||miv_rv32ima_l1_ahb_repeater_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1431||miv_rv32ima_l1_ahb_repeater_2.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1432||miv_rv32ima_l1_ahb_repeater_2.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1435||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1436||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/156
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1437||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/158
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1438||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/160
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1442||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1443||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1444||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1446||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1448||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1449||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1450||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1464||miv_rv32ima_l1_ahb_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1467||miv_rv32ima_l1_ahb_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1470||miv_rv32ima_l1_ahb_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1472||miv_rv32ima_l1_ahb_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1474||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1479||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1504||miv_rv32ima_l1_ahb_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1507||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1517||miv_rv32ima_l1_ahb_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1521||miv_rv32ima_l1_ahb_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1526||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||top.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1528||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||top.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1529||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1530||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1531||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1532||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||top.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1533||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||top.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1534||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1535||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||top.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1536||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1537||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1538||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1539||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||top.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1540||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||top.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1541||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||top.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1542||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||top.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1543||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||top.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1544||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||top.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1545||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||top.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1546||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||top.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1547||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||top.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1548||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||top.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1549||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||top.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1550||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||top.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1551||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||top.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1552||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||top.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1553||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||top.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1554||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||top.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1555||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||top.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1556||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||top.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1557||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||top.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1558||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1559||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1560||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1561||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1562||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1563||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||top.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1564||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||top.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1565||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||top.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1566||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||top.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1567||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||top.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1568||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||top.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1569||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||top.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1570||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||top.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1571||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||top.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1572||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||top.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1573||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||top.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1574||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||top.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1575||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1576||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1577||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1578||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1579||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1580||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||top.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1581||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1582||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1583||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1584||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1585||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1586||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1587||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||top.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1588||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1589||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1590||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||top.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1591||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||top.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1592||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1593||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||top.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1594||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||top.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1595||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1596||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1597||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1598||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1599||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1600||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1601||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1602||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||top.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1603||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||top.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1604||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1605||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1606||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||top.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1607||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||top.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1608||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||top.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1609||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||top.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1610||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||top.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1611||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||top.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1612||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||top.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1613||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||top.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1614||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||top.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1615||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1616||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1617||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1618||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1619||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1620||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1621||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1622||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1623||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1624||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1625||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1627||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1631||miv_rv32ima_l1_ahb_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1633||miv_rv32ima_l1_ahb_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1638||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1642||miv_rv32ima_l1_ahb_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.||top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1648||miv_rv32ima_l1_ahb_tldebug_module_debug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/138
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1651||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1658||miv_rv32ima_l1_ahb_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1660||miv_rv32ima_l1_ahb_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||top.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1661||miv_rv32ima_l1_ahb_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1665||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1667||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1668||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1669||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1670||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1671||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1679||miv_rv32ima_l1_ahb_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1684||miv_rv32ima_l1_ahb_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1686||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1687||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1688||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||top.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1689||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||top.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1690||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||top.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1691||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||top.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1692||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1694||miv_rv32ima_l1_ahb_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1696||miv_rv32ima_l1_ahb_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||top.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1697||miv_rv32ima_l1_ahb_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1701||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1703||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||top.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1704||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1708||miv_rv32ima_l1_ahb_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1710||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1712||miv_rv32ima_l1_ahb_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1715||miv_rv32ima_l1_ahb_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1718||miv_rv32ima_l1_ahb_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||top.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1720||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||top.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1721||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||top.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1722||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1723||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1725||miv_rv32ima_l1_ahb_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1727||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1728||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1729||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1730||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1731||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1732||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1733||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1735||miv_rv32ima_l1_ahb_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1738||miv_rv32ima_l1_ahb_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1740||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1741||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1742||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1743||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1744||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1746||miv_rv32ima_l1_ahb_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1751||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1765||miv_rv32ima_l1_ahb_csrfile.v(1398);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1398
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||top.srr(1767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1767||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1770||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1771||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1772||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1773||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1774||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1775||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1776||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1777||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1778||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1781||miv_rv32ima_l1_ahb_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1788||miv_rv32ima_l1_ahb_rocket.v(2498);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2498
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1790||miv_rv32ima_l1_ahb_rocket.v(1488);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/1488
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1791||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1792||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1793||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1794||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1795||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1796||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1797||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1798||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1802||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1805||miv_rv32ima_l1_ahb_queue_16.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/253
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1807||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1808||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1809||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1810||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1811||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1812||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1813||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1814||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/460
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1816||miv_rv32ima_l1_ahb_tlto_ahb.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/459
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1818||miv_rv32ima_l1_ahb_queue_18.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1820||miv_rv32ima_l1_ahb_queue_19.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1822||miv_rv32ima_l1_ahb_tlerror_error.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/375
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1824||miv_rv32ima_l1_ahb_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1826||miv_rv32ima_l1_ahb_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1828||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1830||miv_rv32ima_l1_ahb_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1834||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1836||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1839||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1841||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1843||miv_rv32ima_l1_ahb_rocket_system.v(1835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1835
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_SEC, as there is no assignment to it.||top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1851||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_DED, as there is no assignment to it.||top.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1852||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_SEC, as there is no assignment to it.||top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1853||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_DED, as there is no assignment to it.||top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1854||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CG360||@W:Removing wire DRV_TDO, as there is no assignment to it.||top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1855||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CL318||@W:*Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1857||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1858||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1859||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1860||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CL318||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1861||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1866||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||top.srr(1867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1867||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1871||miv_rv32ima_l1_ahb_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1876||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1877||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1878||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||top.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1879||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1880||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1881||miv_rv32ima_l1_ahb_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||top.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1882||miv_rv32ima_l1_ahb_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1884||miv_rv32ima_l1_ahb_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||top.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1886||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1887||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1888||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1889||miv_rv32ima_l1_ahb_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1892||miv_rv32ima_l1_ahb_queue_19.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1893||miv_rv32ima_l1_ahb_queue_19.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||top.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1894||miv_rv32ima_l1_ahb_queue_19.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1897||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1898||miv_rv32ima_l1_ahb_tlto_ahb.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1900||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1901||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||top.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1905||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1912||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1925||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1927||miv_rv32ima_l1_ahb_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1933||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||top.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1936||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1939||miv_rv32ima_l1_ahb_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1940||miv_rv32ima_l1_ahb_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||top.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1941||miv_rv32ima_l1_ahb_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1944||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1945||miv_rv32ima_l1_ahb_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1946||miv_rv32ima_l1_ahb_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||top.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1948||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||top.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1949||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1951||miv_rv32ima_l1_ahb_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||top.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1953||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1954||miv_rv32ima_l1_ahb_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1955||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1956||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1957||miv_rv32ima_l1_ahb_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||top.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1963||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1975||miv_rv32ima_l1_ahb_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1976||miv_rv32ima_l1_ahb_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1979||miv_rv32ima_l1_ahb_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1987||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||top.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1995||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1996||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||top.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1997||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2001||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2007||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2008||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2009||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2010||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2020||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2021||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2030||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2031||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2032||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2034||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2035||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2040||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||top.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2041||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||top.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2042||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2043||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2044||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||top.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2045||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||top.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2046||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2047||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2050||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2051||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2053||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2054||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2060||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2061||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2071||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2086||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||top.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2087||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||top.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2088||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||top.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2089||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||top.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2097||corejtagdebug.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||top.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2098||corejtagdebug.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||top.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2099||corejtagdebug.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||top.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2100||corejtagdebug.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||top.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2101||corejtagdebug.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||top.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2102||corejtagdebug.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/77
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||top.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2103||corejtagdebug.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2104||corejtagdebug.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2105||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2106||corejtagdebug.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||top.srr(2107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2107||corejtagdebug.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2108||corejtagdebug.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2109||corejtagdebug.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2110||corejtagdebug.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||top.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2111||corejtagdebug.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||top.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2112||corejtagdebug.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||top.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2113||corejtagdebug.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||top.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2114||corejtagdebug.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||top.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2115||corejtagdebug.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||top.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2116||corejtagdebug.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||top.srr(2117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2117||corejtagdebug.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||top.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2118||corejtagdebug.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||top.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2119||corejtagdebug.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||top.srr(2120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2120||corejtagdebug.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||top.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2121||corejtagdebug.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||top.srr(2122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2122||corejtagdebug.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/158
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||top.srr(2123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2123||corejtagdebug.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/159
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||top.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2124||corejtagdebug.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||top.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2125||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||top.srr(2126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2126||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||top.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2127||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2210||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2228||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2229||coreahblite_matrix4x16.vhd(5713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5713
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2230||coreahblite_matrix4x16.vhd(5654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5654
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2231||coreahblite_matrix4x16.vhd(5595);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5595
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2232||coreahblite_matrix4x16.vhd(5536);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5536
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2233||coreahblite_matrix4x16.vhd(5477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5477
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2234||coreahblite_matrix4x16.vhd(5418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5418
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2235||coreahblite_matrix4x16.vhd(5300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5300
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_7 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2236||coreahblite_matrix4x16.vhd(5182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5182
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2237||coreahblite_matrix4x16.vhd(5123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5123
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2238||coreahblite_matrix4x16.vhd(5064);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5064
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2239||coreahblite_matrix4x16.vhd(5005);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5005
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2240||coreahblite_matrix4x16.vhd(4946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4946
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2241||coreahblite_matrix4x16.vhd(4887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4887
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2242||coreahblite_matrix4x16.vhd(5359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5359
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2243||coreahblite_matrix4x16.vhd(4828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4828
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2244||coreahblite_matrix4x16.vhd(5713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5713
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2245||coreahblite_matrix4x16.vhd(5654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5654
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2246||coreahblite_matrix4x16.vhd(5595);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5595
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2247||coreahblite_matrix4x16.vhd(5536);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5536
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2248||coreahblite_matrix4x16.vhd(5477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5477
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2249||coreahblite_matrix4x16.vhd(5418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5418
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2250||coreahblite_matrix4x16.vhd(5300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5300
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_8 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2251||coreahblite_matrix4x16.vhd(5241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5241
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2252||coreahblite_matrix4x16.vhd(5123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5123
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2253||coreahblite_matrix4x16.vhd(5064);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5064
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2254||coreahblite_matrix4x16.vhd(5005);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5005
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2255||coreahblite_matrix4x16.vhd(4946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4946
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2256||coreahblite_matrix4x16.vhd(4887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4887
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2257||coreahblite_matrix4x16.vhd(5359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5359
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2258||coreahblite_matrix4x16.vhd(4828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4828
Implementation;Synthesis||BN114||@W:Removing instance block68 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2259||lsram_2048to139264x8.vhd(23823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23823
Implementation;Synthesis||BN114||@W:Removing instance block67 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2260||lsram_2048to139264x8.vhd(23863);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23863
Implementation;Synthesis||BN114||@W:Removing instance block66 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2261||lsram_2048to139264x8.vhd(23903);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23903
Implementation;Synthesis||BN114||@W:Removing instance block65 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2262||lsram_2048to139264x8.vhd(23943);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23943
Implementation;Synthesis||BN114||@W:Removing instance block64 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2263||lsram_2048to139264x8.vhd(23983);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/23983
Implementation;Synthesis||BN114||@W:Removing instance block63 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2264||lsram_2048to139264x8.vhd(24023);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24023
Implementation;Synthesis||BN114||@W:Removing instance block62 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2265||lsram_2048to139264x8.vhd(24063);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24063
Implementation;Synthesis||BN114||@W:Removing instance block61 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2266||lsram_2048to139264x8.vhd(24103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24103
Implementation;Synthesis||BN114||@W:Removing instance block60 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2267||lsram_2048to139264x8.vhd(24143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24143
Implementation;Synthesis||BN114||@W:Removing instance block59 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2268||lsram_2048to139264x8.vhd(24183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24183
Implementation;Synthesis||BN114||@W:Removing instance block58 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2269||lsram_2048to139264x8.vhd(24223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24223
Implementation;Synthesis||BN114||@W:Removing instance block57 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2270||lsram_2048to139264x8.vhd(24263);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24263
Implementation;Synthesis||BN114||@W:Removing instance block56 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2271||lsram_2048to139264x8.vhd(24303);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24303
Implementation;Synthesis||BN114||@W:Removing instance block55 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2272||lsram_2048to139264x8.vhd(24343);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24343
Implementation;Synthesis||BN114||@W:Removing instance block54 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2273||lsram_2048to139264x8.vhd(24383);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24383
Implementation;Synthesis||BN114||@W:Removing instance block53 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2274||lsram_2048to139264x8.vhd(24423);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24423
Implementation;Synthesis||BN114||@W:Removing instance block52 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2275||lsram_2048to139264x8.vhd(24463);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24463
Implementation;Synthesis||BN114||@W:Removing instance block51 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2276||lsram_2048to139264x8.vhd(24503);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24503
Implementation;Synthesis||BN114||@W:Removing instance block50 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2277||lsram_2048to139264x8.vhd(24543);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24543
Implementation;Synthesis||BN114||@W:Removing instance block49 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2278||lsram_2048to139264x8.vhd(24583);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24583
Implementation;Synthesis||BN114||@W:Removing instance block48 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2279||lsram_2048to139264x8.vhd(24623);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24623
Implementation;Synthesis||BN114||@W:Removing instance block47 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2280||lsram_2048to139264x8.vhd(24663);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24663
Implementation;Synthesis||BN114||@W:Removing instance block46 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2281||lsram_2048to139264x8.vhd(24703);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24703
Implementation;Synthesis||BN114||@W:Removing instance block45 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2282||lsram_2048to139264x8.vhd(24743);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24743
Implementation;Synthesis||BN114||@W:Removing instance block44 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2283||lsram_2048to139264x8.vhd(24783);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24783
Implementation;Synthesis||BN114||@W:Removing instance block43 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2284||lsram_2048to139264x8.vhd(24823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24823
Implementation;Synthesis||BN114||@W:Removing instance block42 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2285||lsram_2048to139264x8.vhd(24863);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24863
Implementation;Synthesis||BN114||@W:Removing instance block41 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2286||lsram_2048to139264x8.vhd(24903);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24903
Implementation;Synthesis||BN114||@W:Removing instance block40 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2287||lsram_2048to139264x8.vhd(24943);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24943
Implementation;Synthesis||BN114||@W:Removing instance block39 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2288||lsram_2048to139264x8.vhd(24983);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/24983
Implementation;Synthesis||BN114||@W:Removing instance block38 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2289||lsram_2048to139264x8.vhd(25023);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25023
Implementation;Synthesis||BN114||@W:Removing instance block37 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2290||lsram_2048to139264x8.vhd(25063);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25063
Implementation;Synthesis||BN114||@W:Removing instance block36 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2291||lsram_2048to139264x8.vhd(25103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25103
Implementation;Synthesis||BN114||@W:Removing instance block35 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2292||lsram_2048to139264x8.vhd(25143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25143
Implementation;Synthesis||BN114||@W:Removing instance block34 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2293||lsram_2048to139264x8.vhd(25183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25183
Implementation;Synthesis||BN114||@W:Removing instance block33 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2294||lsram_2048to139264x8.vhd(25223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25223
Implementation;Synthesis||BN114||@W:Removing instance block32 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2295||lsram_2048to139264x8.vhd(25263);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25263
Implementation;Synthesis||BN114||@W:Removing instance block31 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2296||lsram_2048to139264x8.vhd(25303);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25303
Implementation;Synthesis||BN114||@W:Removing instance block30 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2297||lsram_2048to139264x8.vhd(25343);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25343
Implementation;Synthesis||BN114||@W:Removing instance block29 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2298||lsram_2048to139264x8.vhd(25383);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25383
Implementation;Synthesis||BN114||@W:Removing instance block28 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2299||lsram_2048to139264x8.vhd(25423);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25423
Implementation;Synthesis||BN114||@W:Removing instance block27 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2300||lsram_2048to139264x8.vhd(25463);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25463
Implementation;Synthesis||BN114||@W:Removing instance block26 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2301||lsram_2048to139264x8.vhd(25503);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25503
Implementation;Synthesis||BN114||@W:Removing instance block25 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2302||lsram_2048to139264x8.vhd(25543);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25543
Implementation;Synthesis||BN114||@W:Removing instance block24 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2303||lsram_2048to139264x8.vhd(25583);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25583
Implementation;Synthesis||BN114||@W:Removing instance block23 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2304||lsram_2048to139264x8.vhd(25623);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25623
Implementation;Synthesis||BN114||@W:Removing instance block22 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2305||lsram_2048to139264x8.vhd(25663);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25663
Implementation;Synthesis||BN114||@W:Removing instance block21 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2306||lsram_2048to139264x8.vhd(25703);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25703
Implementation;Synthesis||BN114||@W:Removing instance block20 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2307||lsram_2048to139264x8.vhd(25743);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25743
Implementation;Synthesis||BN114||@W:Removing instance block19 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2308||lsram_2048to139264x8.vhd(25783);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25783
Implementation;Synthesis||BN114||@W:Removing instance block18 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2309||lsram_2048to139264x8.vhd(25823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25823
Implementation;Synthesis||BN114||@W:Removing instance block17 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.||top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2310||lsram_2048to139264x8.vhd(25863);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25863
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2311||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2312||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2313||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2314||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2315||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2316||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2317||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2318||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2319||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2320||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2321||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2322||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2323||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2324||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2325||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2326||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2327||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2328||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2329||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2330||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2331||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2332||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2333||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2334||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2335||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2336||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2337||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2338||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2339||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2340||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2341||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2342||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2343||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2344||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2345||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2346||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2347||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2348||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2349||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2350||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2351||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2352||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2353||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2354||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2355||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2356||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2357||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2358||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2359||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2360||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2361||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2362||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2363||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2364||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2365||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2366||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2367||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2368||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2369||miv_rv32ima_l1_ahb_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2370||miv_rv32ima_l1_ahb_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2371||miv_rv32ima_l1_ahb_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2372||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2373||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2374||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2375||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2376||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2377||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2378||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2379||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2380||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2381||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2382||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2383||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2384||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2385||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2386||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2387||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2388||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2389||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2390||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2391||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2392||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2393||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2394||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2395||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2396||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2397||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2398||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2399||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2400||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2401||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2402||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2403||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2404||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2405||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2406||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2407||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2408||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2409||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2410||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2411||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2412||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2413||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2414||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2417||miv_rv32ima_l1_ahb_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2418||miv_rv32ima_l1_ahb_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2419||miv_rv32ima_l1_ahb_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2422||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2423||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2424||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2425||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2426||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2427||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2428||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2429||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2430||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2431||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2432||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2433||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2434||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2435||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2436||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2437||coreahblite_matrix4x16.vhd(4543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4543
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2438||coreahblite_matrix4x16.vhd(4618);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4618
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2439||coreahblite_matrix4x16.vhd(4693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4693
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_4(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2440||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2441||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_5(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2442||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_4(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2443||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_6(coreahblite_addrdec_arch) because it does not drive other instances.||top.srr(2444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2444||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_5(coreahblite_defaultslavesm_arch) because it does not drive other instances.||top.srr(2445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2445||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2446||coreahblite_matrix4x16.vhd(4543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4543
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2447||coreahblite_matrix4x16.vhd(4618);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4618
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch) because it does not drive other instances.||top.srr(2448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2448||coreahblite_matrix4x16.vhd(4693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4693
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||top.srr(2449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2449||miv_rv32ima_l1_ahb_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||top.srr(2450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2450||miv_rv32ima_l1_ahb_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||top.srr(2451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2451||miv_rv32ima_l1_ahb_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||top.srr(2452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2452||miv_rv32ima_l1_ahb_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||top.srr(2453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2453||miv_rv32ima_l1_ahb_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||top.srr(2454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2454||miv_rv32ima_l1_ahb_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||top.srr(2455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2455||miv_rv32ima_l1_ahb_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||top.srr(2456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2456||miv_rv32ima_l1_ahb_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||top.srr(2457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2457||miv_rv32ima_l1_ahb_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||top.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2458||miv_rv32ima_l1_ahb_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||top.srr(2459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2459||miv_rv32ima_l1_ahb_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||top.srr(2460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2460||miv_rv32ima_l1_ahb_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||top.srr(2461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2461||miv_rv32ima_l1_ahb_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||top.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2462||miv_rv32ima_l1_ahb_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||top.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2463||miv_rv32ima_l1_ahb_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||top.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2464||miv_rv32ima_l1_ahb_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||top.srr(2465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2465||miv_rv32ima_l1_ahb_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||top.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2466||miv_rv32ima_l1_ahb_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||top.srr(2467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2467||miv_rv32ima_l1_ahb_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||top.srr(2468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2468||miv_rv32ima_l1_ahb_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||top.srr(2469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2469||miv_rv32ima_l1_ahb_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||top.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2470||miv_rv32ima_l1_ahb_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||top.srr(2471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2471||miv_rv32ima_l1_ahb_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||top.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2472||miv_rv32ima_l1_ahb_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||top.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2473||miv_rv32ima_l1_ahb_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||top.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2474||miv_rv32ima_l1_ahb_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||top.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2475||miv_rv32ima_l1_ahb_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||top.srr(2476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2476||miv_rv32ima_l1_ahb_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.||top.srr(2477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2477||miv_rv32ima_l1_ahb_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_30 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.||top.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2478||miv_rv32ima_l1_ahb_tlplic_plic.v(2254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2254
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_31 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.||top.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2479||miv_rv32ima_l1_ahb_tlplic_plic.v(2262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2262
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.||top.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2480||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance Queue_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.||top.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2481||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3(verilog) because it does not drive other instances.||top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2482||miv_rv32ima_l1_ahb_int_xing.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xing.v'/linenumber/194
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.||top.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2483||miv_rv32ima_l1_ahb_tlerror_error.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/235
Implementation;Synthesis||BN115||@N: Removing instance xing (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING(verilog) because it does not drive other instances.||top.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2484||miv_rv32ima_l1_ahb_rocket_system.v(1663);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1663
Implementation;Synthesis||BN115||@N: Removing instance xbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR(verilog) because it does not drive other instances.||top.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2485||miv_rv32ima_l1_ahb_rocket_system.v(1190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1190
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2486||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2487||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2488||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2489||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2490||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2491||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2492||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2493||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2494||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2495||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2496||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2497||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2498||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2499||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2500||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2501||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2502||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2503||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2504||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2505||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2506||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2507||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2508||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2509||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2510||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2511||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2512||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2513||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2514||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2515||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2516||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2517||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2518||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2519||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans) because it does not drive other instances.||top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2520||coreahblite_matrix4x16.vhd(4769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4769
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans) because it does not drive other instances.||top.srr(2521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2521||coreahblite_matrix4x16.vhd(4769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4769
Implementation;Synthesis||BN362||@N: Removing sequential instance block16 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2522||lsram_2048to139264x8.vhd(25903);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25903
Implementation;Synthesis||BN362||@N: Removing sequential instance block15 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2523||lsram_2048to139264x8.vhd(25943);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25943
Implementation;Synthesis||BN362||@N: Removing sequential instance block14 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2524||lsram_2048to139264x8.vhd(25983);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/25983
Implementation;Synthesis||BN362||@N: Removing sequential instance block13 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2525||lsram_2048to139264x8.vhd(26023);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/26023
Implementation;Synthesis||BN362||@N: Removing sequential instance block12 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2526||lsram_2048to139264x8.vhd(26063);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/26063
Implementation;Synthesis||BN362||@N: Removing sequential instance block11 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2527||lsram_2048to139264x8.vhd(26103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/26103
Implementation;Synthesis||BN362||@N: Removing sequential instance block10 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.||top.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2528||lsram_2048to139264x8.vhd(26143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd'/linenumber/26143
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2529||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2530||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2531||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2532||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||top.srr(2533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2533||miv_rv32ima_l1_ahb_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance reg\$(in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2534||miv_rv32ima_l1_ahb_negative_edge_latch.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2535||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2536||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch) because it does not drive other instances.||top.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2537||coreahblite_slavestage.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/142
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch) because it does not drive other instances.||top.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2538||coreahblite_slavestage.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_128_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2539||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance regHBURST[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_128_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2540||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2541||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2542||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(2543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2543||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2544||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hsize[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2545||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2582||corejtagdebug_uj_jtag.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/195
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(2584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2584||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2710||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2726||null;null
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2731||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2732||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2733||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2734||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2735||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2736||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2737||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2738||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.||top.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2739||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) has its enable tied to GND.||top.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2740||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2741||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||top.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2742||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2743||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2744||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2745||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2746||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2751||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2752||coreapb3.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/423
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2753||coreapb3.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/423
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) with 16 words by 2 bits.||top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2754||coreapb3.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/423
Implementation;Synthesis||BN362||@N: Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2755||ahblsramif.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/343
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2756||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2757||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2758||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. ||top.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2759||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. ||top.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2760||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. ||top.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2761||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. ||top.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2762||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. ||top.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2763||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. ||top.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2764||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. ||top.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2765||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. ||top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2766||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. ||top.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2767||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. ||top.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2768||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. ||top.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2769||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. ||top.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2770||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. ||top.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2771||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. ||top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2772||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. ||top.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2773||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. ||top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2774||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. ||top.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2775||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. ||top.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2776||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. ||top.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2777||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. ||top.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2778||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. ||top.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2779||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. ||top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2780||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. ||top.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2781||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. ||top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2782||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. ||top.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2783||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. ||top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2784||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. ||top.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2785||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. ||top.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2786||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2787||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2788||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2789||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2790||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2791||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2792||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2793||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2794||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2795||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2796||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2797||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2798||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2799||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2800||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2801||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2802||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2803||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2804||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2805||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2806||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2807||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2808||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2809||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2810||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2811||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2812||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2813||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2814||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2815||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2816||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2817||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2818||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2819||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2820||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2821||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2822||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2823||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2824||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2825||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2826||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. ||top.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2827||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. ||top.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2828||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. ||top.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2829||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2830||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2831||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2832||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2833||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2834||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. ||top.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2835||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2836||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2837||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2838||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2839||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2840||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2841||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2842||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2843||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2844||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2845||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2846||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2847||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2848||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2849||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2850||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2851||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2852||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2853||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2854||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2855||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2856||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||top.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2857||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2863||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2864||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2865||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2866||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2867||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2868||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2869||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2870||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2871||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2872||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2873||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2874||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2875||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2876||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2877||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2878||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2879||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2880||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2881||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2882||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2901||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2902||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2903||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2922||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2923||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2924||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO231||@N: Found counter in view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated) instance count[4:0] ||top.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2930||ahblsramif.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[15] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2931||ahblsramif.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[16] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2932||ahblsramif.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[17] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2933||ahblsramif.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[18] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2934||ahblsramif.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance HADDR_d[19] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2935||ahblsramif.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/135
Implementation;Synthesis||MO160||@W:Register bit burst_count_reg[1] (in view view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(2936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2936||ahblsramif.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd'/linenumber/251
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2942||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2943||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2944||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2945||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2946||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2947||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2948||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2949||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2950||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2951||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2952||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2953||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2954||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2955||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2956||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2957||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2958||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2959||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2960||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2961||coreahbtoapb3_apbaddrdata.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/76
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[4] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2962||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[5] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2963||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[6] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2964||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[7] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2965||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2966||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2967||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2968||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2969||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[12] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2970||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[13] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2971||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[14] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2972||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[15] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2973||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2974||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2975||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2976||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2977||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2978||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2979||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2980||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2981||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2982||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2983||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2984||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2985||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2986||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2987||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2988||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.hwdataReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2989||coreahbtoapb3_apbaddrdata.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2990||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2991||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2992||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2993||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2994||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2995||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2996||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2997||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2998||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2999||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3000||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3001||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3002||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3003||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3004||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3005||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3006||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3007||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3008||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3009||coreahbtoapb3_apbaddrdata.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/104
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[31] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3010||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[30] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3011||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[29] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3012||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[28] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3013||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[27] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3014||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[26] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3015||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[25] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3016||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[24] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3017||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[23] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3018||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[22] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3019||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[21] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3020||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[20] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3021||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[19] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3022||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[18] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3023||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[17] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3024||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[16] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3025||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[15] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3026||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[14] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3027||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[13] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3028||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[12] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3029||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[11] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3030||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[10] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3031||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[9] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3032||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[8] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3033||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[7] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3034||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[6] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3035||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[5] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3036||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||MO160||@W:Register bit U_ApbAddrData.HRDATA[4] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3037||coreahbtoapb3_apbaddrdata.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd'/linenumber/146
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3045||coreahbtoapb3_ahbtoapbsm.vhd(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd'/linenumber/257
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] ||top.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3051||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] ||top.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3052||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.||top.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3053||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||top.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3054||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||top.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3055||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||top.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3056||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.||top.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3057||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.||top.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3058||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3059||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3060||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3061||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3062||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||top.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3063||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3064||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3065||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3066||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||top.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3067||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3068||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3069||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3070||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3071||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3072||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3073||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3074||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3075||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3076||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3077||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||top.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3078||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||top.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3079||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||top.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3080||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3081||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||top.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3082||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||top.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3083||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||top.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3084||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||top.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3085||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3086||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3087||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3088||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3089||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3090||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3091||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3092||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3093||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3096||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3097||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3098||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3099||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3100||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3101||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||top.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3102||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3103||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3104||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3105||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3106||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3107||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3108||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3109||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3110||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3111||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3112||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3113||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3114||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3115||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3116||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3117||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3118||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3119||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3120||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3121||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3122||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3123||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3124||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.||top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3130||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.||top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3131||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.||top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3132||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||top.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3133||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3134||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||top.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3135||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.||top.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3136||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||top.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3137||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||top.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3138||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3139||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3140||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||top.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3150||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||top.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3151||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3152||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3153||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3154||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3155||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3156||miv_rv32ima_l1_ahb_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3157||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3158||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3159||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3160||miv_rv32ima_l1_ahb_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3161||miv_rv32ima_l1_ahb_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3162||miv_rv32ima_l1_ahb_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3163||miv_rv32ima_l1_ahb_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3164||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3165||miv_rv32ima_l1_ahb_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))||top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3166||miv_rv32ima_l1_ahb_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/238
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3167||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3168||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3169||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3170||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3171||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3172||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3173||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3174||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3175||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3176||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3177||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3178||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3179||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3180||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3181||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3182||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3183||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3184||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3187||miv_rv32ima_l1_ahb_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3188||miv_rv32ima_l1_ahb_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3189||miv_rv32ima_l1_ahb_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3190||miv_rv32ima_l1_ahb_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] ||top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3200||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.||top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3201||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3202||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.||top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3203||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3204||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.||top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3205||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3206||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.||top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3207||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3208||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] ||top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3209||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] ||top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3210||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3214||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3215||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3216||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3217||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3218||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3219||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3220||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3221||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3222||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3223||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3224||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3225||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3226||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3227||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3228||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3229||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3230||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3231||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3232||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3233||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3234||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3235||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3236||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3237||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3238||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3239||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3240||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3241||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3242||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3243||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3244||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3245||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3246||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3247||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3248||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3249||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3250||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3251||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3252||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3253||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3254||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3255||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3256||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3257||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3258||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3259||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3260||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3261||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3262||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3263||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3264||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3265||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3266||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3267||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3268||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3269||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3270||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3271||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3272||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3273||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3274||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3275||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3276||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3277||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3278||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3279||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3280||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3281||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3282||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3283||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3284||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3285||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3286||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3287||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3288||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3289||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3290||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3291||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3292||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3293||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3294||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3295||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3296||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3297||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3298||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3299||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3300||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3301||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3302||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3303||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3304||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3305||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3306||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3307||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3308||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FF150||@N: Multiplier MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.||top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3314||miv_rv32ima_l1_ahb_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/289
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.||top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3344||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/509
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.un1__GEN_2_i_0_a2 (in view: work.top(rtl)) with 45 loads 3 times to improve timing.||top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3345||miv_rv32ima_l1_ahb_rocket_system.v(1807);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1807
Implementation;Synthesis||FX271||@N: Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid (in view: work.top(rtl)) with 33 loads 2 times to improve timing.||top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3346||miv_rv32ima_l1_ahb_async_queue_sink.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/222
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_0 on CLKINT  I_2771 ||top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3355||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.AsyncResetSynchronizerShiftReg_w1_d3_i0_io_q on CLKINT  I_2772 ||top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3356||null;null
Implementation;Synthesis||FP130||@N: Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iURSTB on CLKINT  I_2773 ||top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3357||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner_io_innerCtrl_sink_reset_n on CLKINT  I_2774 ||top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3358||null;null
Implementation;Synthesis||FP130||@N: Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iUDRCK on CLKINT  I_2775 ||top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3359||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3408||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3416||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 20.00ns ||top.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3417||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.||top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3418||null;null
Implementation;Compile;RootName:top
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
