<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMCEID3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMCEID3, Performance Monitors Common Event Identification register 3</h1><p>The PMCEID3 characteristics are:</p><h2>Purpose</h2>
        <p>Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range <span class="hexnumber">0x4020</span> to <span class="hexnumber">0x403F</span>.</p>

      
        <p>For more information about the Common events and the use of the PMCEIDn registers, see <span class="xref">'The PMU event number space and common events'</span>.</p>
      <h2>Configuration</h2><p>External register PMCEID3 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0[63:32]</a>.</p><p>External register PMCEID3 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmceid3.html">PMCEID3[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented. Otherwise, direct accesses to PMCEID3 are <span class="arm-defined-word">RES0</span>.</p>
        <p>PMCEID3 is in the Core power domain.</p>
      <h2>Attributes</h2>
        <p>PMCEID3 is a 32-bit register.</p>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">IDhi0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">IDhi&lt;n&gt;, bit [n], for n = 31 to 0</h4><div class="field"><p>IDhi[n] corresponds to Common event (<span class="hexnumber">0x4020</span> + n).</p>
<p>For each bit:</p><table class="valuetable"><tr><th>IDhi&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The Common event is not implemented, or not counted.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The Common event is implemented.</p>
        </td></tr></table><p>When the value of a bit in the field is 1, the corresponding Common event is implemented and counted.</p>
<div class="note"><span class="note-header">Note</span><p>Arm recommends that if a Common event is never counted, the value of the corresponding bit is 0.</p></div><p>A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional Common event.</p>
<div class="note"><span class="note-header">Note</span><p>Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID&lt;n&gt; registers of that earlier version of the PMU architecture.</p></div></div><div class="access_mechanisms"><h2>Accessing PMCEID3</h2>
        <div class="note"><span class="note-header">Note</span><p>AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">Accessible at offset 0xE2C from PMU</h4><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
