// Seed: 2192792283
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14
);
  always @(posedge 1) force id_1 = id_14 == 1;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    input wire id_4,
    output wire id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    inout tri1 id_11
    , id_23,
    output uwire id_12,
    input tri1 id_13,
    input wire id_14,
    output tri0 id_15,
    input uwire id_16,
    output tri id_17,
    output tri0 id_18,
    output wor id_19,
    input supply0 id_20,
    output tri id_21
);
  wire id_24;
  module_0(
      id_7,
      id_18,
      id_13,
      id_13,
      id_12,
      id_16,
      id_14,
      id_15,
      id_8,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_1
  );
  assign id_2 = 1;
endmodule
