
;; Function port_init (port_init, funcdef_no=0, decl_uid=2267, cgraph_uid=0, symbol_order=0)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (mem/c:QI (symbol_ref:PSI ("__msp430x_in_isr") [flags 0x40]  <var_decl 0x2ad65958af30 __msp430x_in_isr>) [1 __msp430x_in_isr+0 S1 A8])
        (const_int 0 [0])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:304 -1
     (nil))
(insn 8 5 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:305 -1
     (nil))

;; Function port_get_irq_status (port_get_irq_status, funcdef_no=1, decl_uid=2270, cgraph_uid=1, symbol_order=1)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 12.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 5 2 (set (reg:HI 26 [ __x ])
        (asm_operands/v:HI ("mov SR, %0") ("=r") 0 []
             []
             [] ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314 -1
     (nil))
(insn 5 6 7 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [2 __x+0 S2 A16])
        (reg:HI 26 [ __x ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314 -1
     (nil))
(insn 7 5 8 2 (set (reg:HI 23 [ _2 ])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [2 __x+0 S2 A16])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314 -1
     (nil))
(insn 8 7 11 2 (set (reg:HI 24 [ _3 ])
        (reg:HI 23 [ _2 ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314 -1
     (nil))
(insn 11 8 15 2 (set (reg:HI 25 [ <retval> ])
        (reg:HI 24 [ _3 ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:314 -1
     (nil))
(insn 15 11 16 2 (set (reg/i:HI 12 R12)
        (reg:HI 25 [ <retval> ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:315 -1
     (nil))
(insn 16 15 0 2 (use (reg/i:HI 12 R12)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:315 -1
     (nil))

;; Function port_irq_enabled (port_irq_enabled, funcdef_no=2, decl_uid=2275, cgraph_uid=2, symbol_order=2)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 15.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])
        (reg:HI 12 R12 [ sts ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:326 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:HI 23 [ _2 ])
        (and:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])
            (const_int 8 [0x8]))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 27)
        (minus:HI (const_int 0 [0])
            (reg:HI 23 [ _2 ]))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 28)
        (ior:HI (reg:HI 27)
            (reg:HI 23 [ _2 ]))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 9 8 10 2 (set (reg:HI 29)
        (lshiftrt:HI (reg:HI 28)
            (const_int 15 [0xf]))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 10 9 11 2 (set (reg:QI 26)
        (subreg:QI (reg:HI 29) 0)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 11 10 14 2 (set (reg:HI 24 [ _3 ])
        (zero_extend:HI (reg:QI 26))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 14 11 18 2 (set (reg:QI 25 [ <retval> ])
        (subreg/s/v:QI (reg:HI 24 [ _3 ]) 0)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:328 -1
     (nil))
(insn 18 14 19 2 (set (reg/i:QI 12 R12)
        (reg:QI 25 [ <retval> ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:329 -1
     (nil))
(insn 19 18 0 2 (use (reg/i:QI 12 R12)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:329 -1
     (nil))

;; Function port_is_isr_context (port_is_isr_context, funcdef_no=3, decl_uid=2278, cgraph_uid=3, symbol_order=3)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 9.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (reg:HI 23 [ _2 ])
        (zero_extend:HI (mem/c:QI (symbol_ref:PSI ("__msp430x_in_isr") [flags 0x40]  <var_decl 0x2ad65958af30 __msp430x_in_isr>) [1 __msp430x_in_isr+0 S1 A8]))) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:339 -1
     (nil))
(insn 8 5 12 2 (set (reg:QI 24 [ <retval> ])
        (subreg/s/v:QI (reg:HI 23 [ _2 ]) 0)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:339 -1
     (nil))
(insn 12 8 13 2 (set (reg/i:QI 12 R12)
        (reg:QI 24 [ <retval> ])) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:340 -1
     (nil))
(insn 13 12 0 2 (use (reg/i:QI 12 R12)) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:340 -1
     (nil))

;; Function port_lock (port_lock, funcdef_no=4, decl_uid=2281, cgraph_uid=4, symbol_order=4)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (asm_input/v ("dint") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:347) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:347 -1
     (nil))
(insn 6 5 9 2 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:348) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:348 -1
     (nil))
(insn 9 6 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:349 -1
     (nil))

;; Function port_unlock (port_unlock, funcdef_no=5, decl_uid=2284, cgraph_uid=5, symbol_order=5)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:355) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:355 -1
     (nil))
(insn 6 5 9 2 (asm_input/v ("eint { nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:356) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:356 -1
     (nil))
(insn 9 6 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:357 -1
     (nil))

;; Function port_lock_from_isr (port_lock_from_isr, funcdef_no=6, decl_uid=2287, cgraph_uid=6, symbol_order=6)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:365 -1
     (nil))

;; Function port_unlock_from_isr (port_unlock_from_isr, funcdef_no=7, decl_uid=2290, cgraph_uid=7, symbol_order=7)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:373 -1
     (nil))

;; Function port_disable (port_disable, funcdef_no=8, decl_uid=2293, cgraph_uid=8, symbol_order=8)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (asm_input/v ("dint") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:380) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:380 -1
     (nil))
(insn 6 5 9 2 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:381) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:381 -1
     (nil))
(insn 9 6 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:382 -1
     (nil))

;; Function port_suspend (port_suspend, funcdef_no=9, decl_uid=2296, cgraph_uid=9, symbol_order=9)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (asm_input/v ("dint") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:389) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:389 -1
     (nil))
(insn 6 5 9 2 (asm_input/v ("nop") ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:390) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:390 -1
     (nil))
(insn 9 6 0 2 (const_int 0 [0]) ../../../ChibiOS-Contrib/os/common/ports/MSP430X/chcore.h:391 -1
     (nil))

;; Function chSysInit (chSysInit, funcdef_no=25, decl_uid=2344, cgraph_uid=25, symbol_order=26)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:233 -1
     (nil))
(insn 6 5 7 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])
        (symbol_ref:PSI ("nil_thd_configs") [flags 0x40]  <var_decl 0x2ad6595ac5a0 nil_thd_configs>)) ../../../ChibiOS-RT/os/nil/src/ch.c:234 -1
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (label_ref 58)) ../../../ChibiOS-RT/os/nil/src/ch.c:235 -1
     (nil)
 -> 58)
(barrier 8 7 60)
(code_label 60 8 9 4 16 "" [1 uses])
(note 9 60 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg/f:PSI 36)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:237 -1
     (nil))
(insn 11 10 12 4 (set (reg/f:PSI 23 [ _7 ])
        (mem/f:PSI (reg/f:PSI 36) [16 tcp_2->wbase+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:237 -1
     (nil))
(insn 12 11 13 4 (set (reg/f:PSI 37)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:237 -1
     (nil))
(insn 13 12 14 4 (set (mem/f:PSI (plus:PSI (reg/f:PSI 37)
                (const_int 16 [0x10])) [16 tp_1->wabase+0 S4 A16])
        (reg/f:PSI 23 [ _7 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:237 -1
     (nil))
(insn 14 13 15 4 (set (reg/f:PSI 38)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 15 14 16 4 (set (reg/f:PSI 24 [ _9 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 38)
                (const_int 4 [0x4])) [16 tcp_2->wend+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 16 15 17 4 (set (reg/f:PSI 25 [ _10 ])
        (plus:PSI (reg/f:PSI 24 [ _9 ])
            (const_int -32 [0xffffffffffffffe0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:PSI 39)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 18 17 19 4 (set (mem/f:PSI (reg/f:PSI 39) [9 tp_1->ctx.sp+0 S4 A16])
        (reg/f:PSI 25 [ _10 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:PSI 40)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:PSI 26 [ _12 ])
        (mem/f:PSI (reg/f:PSI 40) [9 tp_1->ctx.sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 21 20 22 4 (set (reg/f:PSI 41)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:PSI 27 [ _13 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 41)
                (const_int 12 [0xc])) [19 tcp_2->funcp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 23 22 24 4 (set (reg:PSI 28 [ _14 ])
        (reg/f:PSI 27 [ _13 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 24 23 26 4 (set (mem:HI (reg/f:PSI 26 [ _12 ]) [11 _12->r4+0 S2 A16])
        (subreg:HI (reg:PSI 28 [ _14 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 26 24 27 4 (set (reg:QI 43)
        (subreg:QI (reg:PSI 28 [ _14 ]) 2)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 27 26 28 4 (set (reg:QI 44)
        (and:QI (reg:QI 43)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 28 27 29 4 (set (reg:QI 45)
        (mem:QI (plus:PSI (reg/f:PSI 26 [ _12 ])
                (const_int 2 [0x2])) [11 _12->r4+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 29 28 30 4 (set (reg:QI 46)
        (and:QI (reg:QI 45)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 30 29 31 4 (set (reg:QI 47)
        (ior:QI (reg:QI 46)
            (reg:QI 44))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 31 30 32 4 (set (mem:QI (plus:PSI (reg/f:PSI 26 [ _12 ])
                (const_int 2 [0x2])) [11 _12->r4+2 S1 A16])
        (reg:QI 47)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 32 31 33 4 (set (reg/f:PSI 48)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 33 32 34 4 (set (reg/f:PSI 29 [ _16 ])
        (mem/f:PSI (reg/f:PSI 48) [9 tp_1->ctx.sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:PSI 49)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 35 34 36 4 (set (reg/f:PSI 30 [ _17 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 49)
                (const_int 16 [0x10])) [12 tcp_2->arg+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 36 35 37 4 (set (reg:PSI 31 [ _18 ])
        (reg/f:PSI 30 [ _17 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 37 36 39 4 (set (mem:HI (plus:PSI (reg/f:PSI 29 [ _16 ])
                (const_int 4 [0x4])) [11 _16->r5+0 S2 A16])
        (subreg:HI (reg:PSI 31 [ _18 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 39 37 40 4 (set (reg:QI 51)
        (subreg:QI (reg:PSI 31 [ _18 ]) 2)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 40 39 41 4 (set (reg:QI 52)
        (and:QI (reg:QI 51)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 41 40 42 4 (set (reg:QI 53)
        (mem:QI (plus:PSI (reg/f:PSI 29 [ _16 ])
                (const_int 6 [0x6])) [11 _16->r5+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 42 41 43 4 (set (reg:QI 54)
        (and:QI (reg:QI 53)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 43 42 44 4 (set (reg:QI 55)
        (ior:QI (reg:QI 54)
            (reg:QI 52))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 44 43 45 4 (set (mem:QI (plus:PSI (reg/f:PSI 29 [ _16 ])
                (const_int 6 [0x6])) [11 _16->r5+2 S1 A16])
        (reg:QI 55)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 45 44 46 4 (set (reg/f:PSI 56)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 46 45 47 4 (set (reg/f:PSI 32 [ _20 ])
        (mem/f:PSI (reg/f:PSI 56) [9 tp_1->ctx.sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 47 46 48 4 (set (reg:PSI 33 [ _port_thread_start.0_21 ])
        (symbol_ref:PSI ("_port_thread_start") [flags 0x41]  <function_decl 0x2ad659465b60 _port_thread_start>)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 48 47 50 4 (set (mem:HI (plus:PSI (reg/f:PSI 32 [ _20 ])
                (const_int 28 [0x1c])) [11 _20->r0+0 S2 A16])
        (subreg:HI (reg:PSI 33 [ _port_thread_start.0_21 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 50 48 51 4 (set (reg:QI 58)
        (subreg:QI (reg:PSI 33 [ _port_thread_start.0_21 ]) 2)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 51 50 52 4 (set (reg:QI 59)
        (and:QI (reg:QI 58)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 52 51 53 4 (set (reg:QI 60)
        (mem:QI (plus:PSI (reg/f:PSI 32 [ _20 ])
                (const_int 30 [0x1e])) [11 _20->r0+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 53 52 54 4 (set (reg:QI 61)
        (and:QI (reg:QI 60)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 54 53 55 4 (set (reg:QI 62)
        (ior:QI (reg:QI 61)
            (reg:QI 59))) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 55 54 56 4 (set (mem:QI (plus:PSI (reg/f:PSI 32 [ _20 ])
                (const_int 30 [0x1e])) [11 _20->r0+2 S1 A16])
        (reg:QI 62)) ../../../ChibiOS-RT/os/nil/src/ch.c:241 -1
     (nil))
(insn 56 55 57 4 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:246 -1
     (nil))
(insn 57 56 58 4 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [17 tcp+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:247 -1
     (nil))
(code_label 58 57 59 5 15 "" [1 uses])
(note 59 58 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 61 59 62 5 (parallel [
            (set (pc)
                (if_then_else (ltu (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
                        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                                (const_int 54 [0x36]))))
                    (label_ref 60)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:235 -1
     (nil)
 -> 60)
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 6 (set (reg/f:PSI 63)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:253 -1
     (nil))
(insn 64 63 65 6 (set (mem/f:PSI (plus:PSI (reg/f:PSI 63)
                (const_int 16 [0x10])) [16 tp_1->wabase+0 S4 A16])
        (symbol_ref:PSI ("__main_thread_stack_base__") [flags 0x40]  <var_decl 0x2ad6595ac3f0 __main_thread_stack_base__>)) ../../../ChibiOS-RT/os/nil/src/ch.c:253 -1
     (nil))
(call_insn 65 64 66 6 (call:HI (mem:HI (symbol_ref:PSI ("port_suspend") [flags 0x3]  <function_decl 0x2ad6595b0540 port_suspend>) [0 port_suspend S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:258 -1
     (nil)
    (nil))
(call_insn 66 65 67 6 (call:HI (mem:HI (symbol_ref:PSI ("_heap_init") [flags 0x41]  <function_decl 0x2ad6595d89a0 _heap_init>) [0 _heap_init S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:265 -1
     (nil)
    (nil))
(call_insn 67 66 68 6 (call:HI (mem:HI (symbol_ref:PSI ("port_init") [flags 0x3]  <function_decl 0x2ad659465c40 port_init>) [0 port_init S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:270 -1
     (nil)
    (nil))
(insn 68 67 69 6 (set (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:PSI 34 [ _30 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 70 69 71 6 (set (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])
        (reg/f:PSI 34 [ _30 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:274 -1
     (nil))
(insn 71 70 72 6 (set (reg/f:PSI 35 [ _32 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(insn 72 71 73 6 (set (reg:PSI 13 R13)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(insn 73 72 74 6 (set (reg:PSI 12 R12)
        (reg/f:PSI 35 [ _32 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil))
(call_insn 74 73 75 6 (call:HI (mem:HI (symbol_ref:PSI ("_port_switch") [flags 0x41]  <function_decl 0x2ad659465a80 _port_switch>) [0 _port_switch S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:275 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(call_insn 75 74 78 6 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:276 -1
     (nil)
    (nil))
(insn 78 75 0 6 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:277 -1
     (nil))

;; Function chSysHalt (chSysHalt, funcdef_no=26, decl_uid=2346, cgraph_uid=26, symbol_order=27)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3
deleting block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 reason+0 S4 A16])
        (reg:PSI 12 R12 [ reason ])) ../../../ChibiOS-RT/os/nil/src/ch.c:291 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call:HI (mem:HI (symbol_ref:PSI ("port_disable") [flags 0x3]  <function_decl 0x2ad6595b0460 port_disable>) [0 port_disable S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:293 -1
     (nil)
    (nil))
(insn 7 6 9 2 (set (mem/v/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 10 [0xa]))) [6 nil.dbg_panic_msg+0 S4 A16])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [6 reason+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:296 -1
     (nil))
(code_label 9 7 8 4 18 "" [1 uses])
(note 8 9 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 10 8 11 4 (set (pc)
        (label_ref 9)) ../../../ChibiOS-RT/os/nil/src/ch.c:305 -1
     (nil)
 -> 9)
(barrier 11 10 0)

;; Function chSysTimerHandlerI (chSysTimerHandlerI, funcdef_no=27, decl_uid=2348, cgraph_uid=27, symbol_order=28)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 11->12 to 13 failed.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:321 -1
     (nil))
(insn 6 5 7 2 (set (reg:HI 23 [ _7 ])
        (mem/v/c:HI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 8 [0x8]))) [3 nil.systime+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:322 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 24 [ _9 ])
        (plus:HI (reg:HI 23 [ _7 ])
            (const_int 1 [0x1]))) ../../../ChibiOS-RT/os/nil/src/ch.c:322 -1
     (nil))
(insn 8 7 55 2 (set (mem/v/c:HI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 8 [0x8]))) [3 nil.systime+0 S2 A16])
        (reg:HI 24 [ _9 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:322 -1
     (nil))
(code_label 55 8 9 4 23 "" [1 uses])
(note 9 55 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (reg/f:PSI 36)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:325 -1
     (nil))
(insn 11 10 12 4 (set (reg:HI 25 [ _11 ])
        (mem/v:HI (plus:PSI (reg/f:PSI 36)
                (const_int 10 [0xa])) [3 tp_1->timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:325 -1
     (nil))
(jump_insn 12 11 13 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 25 [ _11 ])
                        (const_int 0 [0]))
                    (label_ref 50)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:325 -1
     (nil)
 -> 50)
(note 13 12 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (set (reg/f:PSI 37)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil))
(insn 15 14 16 5 (set (reg:HI 26 [ _12 ])
        (mem/v:HI (plus:PSI (reg/f:PSI 37)
                (const_int 10 [0xa])) [3 tp_1->timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil))
(insn 16 15 17 5 (set (reg:HI 27 [ _13 ])
        (plus:HI (reg:HI 26 [ _12 ])
            (const_int -1 [0xffffffffffffffff]))) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil))
(insn 17 16 18 5 (set (reg/f:PSI 38)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil))
(insn 18 17 19 5 (set (mem/v:HI (plus:PSI (reg/f:PSI 38)
                (const_int 10 [0xa])) [3 tp_1->timeout+0 S2 A16])
        (reg:HI 27 [ _13 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil))
(jump_insn 19 18 20 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:HI 27 [ _13 ])
                        (const_int 0 [0]))
                    (label_ref 50)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:330 -1
     (nil)
 -> 50)
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 6 (set (reg/f:PSI 39)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:334 -1
     (nil))
(insn 22 21 23 6 (set (reg:HI 28 [ _16 ])
        (zero_extend:HI (mem:QI (plus:PSI (reg/f:PSI 39)
                    (const_int 4 [0x4])) [0 tp_1->state+0 S1 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:334 -1
     (nil))
(insn 23 22 24 6 (set (reg:QI 40)
        (subreg/s/v:QI (reg:HI 28 [ _16 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:334 -1
     (nil))
(jump_insn 24 23 25 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:QI 40)
                        (const_int 3 [0x3]))
                    (label_ref 35)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:334 -1
     (nil)
 -> 35)
(note 25 24 26 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 7 (set (reg/f:PSI 41)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 27 26 28 7 (set (reg/f:PSI 29 [ _17 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 41)
                (const_int 6 [0x6])) [0 tp_1->u1.semp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 28 27 29 7 (set (reg:HI 30 [ _18 ])
        (mem/v:HI (reg/f:PSI 29 [ _17 ]) [3 _17->cnt+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 29 28 30 7 (set (reg:HI 31 [ _20 ])
        (reg:HI 30 [ _18 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 30 29 31 7 (set (reg:HI 32 [ _21 ])
        (plus:HI (reg:HI 31 [ _20 ])
            (const_int 1 [0x1]))) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 31 30 32 7 (set (reg:HI 33 [ _22 ])
        (reg:HI 32 [ _21 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(insn 32 31 33 7 (set (mem/v:HI (reg/f:PSI 29 [ _17 ]) [3 _17->cnt+0 S2 A16])
        (reg:HI 33 [ _22 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:335 -1
     (nil))
(jump_insn 33 32 34 7 (set (pc)
        (label_ref 45)) -1
     (nil)
 -> 45)
(barrier 34 33 35)
(code_label 35 34 36 8 21 "" [1 uses])
(note 36 35 37 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 8 (set (reg/f:PSI 42)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:337 -1
     (nil))
(insn 38 37 39 8 (set (reg:HI 34 [ _24 ])
        (zero_extend:HI (mem:QI (plus:PSI (reg/f:PSI 42)
                    (const_int 4 [0x4])) [0 tp_1->state+0 S1 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:337 -1
     (nil))
(insn 39 38 40 8 (set (reg:QI 43)
        (subreg/s/v:QI (reg:HI 34 [ _24 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:337 -1
     (nil))
(jump_insn 40 39 41 8 (parallel [
            (set (pc)
                (if_then_else (ne (reg:QI 43)
                        (const_int 2 [0x2]))
                    (label_ref 45)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:337 -1
     (nil)
 -> 45)
(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 9 (set (reg/f:PSI 44)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:338 -1
     (nil))
(insn 43 42 44 9 (set (reg/f:PSI 35 [ _25 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 44)
                (const_int 6 [0x6])) [0 tp_1->u1.trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:338 -1
     (nil))
(insn 44 43 45 9 (set (mem/f:PSI (reg/f:PSI 35 [ _25 ]) [5 *_25+0 S4 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:338 -1
     (nil))
(code_label 45 44 46 10 22 "" [2 uses])
(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 10 (set (reg:PSI 13 R13)
        (const_int -1 [0xffffffffffffffff])) ../../../ChibiOS-RT/os/nil/src/ch.c:341 -1
     (nil))
(insn 48 47 49 10 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:341 -1
     (nil))
(call_insn 49 48 50 10 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchReadyI") [flags 0x3]  <function_decl 0x2ad6595c4700 chSchReadyI>) [0 chSchReadyI S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:341 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(code_label 50 49 51 11 20 "" [2 uses])
(note 51 50 52 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 52 51 53 11 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock_from_isr") [flags 0x3]  <function_decl 0x2ad6595b0380 port_unlock_from_isr>) [0 port_unlock_from_isr S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:346 -1
     (nil)
    (nil))
(insn 53 52 54 11 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:347 -1
     (nil))
(call_insn 54 53 56 11 (call:HI (mem:HI (symbol_ref:PSI ("port_lock_from_isr") [flags 0x3]  <function_decl 0x2ad6595b02a0 port_lock_from_isr>) [0 port_lock_from_isr S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:348 -1
     (nil)
    (nil))
(jump_insn 56 54 57 11 (parallel [
            (set (pc)
                (if_then_else (ltu (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
                        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                                (const_int 54 [0x36]))))
                    (label_ref 55)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:349 -1
     (nil)
 -> 55)
(note 57 56 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 60 57 0 12 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:403 -1
     (nil))

;; Function chSysUnconditionalLock (chSysUnconditionalLock, funcdef_no=28, decl_uid=2350, cgraph_uid=28, symbol_order=29)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (set (reg:HI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_get_irq_status") [flags 0x3]  <function_decl 0x2ad659465d20 port_get_irq_status>) [0 port_get_irq_status S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil)
    (nil))
(insn 6 5 7 2 (set (reg:HI 23 [ _4 ])
        (reg:HI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 12 R12)
        (reg:HI 23 [ _4 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_irq_enabled") [flags 0x3]  <function_decl 0x2ad659465ee0 port_irq_enabled>) [0 port_irq_enabled S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil)
    (expr_list:HI (use (reg:HI 12 R12))
        (nil)))
(insn 9 8 10 2 (set (reg:QI 25)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 24 [ _6 ])
        (zero_extend:HI (reg:QI 25))) ../../../ChibiOS-RT/os/nil/src/ch.c:414 -1
     (nil))
(jump_insn 11 10 12 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 24 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref:PSI 16)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:414 89 {cbranchhi4_real}
     (nil)
 -> 16)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 13 12 16 4 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:415 -1
     (nil)
    (nil))
(code_label 16 13 17 6 24 "" [1 uses])
(note 17 16 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function chSysUnconditionalUnlock (chSysUnconditionalUnlock, funcdef_no=29, decl_uid=2352, cgraph_uid=29, symbol_order=30)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (set (reg:HI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_get_irq_status") [flags 0x3]  <function_decl 0x2ad659465d20 port_get_irq_status>) [0 port_get_irq_status S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil)
    (nil))
(insn 6 5 7 2 (set (reg:HI 23 [ _4 ])
        (reg:HI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 12 R12)
        (reg:HI 23 [ _4 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_irq_enabled") [flags 0x3]  <function_decl 0x2ad659465ee0 port_irq_enabled>) [0 port_irq_enabled S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil)
    (expr_list:HI (use (reg:HI 12 R12))
        (nil)))
(insn 9 8 10 2 (set (reg:QI 26)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 24 [ _6 ])
        (zero_extend:HI (reg:QI 26))) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(insn 11 10 12 2 (set (reg:QI 27)
        (xor:QI (subreg/s/v:QI (reg:HI 24 [ _6 ]) 0)
            (const_int 1 [0x1]))) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(insn 12 11 13 2 (set (reg:HI 25 [ _7 ])
        (zero_extend:HI (reg:QI 27))) ../../../ChibiOS-RT/os/nil/src/ch.c:428 -1
     (nil))
(jump_insn 13 12 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 25 [ _7 ])
                        (const_int 0 [0]))
                    (label_ref:PSI 18)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:428 89 {cbranchhi4_real}
     (nil)
 -> 18)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 15 14 18 4 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:429 -1
     (nil)
    (nil))
(code_label 18 15 19 6 27 "" [1 uses])
(note 19 18 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function chSysGetStatusAndLockX (chSysGetStatusAndLockX, funcdef_no=30, decl_uid=2354, cgraph_uid=30, symbol_order=31)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 30.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (set (reg:HI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_get_irq_status") [flags 0x3]  <function_decl 0x2ad659465d20 port_get_irq_status>) [0 port_get_irq_status S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:448 -1
     (nil)
    (nil))
(insn 6 5 7 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])
        (reg:HI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:448 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 12 R12)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:449 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_irq_enabled") [flags 0x3]  <function_decl 0x2ad659465ee0 port_irq_enabled>) [0 port_irq_enabled S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:449 -1
     (nil)
    (expr_list:HI (use (reg:HI 12 R12))
        (nil)))
(insn 9 8 10 2 (set (reg:QI 27)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:449 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 23 [ _6 ])
        (zero_extend:HI (reg:QI 27))) ../../../ChibiOS-RT/os/nil/src/ch.c:449 -1
     (nil))
(jump_insn 11 10 12 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 23 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref 24)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:449 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 13 12 14 4 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_is_isr_context") [flags 0x3]  <function_decl 0x2ad6595b0000 port_is_isr_context>) [0 port_is_isr_context S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:450 -1
     (nil)
    (nil))
(insn 14 13 15 4 (set (reg:QI 28)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:450 -1
     (nil))
(insn 15 14 16 4 (set (reg:HI 24 [ _8 ])
        (zero_extend:HI (reg:QI 28))) ../../../ChibiOS-RT/os/nil/src/ch.c:450 -1
     (nil))
(jump_insn 16 15 17 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 24 [ _8 ])
                        (const_int 0 [0]))
                    (label_ref 21)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:450 -1
     (nil)
 -> 21)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 18 17 19 5 (call:HI (mem:HI (symbol_ref:PSI ("port_lock_from_isr") [flags 0x3]  <function_decl 0x2ad6595b02a0 port_lock_from_isr>) [0 port_lock_from_isr S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:451 -1
     (nil)
    (nil))
(jump_insn 19 18 20 5 (set (pc)
        (label_ref 24)) -1
     (nil)
 -> 24)
(barrier 20 19 21)
(code_label 21 20 22 6 32 "" [1 uses])
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 23 22 24 6 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:454 -1
     (nil)
    (nil))
(code_label 24 23 25 7 31 "" [2 uses])
(note 25 24 26 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 7 (set (reg:HI 25 [ _11 ])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:457 -1
     (nil))
(insn 29 26 33 7 (set (reg:HI 26 [ <retval> ])
        (reg:HI 25 [ _11 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:457 -1
     (nil))
(insn 33 29 34 7 (set (reg/i:HI 12 R12)
        (reg:HI 26 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:458 -1
     (nil))
(insn 34 33 0 7 (use (reg/i:HI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:458 -1
     (nil))

;; Function chSysRestoreStatusX (chSysRestoreStatusX, funcdef_no=31, decl_uid=2362, cgraph_uid=31, symbol_order=32)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->7 redirected to 8
Redirecting jump 18 from 7 to 8.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])
        (reg:HI 12 R12 [ sts ])) ../../../ChibiOS-RT/os/nil/src/ch.c:469 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:HI 12 R12)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 sts+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:471 -1
     (nil))
(call_insn 7 6 8 2 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_irq_enabled") [flags 0x3]  <function_decl 0x2ad659465ee0 port_irq_enabled>) [0 port_irq_enabled S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:471 -1
     (nil)
    (expr_list:HI (use (reg:HI 12 R12))
        (nil)))
(insn 8 7 9 2 (set (reg:QI 25)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:471 -1
     (nil))
(insn 9 8 10 2 (set (reg:HI 23 [ _5 ])
        (zero_extend:HI (reg:QI 25))) ../../../ChibiOS-RT/os/nil/src/ch.c:471 -1
     (nil))
(jump_insn 10 9 11 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 23 [ _5 ])
                        (const_int 0 [0]))
                    (label_ref:PSI 26)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:471 89 {cbranchhi4_real}
     (nil)
 -> 26)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 12 11 13 4 (set (reg:QI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("port_is_isr_context") [flags 0x3]  <function_decl 0x2ad6595b0000 port_is_isr_context>) [0 port_is_isr_context S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:472 -1
     (nil)
    (nil))
(insn 13 12 14 4 (set (reg:QI 26)
        (reg:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:472 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 24 [ _7 ])
        (zero_extend:HI (reg:QI 26))) ../../../ChibiOS-RT/os/nil/src/ch.c:472 -1
     (nil))
(jump_insn 15 14 16 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 24 [ _7 ])
                        (const_int 0 [0]))
                    (label_ref 20)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:472 -1
     (nil)
 -> 20)
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 18 5 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock_from_isr") [flags 0x3]  <function_decl 0x2ad6595b0380 port_unlock_from_isr>) [0 port_unlock_from_isr S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:473 -1
     (nil)
    (nil))
(jump_insn 18 17 19 5 (set (pc)
        (label_ref:PSI 26)) 85 {jump}
     (nil)
 -> 26)
(barrier 19 18 20)
(code_label 20 19 21 6 36 "" [1 uses])
(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 22 21 23 6 (call:HI (mem:HI (symbol_ref:PSI ("chSchRescheduleS") [flags 0x3]  <function_decl 0x2ad6595c49a0 chSchRescheduleS>) [0 chSchRescheduleS S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:476 -1
     (nil)
    (nil))
(call_insn 23 22 26 6 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:477 -1
     (nil)
    (nil))
(code_label 26 23 27 8 34 "" [2 uses])
(note 27 26 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

;; Function chSchReadyI (chSchReadyI, funcdef_no=32, decl_uid=2365, cgraph_uid=32, symbol_order=33)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Removing jump 31.
Merging block 8 into block 6...
Merged blocks 6 and 8.
Merged 6 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (reg:PSI 12 R12 [ tp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:534 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [11 msg+0 S4 A16])
        (reg:PSI 13 R13 [ msg ])) ../../../ChibiOS-RT/os/nil/src/ch.c:534 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:PSI 26)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 9 8 11 2 (set (mem:HI (plus:PSI (reg/f:PSI 26)
                (const_int 6 [0x6])) [0 tp_3(D)->u1.msg+0 S2 A16])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [11 msg+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 28)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [11 msg+2 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 12 11 13 2 (set (reg:QI 29)
        (and:QI (subreg:QI (reg:HI 28) 0)
            (const_int 15 [0xf]))) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 13 12 14 2 (set (reg:QI 30)
        (mem:QI (plus:PSI (reg/f:PSI 26)
                (const_int 8 [0x8])) [0 tp_3(D)->u1.msg+2 S1 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 14 13 15 2 (set (reg:QI 31)
        (and:QI (reg:QI 30)
            (const_int -16 [0xfffffffffffffff0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 15 14 16 2 (set (reg:QI 32)
        (ior:QI (reg:QI 31)
            (reg:QI 29))) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 16 15 17 2 (set (mem:QI (plus:PSI (reg/f:PSI 26)
                (const_int 8 [0x8])) [0 tp_3(D)->u1.msg+2 S1 A16])
        (reg:QI 32)) ../../../ChibiOS-RT/os/nil/src/ch.c:541 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:PSI 33)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:542 -1
     (nil))
(insn 18 17 19 2 (set (mem:QI (plus:PSI (reg/f:PSI 33)
                (const_int 4 [0x4])) [0 tp_3(D)->state+0 S1 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:542 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:PSI 34)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:543 -1
     (nil))
(insn 20 19 21 2 (set (mem/v:HI (plus:PSI (reg/f:PSI 34)
                (const_int 10 [0xa])) [3 tp_3(D)->timeout+0 S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:543 -1
     (nil))
(insn 21 20 22 2 (set (reg/f:PSI 23 [ _8 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:544 -1
     (nil))
(jump_insn 22 21 23 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg/f:PSI 23 [ _8 ])
                        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16]))
                    (label_ref 25)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:544 -1
     (nil)
 -> 25)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:545 -1
     (nil))
(code_label 25 24 26 6 39 "" [1 uses])
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 30 6 (set (reg/f:PSI 24 [ _10 ])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:547 -1
     (nil))
(insn 30 27 34 6 (set (reg/f:PSI 25 [ <retval> ])
        (reg/f:PSI 24 [ _10 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:547 -1
     (nil))
(insn 34 30 35 6 (set (reg/i:PSI 12 R12)
        (reg/f:PSI 25 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:548 -1
     (nil))
(insn 35 34 0 6 (use (reg/i:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:548 -1
     (nil))

;; Function chSchIsPreemptionRequired (chSchIsPreemptionRequired, funcdef_no=33, decl_uid=2367, cgraph_uid=33, symbol_order=34)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 15.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:PSI 23 [ _2 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:PSI 24 [ _3 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(insn 7 6 8 2 (set (reg:QI 27)
        (const_int 1 [0x1])) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(jump_insn 8 7 21 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/f:PSI 23 [ _2 ])
                        (reg/f:PSI 24 [ _3 ]))
                    (label_ref 10)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil)
 -> 10)
(note 21 8 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 21 10 4 (set (reg:QI 27)
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(code_label 10 9 22 5 42 "" [1 uses])
(note 22 10 11 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 11 22 14 5 (set (reg:HI 25 [ _4 ])
        (zero_extend:HI (reg:QI 27))) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(insn 14 11 18 5 (set (reg:QI 26 [ <retval> ])
        (subreg/s/v:QI (reg:HI 25 [ _4 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:565 -1
     (nil))
(insn 18 14 19 5 (set (reg/i:QI 12 R12)
        (reg:QI 26 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:566 -1
     (nil))
(insn 19 18 0 5 (use (reg/i:QI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:566 -1
     (nil))

;; Function chSchDoReschedule (chSchDoReschedule, funcdef_no=34, decl_uid=2369, cgraph_uid=34, symbol_order=35)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 otp+0 S4 A16])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:576 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:PSI 23 [ _3 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:578 -1
     (nil))
(insn 7 6 9 2 (set (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])
        (reg/f:PSI 23 [ _3 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:578 -1
     (nil))
(insn 9 7 10 2 (set (reg/f:PSI 24 [ _5 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:582 -1
     (nil))
(insn 10 9 11 2 (set (reg:PSI 13 R13)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 otp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:582 -1
     (nil))
(insn 11 10 12 2 (set (reg:PSI 12 R12)
        (reg/f:PSI 24 [ _5 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:582 -1
     (nil))
(call_insn 12 11 15 2 (call:HI (mem:HI (symbol_ref:PSI ("_port_switch") [flags 0x41]  <function_decl 0x2ad659465a80 _port_switch>) [0 _port_switch S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:582 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(insn 15 12 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:583 -1
     (nil))

;; Function chSchRescheduleS (chSchRescheduleS, funcdef_no=35, decl_uid=2371, cgraph_uid=35, symbol_order=36)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:PSI 23 [ _3 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:594 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:PSI 24 [ _4 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:594 -1
     (nil))
(jump_insn 7 6 8 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:PSI 23 [ _3 ])
                        (reg/f:PSI 24 [ _4 ]))
                    (label_ref:PSI 12)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:594 87 {cbranchpsi4_real}
     (nil)
 -> 12)
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 9 8 12 4 (call:HI (mem:HI (symbol_ref:PSI ("chSchDoReschedule") [flags 0x3]  <function_decl 0x2ad6595c48c0 chSchDoReschedule>) [0 chSchDoReschedule S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:595 -1
     (nil)
    (nil))
(code_label 12 9 13 6 45 "" [1 uses])
(note 13 12 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

;; Function chSchGoSleepTimeoutS (chSchGoSleepTimeoutS, funcdef_no=36, decl_uid=2374, cgraph_uid=36, symbol_order=37)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Removing jump 40.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:QI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -9 [0xfffffffffffffff7])) [0 newstate+0 S1 A8])
        (reg:QI 12 R12 [ newstate ])) ../../../ChibiOS-RT/os/nil/src/ch.c:616 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [3 timeout+0 S2 A16])
        (reg:HI 13 R13 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:616 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 otp+0 S4 A16])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:617 -1
     (nil))
(insn 9 7 10 2 (set (reg/f:PSI 28)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 otp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:625 -1
     (nil))
(insn 10 9 11 2 (set (mem:QI (plus:PSI (reg/f:PSI 28)
                (const_int 4 [0x4])) [0 otp_3->state+0 S1 A16])
        (mem/c:QI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -9 [0xfffffffffffffff7])) [0 newstate+0 S1 A8])) ../../../ChibiOS-RT/os/nil/src/ch.c:625 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:PSI 29)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 otp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:660 -1
     (nil))
(insn 12 11 13 2 (set (mem/v:HI (plus:PSI (reg/f:PSI 29)
                (const_int 10 [0xa])) [3 otp_3->timeout+0 S2 A16])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:660 -1
     (nil))
(insn 13 12 34 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:664 -1
     (nil))
(code_label 34 13 14 5 51 "" [1 uses])
(note 14 34 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 5 (set (reg/f:PSI 30)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:667 -1
     (nil))
(insn 16 15 17 5 (set (reg:HI 23 [ _9 ])
        (zero_extend:HI (mem:QI (plus:PSI (reg/f:PSI 30)
                    (const_int 4 [0x4])) [0 ntp_1->state+0 S1 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:667 -1
     (nil))
(jump_insn 17 16 18 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:HI 23 [ _9 ])
                        (const_int 0 [0]))
                    (label_ref 30)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:667 -1
     (nil)
 -> 30)
(note 18 17 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 6 (set (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:668 -1
     (nil))
(insn 20 19 21 6 (set (reg/f:PSI 24 [ _12 ])
        (mem/f/c:PSI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 4 [0x4]))) [5 nil.next+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:668 -1
     (nil))
(insn 21 20 23 6 (set (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])
        (reg/f:PSI 24 [ _12 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:668 -1
     (nil))
(insn 23 21 24 6 (set (reg:PSI 13 R13)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 otp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:672 -1
     (nil))
(insn 24 23 25 6 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:672 -1
     (nil))
(call_insn 25 24 26 6 (call:HI (mem:HI (symbol_ref:PSI ("_port_switch") [flags 0x41]  <function_decl 0x2ad659465a80 _port_switch>) [0 _port_switch S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:672 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(insn 26 25 27 6 (set (reg/f:PSI 25 [ _15 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:673 -1
     (nil))
(insn 27 26 28 6 (set (reg:PSI 26 [ _16 ])
        (mem:PSI (plus:PSI (reg/f:PSI 25 [ _15 ])
                (const_int 6 [0x6])) [0 _15->u1.msg+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:673 -1
     (nil))
(jump_insn 28 27 29 6 (set (pc)
        (label_ref 37)) ../../../ChibiOS-RT/os/nil/src/ch.c:673 -1
     (nil)
 -> 37)
(barrier 29 28 30)
(code_label 30 29 31 8 49 "" [1 uses])
(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 8 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [5 ntp+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:677 -1
     (nil))
(note 33 32 35 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 33 36 9 (set (pc)
        (label_ref 34)) ../../../ChibiOS-RT/os/nil/src/ch.c:667 -1
     (nil)
 -> 34)
(barrier 36 35 37)
(code_label 37 36 38 10 50 "" [1 uses])
(note 38 37 39 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 43 10 (set (reg:PSI 27 [ <retval> ])
        (reg:PSI 26 [ _16 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:673 -1
     (nil))
(insn 43 39 44 10 (set (reg/i:PSI 12 R12)
        (reg:PSI 27 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:681 -1
     (nil))
(insn 44 43 0 10 (use (reg/i:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:681 -1
     (nil))

;; Function chThdSuspendTimeoutS (chThdSuspendTimeoutS, funcdef_no=37, decl_uid=2377, cgraph_uid=37, symbol_order=38)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.
Removing jump 20.
Merging block 6 into block 2...
Merged blocks 2 and 6.
Merged 2 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [13 trp+0 S4 A16])
        (reg:PSI 12 R12 [ trp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:697 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 timeout+0 S2 A16])
        (reg:HI 13 R13 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:697 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:PSI 23 [ _2 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:701 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:PSI 27)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [13 trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:701 -1
     (nil))
(insn 10 9 11 2 (set (mem/f:PSI (reg/f:PSI 27) [5 *trp_3(D)+0 S4 A16])
        (reg/f:PSI 23 [ _2 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:701 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:PSI 24 [ _5 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:702 -1
     (nil))
(insn 12 11 13 2 (set (mem/f:PSI (plus:PSI (reg/f:PSI 24 [ _5 ])
                (const_int 6 [0x6])) [0 _5->u1.trp+0 S4 A16])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [13 trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:702 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:703 -1
     (nil))
(insn 14 13 15 2 (set (reg:QI 12 R12)
        (const_int 2 [0x2])) ../../../ChibiOS-RT/os/nil/src/ch.c:703 -1
     (nil))
(call_insn 15 14 16 2 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchGoSleepTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c4a80 chSchGoSleepTimeoutS>) [0 chSchGoSleepTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:703 -1
     (nil)
    (expr_list:QI (use (reg:QI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(insn 16 15 19 2 (set (reg:PSI 25 [ _9 ])
        (reg:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:703 -1
     (nil))
(insn 19 16 23 2 (set (reg:PSI 26 [ <retval> ])
        (reg:PSI 25 [ _9 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:703 -1
     (nil))
(insn 23 19 24 2 (set (reg/i:PSI 12 R12)
        (reg:PSI 26 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:704 -1
     (nil))
(insn 24 23 0 2 (use (reg/i:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:704 -1
     (nil))

;; Function chThdResumeI (chThdResumeI, funcdef_no=38, decl_uid=2380, cgraph_uid=38, symbol_order=39)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->6 redirected to 7
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.
Merging block 6 into block 4...
Merged blocks 4 and 6.
Merged 4 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [13 trp+0 S4 A16])
        (reg:PSI 12 R12 [ trp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:716 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [11 msg+0 S4 A16])
        (reg:PSI 13 R13 [ msg ])) ../../../ChibiOS-RT/os/nil/src/ch.c:716 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:PSI 24)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [13 trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:718 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:PSI 23 [ _4 ])
        (mem/f:PSI (reg/f:PSI 24) [5 *trp_3(D)+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:718 -1
     (nil))
(jump_insn 9 8 10 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:PSI 23 [ _4 ])
                        (const_int 0 [0]))
                    (label_ref:PSI 21)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:718 87 {cbranchpsi4_real}
     (nil)
 -> 21)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg/f:PSI 25)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [13 trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:719 -1
     (nil))
(insn 12 11 14 4 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])
        (mem/f:PSI (reg/f:PSI 25) [5 *trp_3(D)+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:719 -1
     (nil))
(insn 14 12 15 4 (set (reg/f:PSI 26)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [13 trp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:723 -1
     (nil))
(insn 15 14 16 4 (set (mem/f:PSI (reg/f:PSI 26) [5 *trp_3(D)+0 S4 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:723 -1
     (nil))
(insn 16 15 17 4 (set (reg:PSI 13 R13)
        (mem/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [11 msg+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:724 -1
     (nil))
(insn 17 16 18 4 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:724 -1
     (nil))
(call_insn 18 17 21 4 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchReadyI") [flags 0x3]  <function_decl 0x2ad6595c4700 chSchReadyI>) [0 chSchReadyI S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:724 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(code_label 21 18 22 7 55 "" [1 uses])
(note 22 21 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function chThdSleep (chThdSleep, funcdef_no=39, decl_uid=2382, cgraph_uid=39, symbol_order=40)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 timeout+0 S2 A16])
        (reg:HI 12 R12 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:735 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:737 -1
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:738 -1
     (nil))
(insn 8 7 9 2 (set (reg:QI 12 R12)
        (const_int 1 [0x1])) ../../../ChibiOS-RT/os/nil/src/ch.c:738 -1
     (nil))
(call_insn 9 8 10 2 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchGoSleepTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c4a80 chSchGoSleepTimeoutS>) [0 chSchGoSleepTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:738 -1
     (nil)
    (expr_list:QI (use (reg:QI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(call_insn 10 9 13 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:739 -1
     (nil)
    (nil))
(insn 13 10 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:740 -1
     (nil))

;; Function chThdSleepUntil (chThdSleepUntil, funcdef_no=40, decl_uid=2384, cgraph_uid=40, symbol_order=41)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 abstime+0 S2 A16])
        (reg:HI 12 R12 [ abstime ])) ../../../ChibiOS-RT/os/nil/src/ch.c:750 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:752 -1
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg:HI 23 [ _3 ])
        (mem/v/c:HI (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                    (const_int 8 [0x8]))) [3 nil.systime+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:753 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 24 [ _5 ])
        (minus:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [3 abstime+0 S2 A16])
            (reg:HI 23 [ _3 ]))) ../../../ChibiOS-RT/os/nil/src/ch.c:753 -1
     (nil))
(insn 9 8 10 2 (set (reg:HI 13 R13)
        (reg:HI 24 [ _5 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:753 -1
     (nil))
(insn 10 9 11 2 (set (reg:QI 12 R12)
        (const_int 1 [0x1])) ../../../ChibiOS-RT/os/nil/src/ch.c:753 -1
     (nil))
(call_insn 11 10 12 2 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchGoSleepTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c4a80 chSchGoSleepTimeoutS>) [0 chSchGoSleepTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:753 -1
     (nil)
    (expr_list:QI (use (reg:QI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(call_insn 12 11 15 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:754 -1
     (nil)
    (nil))
(insn 15 12 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:755 -1
     (nil))

;; Function chSemWaitTimeout (chSemWaitTimeout, funcdef_no=41, decl_uid=2387, cgraph_uid=41, symbol_order=42)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 17.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:777 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -10 [0xfffffffffffffff6])) [3 timeout+0 S2 A16])
        (reg:HI 13 R13 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:777 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:780 -1
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -10 [0xfffffffffffffff6])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:781 -1
     (nil))
(insn 9 8 10 2 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:781 -1
     (nil))
(call_insn 10 9 11 2 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSemWaitTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c7000 chSemWaitTimeoutS>) [0 chSemWaitTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:781 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(insn 11 10 12 2 (set (mem/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [11 msg+0 S4 A16])
        (reg:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:781 -1
     (nil))
(call_insn 12 11 13 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:782 -1
     (nil)
    (nil))
(insn 13 12 16 2 (set (reg:PSI 23 [ _8 ])
        (mem/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [11 msg+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:784 -1
     (nil))
(insn 16 13 20 2 (set (reg:PSI 24 [ <retval> ])
        (reg:PSI 23 [ _8 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:784 -1
     (nil))
(insn 20 16 21 2 (set (reg/i:PSI 12 R12)
        (reg:PSI 24 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:785 -1
     (nil))
(insn 21 20 0 2 (use (reg/i:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:785 -1
     (nil))

;; Function chSemWaitTimeoutS (chSemWaitTimeoutS, funcdef_no=42, decl_uid=2390, cgraph_uid=42, symbol_order=43)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 40.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:806 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [3 timeout+0 S2 A16])
        (reg:HI 13 R13 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:806 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:PSI 28)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:813 -1
     (nil))
(insn 9 8 10 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [3 cnt+0 S2 A16])
        (mem/v:HI (reg/f:PSI 28) [3 sp_4(D)->cnt+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:813 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 29)
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:814 -1
     (nil))
(jump_insn 11 10 12 2 (parallel [
            (set (pc)
                (if_then_else (gt (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -2 [0xfffffffffffffffe])) [3 cnt+0 S2 A16])
                        (reg:HI 29))
                    (label_ref 31)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:814 -1
     (nil)
 -> 31)
(note 12 11 13 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 13 12 14 5 (parallel [
            (set (pc)
                (if_then_else (ne (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [3 timeout+0 S2 A16])
                        (const_int -1 [0xffffffffffffffff]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:815 -1
     (nil)
 -> 18)
(note 14 13 15 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 6 (set (reg:PSI 23 [ _1 ])
        (const_int -1 [0xffffffffffffffff])) ../../../ChibiOS-RT/os/nil/src/ch.c:816 -1
     (nil))
(jump_insn 16 15 17 6 (set (pc)
        (label_ref 37)) ../../../ChibiOS-RT/os/nil/src/ch.c:816 -1
     (nil)
 -> 37)
(barrier 17 16 18)
(code_label 18 17 19 7 64 "" [1 uses])
(note 19 18 20 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 7 (set (reg:HI 24 [ _8 ])
        (plus:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [3 cnt+0 S2 A16])
            (const_int -1 [0xffffffffffffffff]))) ../../../ChibiOS-RT/os/nil/src/ch.c:818 -1
     (nil))
(insn 21 20 22 7 (set (reg/f:PSI 30)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:818 -1
     (nil))
(insn 22 21 23 7 (set (mem/v:HI (reg/f:PSI 30) [3 sp_4(D)->cnt+0 S2 A16])
        (reg:HI 24 [ _8 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:818 -1
     (nil))
(insn 23 22 24 7 (set (reg/f:PSI 25 [ _10 ])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:819 -1
     (nil))
(insn 24 23 25 7 (set (mem/f:PSI (plus:PSI (reg/f:PSI 25 [ _10 ])
                (const_int 6 [0x6])) [0 _10->u1.semp+0 S4 A16])
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:819 -1
     (nil))
(insn 25 24 26 7 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:820 -1
     (nil))
(insn 26 25 27 7 (set (reg:QI 12 R12)
        (const_int 3 [0x3])) ../../../ChibiOS-RT/os/nil/src/ch.c:820 -1
     (nil))
(call_insn 27 26 28 7 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchGoSleepTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c4a80 chSchGoSleepTimeoutS>) [0 chSchGoSleepTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:820 -1
     (nil)
    (expr_list:QI (use (reg:QI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(insn 28 27 29 7 (set (reg:PSI 23 [ _1 ])
        (reg:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:820 -1
     (nil))
(jump_insn 29 28 30 7 (set (pc)
        (label_ref 37)) ../../../ChibiOS-RT/os/nil/src/ch.c:820 -1
     (nil)
 -> 37)
(barrier 30 29 31)
(code_label 31 30 32 8 63 "" [1 uses])
(note 32 31 33 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 8 (set (reg:HI 26 [ _14 ])
        (plus:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [3 cnt+0 S2 A16])
            (const_int -1 [0xffffffffffffffff]))) ../../../ChibiOS-RT/os/nil/src/ch.c:822 -1
     (nil))
(insn 34 33 35 8 (set (reg/f:PSI 31)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:822 -1
     (nil))
(insn 35 34 36 8 (set (mem/v:HI (reg/f:PSI 31) [3 sp_4(D)->cnt+0 S2 A16])
        (reg:HI 26 [ _14 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:822 -1
     (nil))
(insn 36 35 37 8 (set (reg:PSI 23 [ _1 ])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:823 -1
     (nil))
(code_label 37 36 38 9 65 "" [2 uses])
(note 38 37 39 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 43 9 (set (reg:PSI 27 [ <retval> ])
        (reg:PSI 23 [ _1 ])) -1
     (nil))
(insn 43 39 44 9 (set (reg/i:PSI 12 R12)
        (reg:PSI 27 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:824 -1
     (nil))
(insn 44 43 0 9 (use (reg/i:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:824 -1
     (nil))

;; Function chSemSignal (chSemSignal, funcdef_no=43, decl_uid=2392, cgraph_uid=43, symbol_order=44)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:833 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:835 -1
     (nil)
    (nil))
(insn 7 6 8 2 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:836 -1
     (nil))
(call_insn 8 7 9 2 (call:HI (mem:HI (symbol_ref:PSI ("chSemSignalI") [flags 0x3]  <function_decl 0x2ad6595c71c0 chSemSignalI>) [0 chSemSignalI S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:836 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (nil)))
(call_insn 9 8 10 2 (call:HI (mem:HI (symbol_ref:PSI ("chSchRescheduleS") [flags 0x3]  <function_decl 0x2ad6595c49a0 chSchRescheduleS>) [0 chSchRescheduleS S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:837 -1
     (nil)
    (nil))
(call_insn 10 9 13 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:838 -1
     (nil)
    (nil))
(insn 13 10 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:839 -1
     (nil))

;; Function chSemSignalI (chSemSignalI, funcdef_no=44, decl_uid=2394, cgraph_uid=44, symbol_order=45)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Edge 2->10 redirected to 11
Redirecting jump 26 from 10 to 11.
deleting block 10


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:852 -1
     (nil))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:PSI 28)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 8 7 9 2 (set (reg:HI 23 [ _5 ])
        (mem/v:HI (reg/f:PSI 28) [3 sp_4(D)->cnt+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 9 8 10 2 (set (reg:HI 24 [ _6 ])
        (reg:HI 23 [ _5 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 25 [ _7 ])
        (plus:HI (reg:HI 24 [ _6 ])
            (const_int 1 [0x1]))) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 11 10 12 2 (set (reg:HI 26 [ _8 ])
        (reg:HI 25 [ _7 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:PSI 29)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (reg/f:PSI 29) [3 sp_4(D)->cnt+0 S2 A16])
        (reg:HI 26 [ _8 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 30)
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:857 -1
     (nil))
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (gt (reg:HI 26 [ _8 ])
                        (reg:HI 30))
                    (label_ref:PSI 37)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:857 92 {cbranchhi4_reversed}
     (nil)
 -> 37)
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 32 5 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:858 -1
     (nil))
(code_label 32 17 18 6 70 "" [1 uses])
(note 18 32 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 6 (set (reg/f:PSI 31)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:861 -1
     (nil))
(insn 20 19 21 6 (set (reg/f:PSI 27 [ _12 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 31)
                (const_int 6 [0x6])) [0 tr_1->u1.semp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:861 -1
     (nil))
(jump_insn 21 20 22 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/f:PSI 27 [ _12 ])
                        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [14 sp+0 S4 A16]))
                    (label_ref 28)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:861 -1
     (nil)
 -> 28)
(note 22 21 23 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 7 (set (reg:PSI 13 R13)
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:865 -1
     (nil))
(insn 24 23 25 7 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:865 -1
     (nil))
(call_insn 25 24 26 7 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchReadyI") [flags 0x3]  <function_decl 0x2ad6595c4700 chSchReadyI>) [0 chSchReadyI S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:865 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(jump_insn 26 25 27 7 (set (pc)
        (label_ref:PSI 37)) ../../../ChibiOS-RT/os/nil/src/ch.c:866 85 {jump}
     (nil)
 -> 37)
(barrier 27 26 28)
(code_label 28 27 29 8 69 "" [1 uses])
(note 29 28 30 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 8 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [5 tr+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:868 -1
     (nil))
(note 31 30 33 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 33 31 34 9 (set (pc)
        (label_ref 32)) ../../../ChibiOS-RT/os/nil/src/ch.c:861 -1
     (nil)
 -> 32)
(barrier 34 33 37)
(code_label 37 34 38 11 67 "" [2 uses])
(note 38 37 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

;; Function chSemReset (chSemReset, funcdef_no=45, decl_uid=2397, cgraph_uid=45, symbol_order=46)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:888 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 n+0 S2 A16])
        (reg:HI 13 R13 [ n ])) ../../../ChibiOS-RT/os/nil/src/ch.c:888 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:890 -1
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 n+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:891 -1
     (nil))
(insn 9 8 10 2 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:891 -1
     (nil))
(call_insn 10 9 11 2 (call:HI (mem:HI (symbol_ref:PSI ("chSemResetI") [flags 0x3]  <function_decl 0x2ad6595c7380 chSemResetI>) [0 chSemResetI S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:891 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(call_insn 11 10 12 2 (call:HI (mem:HI (symbol_ref:PSI ("chSchRescheduleS") [flags 0x3]  <function_decl 0x2ad6595c49a0 chSchRescheduleS>) [0 chSchRescheduleS S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:892 -1
     (nil)
    (nil))
(call_insn 12 11 15 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:893 -1
     (nil)
    (nil))
(insn 15 12 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:894 -1
     (nil))

;; Function chSemResetI (chSemResetI, funcdef_no=46, decl_uid=2400, cgraph_uid=46, symbol_order=47)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Forwarding edge 8->9 to 10 failed.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -10 [0xfffffffffffffff6])) [14 sp+0 S4 A16])
        (reg:PSI 12 R12 [ sp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:912 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [3 n+0 S2 A16])
        (reg:HI 13 R13 [ n ])) ../../../ChibiOS-RT/os/nil/src/ch.c:912 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:PSI 27)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -10 [0xfffffffffffffff6])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:919 -1
     (nil))
(insn 9 8 10 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 cnt+0 S2 A16])
        (mem/v:HI (reg/f:PSI 27) [3 sp_7(D)->cnt+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:919 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:PSI 28)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -10 [0xfffffffffffffff6])) [14 sp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:920 -1
     (nil))
(insn 11 10 12 2 (set (mem/v:HI (reg/f:PSI 28) [3 sp_7(D)->cnt+0 S2 A16])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [3 n+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:920 -1
     (nil))
(insn 12 11 13 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (const:PSI (plus:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>)
                (const_int 14 [0xe])))) ../../../ChibiOS-RT/os/nil/src/ch.c:921 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (label_ref 30)) ../../../ChibiOS-RT/os/nil/src/ch.c:922 -1
     (nil)
 -> 30)
(barrier 14 13 32)
(code_label 32 14 15 5 75 "" [1 uses])
(note 15 32 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:PSI 29)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:928 -1
     (nil))
(insn 17 16 18 5 (set (reg/f:PSI 23 [ _12 ])
        (mem/f:PSI (plus:PSI (reg/f:PSI 29)
                (const_int 6 [0x6])) [0 tp_1->u1.semp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:928 -1
     (nil))
(jump_insn 18 17 19 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg/f:PSI 23 [ _12 ])
                        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -10 [0xfffffffffffffff6])) [14 sp+0 S4 A16]))
                    (label_ref 27)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:928 -1
     (nil)
 -> 27)
(note 19 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 6 (set (reg:HI 24 [ cnt.1_13 ])
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 cnt+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:932 -1
     (nil))
(insn 21 20 22 6 (set (reg:HI 25 [ cnt.2_14 ])
        (reg:HI 24 [ cnt.1_13 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:932 -1
     (nil))
(insn 22 21 23 6 (set (reg:HI 26 [ _15 ])
        (plus:HI (reg:HI 25 [ cnt.2_14 ])
            (const_int 1 [0x1]))) ../../../ChibiOS-RT/os/nil/src/ch.c:932 -1
     (nil))
(insn 23 22 24 6 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [3 cnt+0 S2 A16])
        (reg:HI 26 [ _15 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:932 -1
     (nil))
(insn 24 23 25 6 (set (reg:PSI 13 R13)
        (const_int -2 [0xfffffffffffffffe])) ../../../ChibiOS-RT/os/nil/src/ch.c:933 -1
     (nil))
(insn 25 24 26 6 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:933 -1
     (nil))
(call_insn 26 25 27 6 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchReadyI") [flags 0x3]  <function_decl 0x2ad6595c4700 chSchReadyI>) [0 chSchReadyI S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:933 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(code_label 27 26 28 7 74 "" [1 uses])
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 7 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (plus:PSI (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
            (const_int 20 [0x14]))) ../../../ChibiOS-RT/os/nil/src/ch.c:935 -1
     (nil))
(code_label 30 29 31 8 73 "" [1 uses])
(note 31 30 33 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 33 31 34 8 (parallel [
            (set (pc)
                (if_then_else (lt (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -6 [0xfffffffffffffffa])) [3 cnt+0 S2 A16])
                        (const_int 0 [0]))
                    (label_ref 32)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:922 -1
     (nil)
 -> 32)
(note 34 33 37 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 37 34 0 9 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:937 -1
     (nil))

;; Function chEvtSignal (chEvtSignal, funcdef_no=47, decl_uid=2403, cgraph_uid=47, symbol_order=48)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (reg:PSI 12 R12 [ tp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:949 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [15 mask+0 S4 A16])
        (reg:SI 13 R13 [ mask ])) ../../../ChibiOS-RT/os/nil/src/ch.c:949 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:951 -1
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg:SI 13 R13)
        (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [15 mask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:952 -1
     (nil))
(insn 9 8 10 2 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:952 -1
     (nil))
(call_insn 10 9 11 2 (call:HI (mem:HI (symbol_ref:PSI ("chEvtSignalI") [flags 0x3]  <function_decl 0x2ad6595c7540 chEvtSignalI>) [0 chEvtSignalI S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:952 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:SI (use (reg:SI 13 R13))
            (nil))))
(call_insn 11 10 12 2 (call:HI (mem:HI (symbol_ref:PSI ("chSchRescheduleS") [flags 0x3]  <function_decl 0x2ad6595c49a0 chSchRescheduleS>) [0 chSchRescheduleS S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:953 -1
     (nil)
    (nil))
(call_insn 12 11 15 2 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:954 -1
     (nil)
    (nil))
(insn 15 12 0 2 (const_int 0 [0]) ../../../ChibiOS-RT/os/nil/src/ch.c:955 -1
     (nil))

;; Function chEvtSignalI (chEvtSignalI, funcdef_no=48, decl_uid=2406, cgraph_uid=48, symbol_order=49)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6
Purged non-fallthru edges from bb 11
deleting block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Edge 2->9 redirected to 10
Edge 5->9 redirected to 10
Forwarding edge 5->6 to 8 failed.
Forwarding edge 5->6 to 8 failed.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Forwarding edge 5->6 to 8 failed.
Forwarding edge 5->6 to 8 failed.
Merging block 8 into block 6...
Merged blocks 6 and 8.
Merged 6 and 8 without moving.
Merging block 9 into block 6...
Merged blocks 6 and 9.
Merged 6 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])
        (reg:PSI 12 R12 [ tp ])) ../../../ChibiOS-RT/os/nil/src/ch.c:969 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [15 mask+0 S4 A16])
        (reg:SI 13 R13 [ mask ])) ../../../ChibiOS-RT/os/nil/src/ch.c:969 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:PSI 29)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 23 [ _4 ])
        (mem:SI (plus:PSI (reg/f:PSI 29)
                (const_int 12 [0xc])) [15 tp_3(D)->epmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 10 9 11 2 (set (subreg:HI (reg:SI 24 [ _6 ]) 0)
        (ior:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [15 mask+0 S2 A16])
            (subreg:HI (reg:SI 23 [ _4 ]) 0))) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 11 10 12 2 (set (subreg:HI (reg:SI 24 [ _6 ]) 2)
        (ior:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [15 mask+2 S2 A16])
            (subreg:HI (reg:SI 23 [ _4 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:PSI 30)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 13 12 14 2 (set (mem:SI (plus:PSI (reg/f:PSI 30)
                (const_int 12 [0xc])) [15 tp_3(D)->epmask+0 S4 A16])
        (reg:SI 24 [ _6 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:974 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:PSI 31)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:975 -1
     (nil))
(insn 15 14 16 2 (set (reg:HI 25 [ _8 ])
        (zero_extend:HI (mem:QI (plus:PSI (reg/f:PSI 31)
                    (const_int 4 [0x4])) [0 tp_3(D)->state+0 S1 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:975 -1
     (nil))
(insn 16 15 17 2 (set (reg:QI 32)
        (subreg/s/v:QI (reg:HI 25 [ _8 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:975 -1
     (nil))
(jump_insn 17 16 18 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:QI 32)
                        (const_int 4 [0x4]))
                    (label_ref:PSI 39)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:975 88 {cbranchqi4_real}
     (nil)
 -> 39)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg/f:PSI 33)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 26 [ _9 ])
        (mem:SI (plus:PSI (reg/f:PSI 33)
                (const_int 12 [0xc])) [15 tp_3(D)->epmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 21 20 22 5 (set (reg/f:PSI 34)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 22 21 23 5 (set (reg:SI 27 [ _10 ])
        (mem:SI (plus:PSI (reg/f:PSI 34)
                (const_int 6 [0x6])) [0 tp_3(D)->u1.ewmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 23 22 24 5 (set (subreg:HI (reg:SI 28 [ _11 ]) 0)
        (and:HI (subreg:HI (reg:SI 26 [ _9 ]) 0)
            (subreg:HI (reg:SI 27 [ _10 ]) 0))) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 24 23 25 5 (set (subreg:HI (reg:SI 28 [ _11 ]) 2)
        (and:HI (subreg:HI (reg:SI 26 [ _9 ]) 2)
            (subreg:HI (reg:SI 27 [ _10 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:976 -1
     (nil))
(insn 25 24 26 5 (set (reg:HI 35)
        (subreg:HI (reg:SI 28 [ _11 ]) 0)) ../../../ChibiOS-RT/os/nil/src/ch.c:975 -1
     (nil))
(insn 26 25 27 5 (set (reg:HI 35)
        (ior:HI (reg:HI 35)
            (subreg:HI (reg:SI 28 [ _11 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:975 -1
     (nil))
(jump_insn 27 26 41 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:HI 35)
                        (const_int 0 [0]))
                    (label_ref:PSI 39)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:975 89 {cbranchhi4_real}
     (nil)
 -> 39)
(note 41 27 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 41 35 6 (set (reg:PSI 13 R13)
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:977 -1
     (nil))
(insn 35 34 36 6 (set (reg:PSI 12 R12)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [5 tp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:977 -1
     (nil))
(call_insn 36 35 39 6 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchReadyI") [flags 0x3]  <function_decl 0x2ad6595c4700 chSchReadyI>) [0 chSchReadyI S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:977 -1
     (nil)
    (expr_list:PSI (use (reg:PSI 12 R12))
        (expr_list:PSI (use (reg:PSI 13 R13))
            (nil))))
(code_label 39 36 40 10 77 "" [2 uses])
(note 40 39 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

;; Function chEvtWaitAnyTimeout (chEvtWaitAnyTimeout, funcdef_no=49, decl_uid=2409, cgraph_uid=49, symbol_order=50)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 58.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [15 mask+0 S4 A16])
        (reg:SI 12 R12 [ mask ])) ../../../ChibiOS-RT/os/nil/src/ch.c:999 -1
     (nil))
(insn 3 2 4 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [3 timeout+0 S2 A16])
        (reg:HI 14 R14 [ timeout ])) ../../../ChibiOS-RT/os/nil/src/ch.c:999 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])
        (mem/f/c:PSI (symbol_ref:PSI ("nil") [flags 0x2]  <var_decl 0x2ad6595ac510 nil>) [5 nil.current+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1000 -1
     (nil))
(call_insn 8 7 9 2 (call:HI (mem:HI (symbol_ref:PSI ("port_lock") [flags 0x3]  <function_decl 0x2ad6595b00e0 port_lock>) [0 port_lock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1003 -1
     (nil)
    (nil))
(insn 9 8 10 2 (set (reg/f:PSI 31)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 24 [ _8 ])
        (mem:SI (plus:PSI (reg/f:PSI 31)
                (const_int 12 [0xc])) [15 ctp_6->epmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(insn 11 10 12 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [15 m+0 S2 A16])
        (and:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [15 mask+0 S2 A16])
            (subreg:HI (reg:SI 24 [ _8 ]) 0))) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [15 m+2 S2 A16])
        (and:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -10 [0xfffffffffffffff6])) [15 mask+2 S2 A16])
            (subreg:HI (reg:SI 24 [ _8 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(insn 13 12 14 2 (set (reg:HI 32)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [15 m+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(insn 14 13 15 2 (set (reg:HI 32)
        (ior:HI (reg:HI 32)
            (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [15 m+2 S2 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil))
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:HI 32)
                        (const_int 0 [0]))
                    (label_ref 43)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:1004 -1
     (nil)
 -> 43)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 17 16 18 4 (parallel [
            (set (pc)
                (if_then_else (ne (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                                (const_int -14 [0xfffffffffffffff2])) [3 timeout+0 S2 A16])
                        (const_int -1 [0xffffffffffffffff]))
                    (label_ref 23)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:1005 -1
     (nil)
 -> 23)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 19 18 20 5 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1006 -1
     (nil)
    (nil))
(insn 20 19 21 5 (set (reg:SI 23 [ _2 ])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1008 -1
     (nil))
(jump_insn 21 20 22 5 (set (pc)
        (label_ref 55)) ../../../ChibiOS-RT/os/nil/src/ch.c:1008 -1
     (nil)
 -> 55)
(barrier 22 21 23)
(code_label 23 22 24 6 83 "" [1 uses])
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 6 (set (reg/f:PSI 33)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1010 -1
     (nil))
(insn 26 25 27 6 (set (mem:SI (plus:PSI (reg/f:PSI 33)
                (const_int 6 [0x6])) [0 ctp_6->u1.ewmask+0 S4 A16])
        (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [15 mask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1010 -1
     (nil))
(insn 27 26 28 6 (set (reg:HI 13 R13)
        (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [3 timeout+0 S2 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1011 -1
     (nil))
(insn 28 27 29 6 (set (reg:QI 12 R12)
        (const_int 4 [0x4])) ../../../ChibiOS-RT/os/nil/src/ch.c:1011 -1
     (nil))
(call_insn 29 28 30 6 (set (reg:PSI 12 R12)
        (call:HI (mem:HI (symbol_ref:PSI ("chSchGoSleepTimeoutS") [flags 0x3]  <function_decl 0x2ad6595c4a80 chSchGoSleepTimeoutS>) [0 chSchGoSleepTimeoutS S2 A16])
            (const_int 0 [0]))) ../../../ChibiOS-RT/os/nil/src/ch.c:1011 -1
     (nil)
    (expr_list:QI (use (reg:QI 12 R12))
        (expr_list:HI (use (reg:HI 13 R13))
            (nil))))
(insn 30 29 31 6 (set (reg:PSI 25 [ _16 ])
        (reg:PSI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:1011 -1
     (nil))
(jump_insn 31 30 32 6 (parallel [
            (set (pc)
                (if_then_else (ge (reg:PSI 25 [ _16 ])
                        (const_int 0 [0]))
                    (label_ref 37)
                    (pc)))
            (clobber (reg:BI 2 R2))
        ]) ../../../ChibiOS-RT/os/nil/src/ch.c:1011 -1
     (nil)
 -> 37)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(call_insn 33 32 34 7 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1012 -1
     (nil)
    (nil))
(insn 34 33 35 7 (set (reg:SI 23 [ _2 ])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1014 -1
     (nil))
(jump_insn 35 34 36 7 (set (pc)
        (label_ref 55)) ../../../ChibiOS-RT/os/nil/src/ch.c:1014 -1
     (nil)
 -> 55)
(barrier 36 35 37)
(code_label 37 36 38 8 85 "" [1 uses])
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 8 (set (reg/f:PSI 34)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1016 -1
     (nil))
(insn 40 39 41 8 (set (reg:SI 26 [ _19 ])
        (mem:SI (plus:PSI (reg/f:PSI 34)
                (const_int 12 [0xc])) [15 ctp_6->epmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1016 -1
     (nil))
(insn 41 40 42 8 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [15 m+0 S2 A16])
        (and:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [15 mask+0 S2 A16])
            (subreg:HI (reg:SI 26 [ _19 ]) 0))) ../../../ChibiOS-RT/os/nil/src/ch.c:1016 -1
     (nil))
(insn 42 41 43 8 (set (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -2 [0xfffffffffffffffe])) [15 m+2 S2 A16])
        (and:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -10 [0xfffffffffffffff6])) [15 mask+2 S2 A16])
            (subreg:HI (reg:SI 26 [ _19 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:1016 -1
     (nil))
(code_label 43 42 44 9 82 "" [1 uses])
(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 9 (set (reg/f:PSI 35)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 46 45 47 9 (set (reg:SI 27 [ _21 ])
        (mem:SI (plus:PSI (reg/f:PSI 35)
                (const_int 12 [0xc])) [15 ctp_6->epmask+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 47 46 48 9 (set (subreg:HI (reg:SI 28 [ _22 ]) 0)
        (not:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [15 m+0 S2 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 48 47 49 9 (set (subreg:HI (reg:SI 28 [ _22 ]) 2)
        (not:HI (mem/c:HI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                    (const_int -2 [0xfffffffffffffffe])) [15 m+2 S2 A16]))) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 49 48 50 9 (set (subreg:HI (reg:SI 29 [ _23 ]) 0)
        (and:HI (subreg:HI (reg:SI 27 [ _21 ]) 0)
            (subreg:HI (reg:SI 28 [ _22 ]) 0))) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 50 49 51 9 (set (subreg:HI (reg:SI 29 [ _23 ]) 2)
        (and:HI (subreg:HI (reg:SI 27 [ _21 ]) 2)
            (subreg:HI (reg:SI 28 [ _22 ]) 2))) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 51 50 52 9 (set (reg/f:PSI 36)
        (mem/f/c:PSI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [5 ctp+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(insn 52 51 53 9 (set (mem:SI (plus:PSI (reg/f:PSI 36)
                (const_int 12 [0xc])) [15 ctp_6->epmask+0 S4 A16])
        (reg:SI 29 [ _23 ])) ../../../ChibiOS-RT/os/nil/src/ch.c:1018 -1
     (nil))
(call_insn 53 52 54 9 (call:HI (mem:HI (symbol_ref:PSI ("port_unlock") [flags 0x3]  <function_decl 0x2ad6595b01c0 port_unlock>) [0 port_unlock S2 A16])
        (const_int 0 [0])) ../../../ChibiOS-RT/os/nil/src/ch.c:1019 -1
     (nil)
    (nil))
(insn 54 53 55 9 (set (reg:SI 23 [ _2 ])
        (mem/c:SI (plus:PSI (reg/f:PSI 18 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [15 m+0 S4 A16])) ../../../ChibiOS-RT/os/nil/src/ch.c:1021 -1
     (nil))
(code_label 55 54 56 10 84 "" [2 uses])
(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 61 10 (set (reg:SI 30 [ <retval> ])
        (reg:SI 23 [ _2 ])) -1
     (nil))
(insn 61 57 62 10 (set (reg/i:SI 12 R12)
        (reg:SI 30 [ <retval> ])) ../../../ChibiOS-RT/os/nil/src/ch.c:1022 -1
     (nil))
(insn 62 61 0 10 (use (reg/i:SI 12 R12)) ../../../ChibiOS-RT/os/nil/src/ch.c:1022 -1
     (nil))
