$date
	Sat May 10 14:12:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_deco2a4_tb $end
$var wire 4 ! out [3:0] $end
$var wire 2 " count [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % stop $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % stop $end
$var reg 2 & count [1:0] $end
$upscope $end
$scope module dut2 $end
$var wire 2 ' in [1:0] $end
$var reg 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 (
b0 '
b0 &
x%
1$
0#
b0 "
b1 !
$end
#5
0%
0$
#10
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#20
0#
#30
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#40
0#
#50
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#60
0#
#70
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#80
0#
#90
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#100
0#
#110
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#120
0#
#130
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#140
0#
#150
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#160
0#
#170
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#180
0#
#190
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#200
0#
#210
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#220
0#
#230
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#240
0#
#250
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#260
0#
#270
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#280
0#
#290
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#300
0#
#310
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#320
0#
#330
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#340
0#
#350
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#360
0#
#370
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#380
0#
#390
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#400
0#
#410
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#420
0#
#430
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#440
0#
#450
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#460
0#
#470
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#480
0#
#490
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#500
0#
#510
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#520
0#
#530
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#540
0#
#550
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#560
0#
#570
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#580
0#
#590
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#600
0#
#610
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#620
0#
#630
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#640
0#
#650
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#660
0#
#670
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#680
0#
#690
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#700
0#
#710
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#720
0#
#730
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#740
0#
#750
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#760
0#
#770
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#780
0#
#790
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#800
0#
#810
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#820
0#
#830
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#840
0#
#850
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#860
0#
#870
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#880
0#
#890
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#900
0#
#910
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#920
0#
#930
b1000 !
b1000 (
b11 "
b11 &
b11 '
1#
#940
0#
#950
b1 !
b1 (
b0 "
b0 &
b0 '
1#
#960
0#
#970
b10 !
b10 (
b1 "
b1 &
b1 '
1#
#980
0#
#990
b100 !
b100 (
b10 "
b10 &
b10 '
1#
#1000
0#
#1005
1%
#1010
1#
#1020
0#
#1025
