// Seed: 1590206903
module module_0 ();
  logic [1 'b0 * $realtime : -1 'b0] id_1;
  assign module_2._id_1 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  parameter id_4 = id_3++;
  wire [-1 : -1] id_5;
  wire id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd75
) (
    output uwire id_0,
    input  tri1  _id_1
);
  initial begin : LABEL_0
    $unsigned(83);
    ;
    SystemTFIdentifier;
  end
  logic [id_1 : -1  ==  1  -  id_1] id_3;
  ;
  always @(id_3 == (id_3) or 1 or posedge id_1 == id_1, posedge -1 or id_3) begin : LABEL_1
    if (-1) begin : LABEL_2
      id_3 <= -1;
    end
  end
  wire [-1 : 1 'h0] id_4 = id_3;
  module_0 modCall_1 ();
endmodule
