// Seed: 3798956408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input logic id_11
);
  reg  id_13 = 1;
  wire id_14;
  always_comb id_13 = #1 id_11;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_15, id_16;
endmodule
