{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732885755339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732885755347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 18:39:15 2024 " "Processing started: Fri Nov 29 18:39:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732885755347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885755347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885755347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732885756295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732885756295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_to_one_mux-struct " "Found design unit 1: four_to_one_mux-struct" {  } { { "4x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/4x1_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775006 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_mux " "Found entity 1: four_to_one_mux" {  } { { "4x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/4x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-struct " "Found design unit 1: two_to_one_mux-struct" {  } { { "2x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/2x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775011 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "2x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/2x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_16-struct " "Found design unit 1: XOR_16-struct" {  } { { "XOR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/XOR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775014 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_16 " "Found entity 1: XOR_16" {  } { { "XOR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/XOR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775030 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/alu/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-struct " "Found design unit 1: AND_16-struct" {  } { { "AND_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/AND_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775035 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "AND_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/AND_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775040 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-struct " "Found design unit 1: kogge_stone-struct" {  } { { "kogge_stone.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/kogge_stone.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775045 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/kogge_stone.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-struct " "Found design unit 1: OR_16-struct" {  } { { "OR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/OR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775049 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "OR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/OR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16-struct " "Found design unit 1: NOT_16-struct" {  } { { "NOT_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/NOT_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775055 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16 " "Found entity 1: NOT_16" {  } { { "NOT_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/NOT_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imply_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imply_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMPLY_16-struct " "Found design unit 1: IMPLY_16-struct" {  } { { "IMPLY_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/IMPLY_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775061 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMPLY_16 " "Found entity 1: IMPLY_16" {  } { { "IMPLY_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/IMPLY_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Check-struct " "Found design unit 1: Zero_Check-struct" {  } { { "Zero_Check.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Zero_Check.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Check " "Found entity 1: Zero_Check" {  } { { "Zero_Check.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/Zero_Check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_2x1-struct " "Found design unit 1: mux_16_bit_wide_2x1-struct" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/mux_16_bit_wide_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775071 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_2x1 " "Found entity 1: mux_16_bit_wide_2x1" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/mux_16_bit_wide_2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-struct " "Found design unit 1: adder_subtractor-struct" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775076 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/adder_subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775081 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_to_one_mux-struct " "Found design unit 1: eight_to_one_mux-struct" {  } { { "8x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/8x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775086 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_mux " "Found entity 1: eight_to_one_mux" {  } { { "8x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/alu/8x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732885775086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885775086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732885775187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_one_mux eight_to_one_mux:add_instance " "Elaborating entity \"eight_to_one_mux\" for hierarchy \"eight_to_one_mux:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/amrut/Downloads/cpu/alu/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1 " "Elaborating entity \"four_to_one_mux\" for hierarchy \"eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\"" {  } { { "8x1_mux.vhd" "four_to_one_mux_1" { Text "C:/Users/amrut/Downloads/cpu/alu/8x1_mux.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\"" {  } { { "4x1_mux.vhd" "two_to_one_mux_1" { Text "C:/Users/amrut/Downloads/cpu/alu/4x1_mux.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|INVERTER:not_gate " "Elaborating entity \"INVERTER\" for hierarchy \"eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|INVERTER:not_gate\"" {  } { { "2x1_mux.vhd" "not_gate" { Text "C:/Users/amrut/Downloads/cpu/alu/2x1_mux.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|AND_2:and_gate_1 " "Elaborating entity \"AND_2\" for hierarchy \"eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|AND_2:and_gate_1\"" {  } { { "2x1_mux.vhd" "and_gate_1" { Text "C:/Users/amrut/Downloads/cpu/alu/2x1_mux.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|OR_2:or_gate_1 " "Elaborating entity \"OR_2\" for hierarchy \"eight_to_one_mux:add_instance\|four_to_one_mux:four_to_one_mux_1\|two_to_one_mux:two_to_one_mux_1\|OR_2:or_gate_1\"" {  } { { "2x1_mux.vhd" "or_gate_1" { Text "C:/Users/amrut/Downloads/cpu/alu/2x1_mux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885775380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732885777293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732885779422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732885779422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732885779725 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732885779725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732885779725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732885779725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732885779779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 18:39:39 2024 " "Processing ended: Fri Nov 29 18:39:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732885779779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732885779779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732885779779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732885779779 ""}
