
OverDrivePedal_SW_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bc4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001c84  08001c84  00011c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ca4  08001ca4  00020108  2**0
                  CONTENTS
  4 .ARM          00000000  08001ca4  08001ca4  00020108  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ca4  08001ca4  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ca4  08001ca4  00011ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ca8  08001ca8  00011ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  08001cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000108  08001db4  00020108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08001db4  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004be6  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010b2  00000000  00000000  00024d16  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005a8  00000000  00000000  00025dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004f0  00000000  00000000  00026370  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000b642  00000000  00000000  00026860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004723  00000000  00000000  00031ea2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0003aba5  00000000  00000000  000365c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0007116a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001294  00000000  00000000  000711e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000108 	.word	0x20000108
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001c6c 	.word	0x08001c6c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000010c 	.word	0x2000010c
 8000104:	08001c6c 	.word	0x08001c6c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	001a      	movs	r2, r3
 8000232:	231f      	movs	r3, #31
 8000234:	401a      	ands	r2, r3
 8000236:	4b04      	ldr	r3, [pc, #16]	; (8000248 <NVIC_EnableIRQ+0x28>)
 8000238:	2101      	movs	r1, #1
 800023a:	4091      	lsls	r1, r2
 800023c:	000a      	movs	r2, r1
 800023e:	601a      	str	r2, [r3, #0]
}
 8000240:	46c0      	nop			; (mov r8, r8)
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}
 8000248:	e000e100 	.word	0xe000e100

0800024c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	1dfb      	adds	r3, r7, #7
 8000258:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b7f      	cmp	r3, #127	; 0x7f
 8000260:	d932      	bls.n	80002c8 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000262:	4a2f      	ldr	r2, [pc, #188]	; (8000320 <NVIC_SetPriority+0xd4>)
 8000264:	1dfb      	adds	r3, r7, #7
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	0019      	movs	r1, r3
 800026a:	230f      	movs	r3, #15
 800026c:	400b      	ands	r3, r1
 800026e:	3b08      	subs	r3, #8
 8000270:	089b      	lsrs	r3, r3, #2
 8000272:	3306      	adds	r3, #6
 8000274:	009b      	lsls	r3, r3, #2
 8000276:	18d3      	adds	r3, r2, r3
 8000278:	3304      	adds	r3, #4
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	1dfa      	adds	r2, r7, #7
 800027e:	7812      	ldrb	r2, [r2, #0]
 8000280:	0011      	movs	r1, r2
 8000282:	2203      	movs	r2, #3
 8000284:	400a      	ands	r2, r1
 8000286:	00d2      	lsls	r2, r2, #3
 8000288:	21ff      	movs	r1, #255	; 0xff
 800028a:	4091      	lsls	r1, r2
 800028c:	000a      	movs	r2, r1
 800028e:	43d2      	mvns	r2, r2
 8000290:	401a      	ands	r2, r3
 8000292:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	019b      	lsls	r3, r3, #6
 8000298:	22ff      	movs	r2, #255	; 0xff
 800029a:	401a      	ands	r2, r3
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	0018      	movs	r0, r3
 80002a2:	2303      	movs	r3, #3
 80002a4:	4003      	ands	r3, r0
 80002a6:	00db      	lsls	r3, r3, #3
 80002a8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002aa:	481d      	ldr	r0, [pc, #116]	; (8000320 <NVIC_SetPriority+0xd4>)
 80002ac:	1dfb      	adds	r3, r7, #7
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	001c      	movs	r4, r3
 80002b2:	230f      	movs	r3, #15
 80002b4:	4023      	ands	r3, r4
 80002b6:	3b08      	subs	r3, #8
 80002b8:	089b      	lsrs	r3, r3, #2
 80002ba:	430a      	orrs	r2, r1
 80002bc:	3306      	adds	r3, #6
 80002be:	009b      	lsls	r3, r3, #2
 80002c0:	18c3      	adds	r3, r0, r3
 80002c2:	3304      	adds	r3, #4
 80002c4:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002c6:	e027      	b.n	8000318 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c8:	4a16      	ldr	r2, [pc, #88]	; (8000324 <NVIC_SetPriority+0xd8>)
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	b25b      	sxtb	r3, r3
 80002d0:	089b      	lsrs	r3, r3, #2
 80002d2:	33c0      	adds	r3, #192	; 0xc0
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	589b      	ldr	r3, [r3, r2]
 80002d8:	1dfa      	adds	r2, r7, #7
 80002da:	7812      	ldrb	r2, [r2, #0]
 80002dc:	0011      	movs	r1, r2
 80002de:	2203      	movs	r2, #3
 80002e0:	400a      	ands	r2, r1
 80002e2:	00d2      	lsls	r2, r2, #3
 80002e4:	21ff      	movs	r1, #255	; 0xff
 80002e6:	4091      	lsls	r1, r2
 80002e8:	000a      	movs	r2, r1
 80002ea:	43d2      	mvns	r2, r2
 80002ec:	401a      	ands	r2, r3
 80002ee:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	019b      	lsls	r3, r3, #6
 80002f4:	22ff      	movs	r2, #255	; 0xff
 80002f6:	401a      	ands	r2, r3
 80002f8:	1dfb      	adds	r3, r7, #7
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	0018      	movs	r0, r3
 80002fe:	2303      	movs	r3, #3
 8000300:	4003      	ands	r3, r0
 8000302:	00db      	lsls	r3, r3, #3
 8000304:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000306:	4807      	ldr	r0, [pc, #28]	; (8000324 <NVIC_SetPriority+0xd8>)
 8000308:	1dfb      	adds	r3, r7, #7
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	b25b      	sxtb	r3, r3
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	33c0      	adds	r3, #192	; 0xc0
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	501a      	str	r2, [r3, r0]
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b003      	add	sp, #12
 800031e:	bd90      	pop	{r4, r7, pc}
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	e000e100 	.word	0xe000e100

08000328 <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000330:	4b07      	ldr	r3, [pc, #28]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 8000332:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000334:	4b06      	ldr	r3, [pc, #24]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	430a      	orrs	r2, r1
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800033c:	4b04      	ldr	r3, [pc, #16]	; (8000350 <LL_IOP_GRP1_EnableClock+0x28>)
 800033e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000340:	687a      	ldr	r2, [r7, #4]
 8000342:	4013      	ands	r3, r2
 8000344:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000346:	68fb      	ldr	r3, [r7, #12]
}
 8000348:	46c0      	nop			; (mov r8, r8)
 800034a:	46bd      	mov	sp, r7
 800034c:	b004      	add	sp, #16
 800034e:	bd80      	pop	{r7, pc}
 8000350:	40021000 	.word	0x40021000

08000354 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 16U));
 800035e:	4a0f      	ldr	r2, [pc, #60]	; (800039c <LL_SYSCFG_SetEXTISource+0x48>)
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	21ff      	movs	r1, #255	; 0xff
 8000364:	400b      	ands	r3, r1
 8000366:	3302      	adds	r3, #2
 8000368:	009b      	lsls	r3, r3, #2
 800036a:	589b      	ldr	r3, [r3, r2]
 800036c:	683a      	ldr	r2, [r7, #0]
 800036e:	0c12      	lsrs	r2, r2, #16
 8000370:	210f      	movs	r1, #15
 8000372:	4091      	lsls	r1, r2
 8000374:	000a      	movs	r2, r1
 8000376:	43d2      	mvns	r2, r2
 8000378:	401a      	ands	r2, r3
 800037a:	0011      	movs	r1, r2
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	0c1b      	lsrs	r3, r3, #16
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	409a      	lsls	r2, r3
 8000384:	4805      	ldr	r0, [pc, #20]	; (800039c <LL_SYSCFG_SetEXTISource+0x48>)
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	24ff      	movs	r4, #255	; 0xff
 800038a:	4023      	ands	r3, r4
 800038c:	430a      	orrs	r2, r1
 800038e:	3302      	adds	r3, #2
 8000390:	009b      	lsls	r3, r3, #2
 8000392:	501a      	str	r2, [r3, r0]
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b003      	add	sp, #12
 800039a:	bd90      	pop	{r4, r7, pc}
 800039c:	40010000 	.word	0x40010000

080003a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b084      	sub	sp, #16
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	60f8      	str	r0, [r7, #12]
 80003a8:	60b9      	str	r1, [r7, #8]
 80003aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	6819      	ldr	r1, [r3, #0]
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	68ba      	ldr	r2, [r7, #8]
 80003b4:	435a      	muls	r2, r3
 80003b6:	0013      	movs	r3, r2
 80003b8:	005b      	lsls	r3, r3, #1
 80003ba:	189b      	adds	r3, r3, r2
 80003bc:	43db      	mvns	r3, r3
 80003be:	400b      	ands	r3, r1
 80003c0:	001a      	movs	r2, r3
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	68b9      	ldr	r1, [r7, #8]
 80003c6:	434b      	muls	r3, r1
 80003c8:	6879      	ldr	r1, [r7, #4]
 80003ca:	434b      	muls	r3, r1
 80003cc:	431a      	orrs	r2, r3
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	601a      	str	r2, [r3, #0]
}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	b004      	add	sp, #16
 80003d8:	bd80      	pop	{r7, pc}

080003da <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003da:	b580      	push	{r7, lr}
 80003dc:	b084      	sub	sp, #16
 80003de:	af00      	add	r7, sp, #0
 80003e0:	60f8      	str	r0, [r7, #12]
 80003e2:	60b9      	str	r1, [r7, #8]
 80003e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	68d9      	ldr	r1, [r3, #12]
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	68ba      	ldr	r2, [r7, #8]
 80003ee:	435a      	muls	r2, r3
 80003f0:	0013      	movs	r3, r2
 80003f2:	005b      	lsls	r3, r3, #1
 80003f4:	189b      	adds	r3, r3, r2
 80003f6:	43db      	mvns	r3, r3
 80003f8:	400b      	ands	r3, r1
 80003fa:	001a      	movs	r2, r3
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	68b9      	ldr	r1, [r7, #8]
 8000400:	434b      	muls	r3, r1
 8000402:	6879      	ldr	r1, [r7, #4]
 8000404:	434b      	muls	r3, r1
 8000406:	431a      	orrs	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	60da      	str	r2, [r3, #12]
}
 800040c:	46c0      	nop			; (mov r8, r8)
 800040e:	46bd      	mov	sp, r7
 8000410:	b004      	add	sp, #16
 8000412:	bd80      	pop	{r7, pc}

08000414 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	683a      	ldr	r2, [r7, #0]
 8000422:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46bd      	mov	sp, r7
 8000428:	b002      	add	sp, #8
 800042a:	bd80      	pop	{r7, pc}

0800042c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	b089      	sub	sp, #36	; 0x24
 8000430:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000432:	2418      	movs	r4, #24
 8000434:	193b      	adds	r3, r7, r4
 8000436:	0018      	movs	r0, r3
 8000438:	2308      	movs	r3, #8
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f001 fc0d 	bl	8001c5c <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000442:	003b      	movs	r3, r7
 8000444:	0018      	movs	r0, r3
 8000446:	2318      	movs	r3, #24
 8000448:	001a      	movs	r2, r3
 800044a:	2100      	movs	r1, #0
 800044c:	f001 fc06 	bl	8001c5c <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000450:	2004      	movs	r0, #4
 8000452:	f7ff ff69 	bl	8000328 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000456:	2001      	movs	r0, #1
 8000458:	f7ff ff66 	bl	8000328 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(CLEAN_ENABLE_GPIO_Port, CLEAN_ENABLE_Pin);
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	01db      	lsls	r3, r3, #7
 8000460:	4a33      	ldr	r2, [pc, #204]	; (8000530 <MX_GPIO_Init+0x104>)
 8000462:	0019      	movs	r1, r3
 8000464:	0010      	movs	r0, r2
 8000466:	f7ff ffd5 	bl	8000414 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(FX_ENABLE_GPIO_Port, FX_ENABLE_Pin);
 800046a:	2380      	movs	r3, #128	; 0x80
 800046c:	009a      	lsls	r2, r3, #2
 800046e:	23a0      	movs	r3, #160	; 0xa0
 8000470:	05db      	lsls	r3, r3, #23
 8000472:	0011      	movs	r1, r2
 8000474:	0018      	movs	r0, r3
 8000476:	f7ff ffcd 	bl	8000414 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = CLEAN_ENABLE_Pin;
 800047a:	003b      	movs	r3, r7
 800047c:	2280      	movs	r2, #128	; 0x80
 800047e:	01d2      	lsls	r2, r2, #7
 8000480:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000482:	003b      	movs	r3, r7
 8000484:	2201      	movs	r2, #1
 8000486:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000488:	003b      	movs	r3, r7
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800048e:	003b      	movs	r3, r7
 8000490:	2200      	movs	r2, #0
 8000492:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000494:	003b      	movs	r3, r7
 8000496:	2201      	movs	r2, #1
 8000498:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(CLEAN_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800049a:	003b      	movs	r3, r7
 800049c:	4a24      	ldr	r2, [pc, #144]	; (8000530 <MX_GPIO_Init+0x104>)
 800049e:	0019      	movs	r1, r3
 80004a0:	0010      	movs	r0, r2
 80004a2:	f001 f8e0 	bl	8001666 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FX_ENABLE_Pin;
 80004a6:	003b      	movs	r3, r7
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	0092      	lsls	r2, r2, #2
 80004ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004ae:	003b      	movs	r3, r7
 80004b0:	2201      	movs	r2, #1
 80004b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004b4:	003b      	movs	r3, r7
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004ba:	003b      	movs	r3, r7
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80004c0:	003b      	movs	r3, r7
 80004c2:	2201      	movs	r2, #1
 80004c4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(FX_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80004c6:	003a      	movs	r2, r7
 80004c8:	23a0      	movs	r3, #160	; 0xa0
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	0011      	movs	r1, r2
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 f8c9 	bl	8001666 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE4);
 80004d4:	2101      	movs	r1, #1
 80004d6:	2000      	movs	r0, #0
 80004d8:	f7ff ff3c 	bl	8000354 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(GPIO_EXTI4_BYPASS_GPIO_Port, GPIO_EXTI4_BYPASS_Pin, LL_GPIO_PULL_UP);
 80004dc:	23a0      	movs	r3, #160	; 0xa0
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	2201      	movs	r2, #1
 80004e2:	2110      	movs	r1, #16
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ff78 	bl	80003da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIO_EXTI4_BYPASS_GPIO_Port, GPIO_EXTI4_BYPASS_Pin, LL_GPIO_MODE_INPUT);
 80004ea:	23a0      	movs	r3, #160	; 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	2200      	movs	r2, #0
 80004f0:	2110      	movs	r1, #16
 80004f2:	0018      	movs	r0, r3
 80004f4:	f7ff ff54 	bl	80003a0 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 80004f8:	0021      	movs	r1, r4
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2210      	movs	r2, #16
 80004fe:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2201      	movs	r2, #1
 8000504:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2202      	movs	r2, #2
 8000510:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000512:	187b      	adds	r3, r7, r1
 8000514:	0018      	movs	r0, r3
 8000516:	f000 ff63 	bl	80013e0 <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_15_IRQn, 0);
 800051a:	2100      	movs	r1, #0
 800051c:	2007      	movs	r0, #7
 800051e:	f7ff fe95 	bl	800024c <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000522:	2007      	movs	r0, #7
 8000524:	f7ff fe7c 	bl	8000220 <NVIC_EnableIRQ>

}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b009      	add	sp, #36	; 0x24
 800052e:	bd90      	pop	{r4, r7, pc}
 8000530:	50000800 	.word	0x50000800

08000534 <ledprogram_contfade>:
	}

}
*/
void ledprogram_contfade()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	  //TIM2->CCR1 = 0;
	  //TIM2->CCR2 = 0;
	  TIM2->CCR1 = fade_log_seq_data_table[pwm_bit_pos];
 8000538:	4b10      	ldr	r3, [pc, #64]	; (800057c <ledprogram_contfade+0x48>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	0019      	movs	r1, r3
 800053e:	2380      	movs	r3, #128	; 0x80
 8000540:	05db      	lsls	r3, r3, #23
 8000542:	4a0f      	ldr	r2, [pc, #60]	; (8000580 <ledprogram_contfade+0x4c>)
 8000544:	0089      	lsls	r1, r1, #2
 8000546:	588a      	ldr	r2, [r1, r2]
 8000548:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM2->CCR2 = fade_log_seq_data_table[pwm_bit_pos];
 800054a:	4b0c      	ldr	r3, [pc, #48]	; (800057c <ledprogram_contfade+0x48>)
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	0019      	movs	r1, r3
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	05db      	lsls	r3, r3, #23
 8000554:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <ledprogram_contfade+0x4c>)
 8000556:	0089      	lsls	r1, r1, #2
 8000558:	588a      	ldr	r2, [r1, r2]
 800055a:	639a      	str	r2, [r3, #56]	; 0x38

	  pwm_bit_pos++;
 800055c:	4b07      	ldr	r3, [pc, #28]	; (800057c <ledprogram_contfade+0x48>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	3301      	adds	r3, #1
 8000562:	b2da      	uxtb	r2, r3
 8000564:	4b05      	ldr	r3, [pc, #20]	; (800057c <ledprogram_contfade+0x48>)
 8000566:	701a      	strb	r2, [r3, #0]
	  if(pwm_bit_pos > (FADE_LOG_SEQ_DATA_SIZE-1))
 8000568:	4b04      	ldr	r3, [pc, #16]	; (800057c <ledprogram_contfade+0x48>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b3f      	cmp	r3, #63	; 0x3f
 800056e:	d902      	bls.n	8000576 <ledprogram_contfade+0x42>
		  pwm_bit_pos = FADE_LOG_SEQ_DATA_SIZE/5;
 8000570:	4b02      	ldr	r3, [pc, #8]	; (800057c <ledprogram_contfade+0x48>)
 8000572:	220c      	movs	r2, #12
 8000574:	701a      	strb	r2, [r3, #0]
}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000100 	.word	0x20000100
 8000580:	20000000 	.word	0x20000000

08000584 <NVIC_EnableIRQ>:
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	0002      	movs	r2, r0
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000590:	1dfb      	adds	r3, r7, #7
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	001a      	movs	r2, r3
 8000596:	231f      	movs	r3, #31
 8000598:	401a      	ands	r2, r3
 800059a:	4b04      	ldr	r3, [pc, #16]	; (80005ac <NVIC_EnableIRQ+0x28>)
 800059c:	2101      	movs	r1, #1
 800059e:	4091      	lsls	r1, r2
 80005a0:	000a      	movs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b002      	add	sp, #8
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	e000e100 	.word	0xe000e100

080005b0 <NVIC_SetPriority>:
{
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	0002      	movs	r2, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	1dfb      	adds	r3, r7, #7
 80005bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80005be:	1dfb      	adds	r3, r7, #7
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b7f      	cmp	r3, #127	; 0x7f
 80005c4:	d932      	bls.n	800062c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005c6:	4a2f      	ldr	r2, [pc, #188]	; (8000684 <NVIC_SetPriority+0xd4>)
 80005c8:	1dfb      	adds	r3, r7, #7
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	0019      	movs	r1, r3
 80005ce:	230f      	movs	r3, #15
 80005d0:	400b      	ands	r3, r1
 80005d2:	3b08      	subs	r3, #8
 80005d4:	089b      	lsrs	r3, r3, #2
 80005d6:	3306      	adds	r3, #6
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	18d3      	adds	r3, r2, r3
 80005dc:	3304      	adds	r3, #4
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	1dfa      	adds	r2, r7, #7
 80005e2:	7812      	ldrb	r2, [r2, #0]
 80005e4:	0011      	movs	r1, r2
 80005e6:	2203      	movs	r2, #3
 80005e8:	400a      	ands	r2, r1
 80005ea:	00d2      	lsls	r2, r2, #3
 80005ec:	21ff      	movs	r1, #255	; 0xff
 80005ee:	4091      	lsls	r1, r2
 80005f0:	000a      	movs	r2, r1
 80005f2:	43d2      	mvns	r2, r2
 80005f4:	401a      	ands	r2, r3
 80005f6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	019b      	lsls	r3, r3, #6
 80005fc:	22ff      	movs	r2, #255	; 0xff
 80005fe:	401a      	ands	r2, r3
 8000600:	1dfb      	adds	r3, r7, #7
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	0018      	movs	r0, r3
 8000606:	2303      	movs	r3, #3
 8000608:	4003      	ands	r3, r0
 800060a:	00db      	lsls	r3, r3, #3
 800060c:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800060e:	481d      	ldr	r0, [pc, #116]	; (8000684 <NVIC_SetPriority+0xd4>)
 8000610:	1dfb      	adds	r3, r7, #7
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	001c      	movs	r4, r3
 8000616:	230f      	movs	r3, #15
 8000618:	4023      	ands	r3, r4
 800061a:	3b08      	subs	r3, #8
 800061c:	089b      	lsrs	r3, r3, #2
 800061e:	430a      	orrs	r2, r1
 8000620:	3306      	adds	r3, #6
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	18c3      	adds	r3, r0, r3
 8000626:	3304      	adds	r3, #4
 8000628:	601a      	str	r2, [r3, #0]
}
 800062a:	e027      	b.n	800067c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800062c:	4a16      	ldr	r2, [pc, #88]	; (8000688 <NVIC_SetPriority+0xd8>)
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	b25b      	sxtb	r3, r3
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	33c0      	adds	r3, #192	; 0xc0
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	589b      	ldr	r3, [r3, r2]
 800063c:	1dfa      	adds	r2, r7, #7
 800063e:	7812      	ldrb	r2, [r2, #0]
 8000640:	0011      	movs	r1, r2
 8000642:	2203      	movs	r2, #3
 8000644:	400a      	ands	r2, r1
 8000646:	00d2      	lsls	r2, r2, #3
 8000648:	21ff      	movs	r1, #255	; 0xff
 800064a:	4091      	lsls	r1, r2
 800064c:	000a      	movs	r2, r1
 800064e:	43d2      	mvns	r2, r2
 8000650:	401a      	ands	r2, r3
 8000652:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	019b      	lsls	r3, r3, #6
 8000658:	22ff      	movs	r2, #255	; 0xff
 800065a:	401a      	ands	r2, r3
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	0018      	movs	r0, r3
 8000662:	2303      	movs	r3, #3
 8000664:	4003      	ands	r3, r0
 8000666:	00db      	lsls	r3, r3, #3
 8000668:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800066a:	4807      	ldr	r0, [pc, #28]	; (8000688 <NVIC_SetPriority+0xd8>)
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b25b      	sxtb	r3, r3
 8000672:	089b      	lsrs	r3, r3, #2
 8000674:	430a      	orrs	r2, r1
 8000676:	33c0      	adds	r3, #192	; 0xc0
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	501a      	str	r2, [r3, r0]
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	b003      	add	sp, #12
 8000682:	bd90      	pop	{r4, r7, pc}
 8000684:	e000ed00 	.word	0xe000ed00
 8000688:	e000e100 	.word	0xe000e100

0800068c <LL_LPTIM_SetUpdateMode>:
  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	68db      	ldr	r3, [r3, #12]
 800069a:	4a05      	ldr	r2, [pc, #20]	; (80006b0 <LL_LPTIM_SetUpdateMode+0x24>)
 800069c:	401a      	ands	r2, r3
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	431a      	orrs	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	60da      	str	r2, [r3, #12]
}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b002      	add	sp, #8
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	ffbfffff 	.word	0xffbfffff

080006b4 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	68db      	ldr	r3, [r3, #12]
 80006c2:	4a05      	ldr	r2, [pc, #20]	; (80006d8 <LL_LPTIM_SetCounterMode+0x24>)
 80006c4:	401a      	ands	r2, r3
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	431a      	orrs	r2, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	60da      	str	r2, [r3, #12]
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	ff7fffff 	.word	0xff7fffff

080006dc <LL_LPTIM_SetPolarity>:
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	4a05      	ldr	r2, [pc, #20]	; (8000700 <LL_LPTIM_SetPolarity+0x24>)
 80006ec:	401a      	ands	r2, r3
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	431a      	orrs	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	60da      	str	r2, [r3, #12]
}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b002      	add	sp, #8
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	ffdfffff 	.word	0xffdfffff

08000704 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	68db      	ldr	r3, [r3, #12]
 8000712:	4a05      	ldr	r2, [pc, #20]	; (8000728 <LL_LPTIM_SetPrescaler+0x24>)
 8000714:	401a      	ands	r2, r3
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	431a      	orrs	r2, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	60da      	str	r2, [r3, #12]
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b002      	add	sp, #8
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	fffff1ff 	.word	0xfffff1ff

0800072c <LL_LPTIM_TrigSw>:
  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	4a03      	ldr	r2, [pc, #12]	; (8000748 <LL_LPTIM_TrigSw+0x1c>)
 800073a:	401a      	ands	r2, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	60da      	str	r2, [r3, #12]
}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	b002      	add	sp, #8
 8000746:	bd80      	pop	{r7, pc}
 8000748:	fff9ffff 	.word	0xfff9ffff

0800074c <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	2201      	movs	r2, #1
 800075c:	4393      	bics	r3, r2
 800075e:	001a      	movs	r2, r3
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	431a      	orrs	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	60da      	str	r2, [r3, #12]
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b002      	add	sp, #8
 800076e:	bd80      	pop	{r7, pc}

08000770 <LL_APB1_GRP1_EnableClock>:
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000778:	4b07      	ldr	r3, [pc, #28]	; (8000798 <LL_APB1_GRP1_EnableClock+0x28>)
 800077a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <LL_APB1_GRP1_EnableClock+0x28>)
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	430a      	orrs	r2, r1
 8000782:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <LL_APB1_GRP1_EnableClock+0x28>)
 8000786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	4013      	ands	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800078e:	68fb      	ldr	r3, [r7, #12]
}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	b004      	add	sp, #16
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40021000 	.word	0x40021000

0800079c <MX_LPTIM1_Init>:

/* USER CODE END 0 */

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	061b      	lsls	r3, r3, #24
 80007a4:	0018      	movs	r0, r3
 80007a6:	f7ff ffe3 	bl	8000770 <LL_APB1_GRP1_EnableClock>

  /* LPTIM1 interrupt Init */
  NVIC_SetPriority(LPTIM1_IRQn, 0);
 80007aa:	2100      	movs	r1, #0
 80007ac:	200d      	movs	r0, #13
 80007ae:	f7ff feff 	bl	80005b0 <NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM1_IRQn);
 80007b2:	200d      	movs	r0, #13
 80007b4:	f7ff fee6 	bl	8000584 <NVIC_EnableIRQ>

  LL_LPTIM_SetClockSource(LPTIM1, LL_LPTIM_CLK_SOURCE_INTERNAL);
 80007b8:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007ba:	2100      	movs	r1, #0
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff ffc5 	bl	800074c <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM1, LL_LPTIM_PRESCALER_DIV128);
 80007c2:	23e0      	movs	r3, #224	; 0xe0
 80007c4:	011b      	lsls	r3, r3, #4
 80007c6:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007c8:	0019      	movs	r1, r3
 80007ca:	0010      	movs	r0, r2
 80007cc:	f7ff ff9a 	bl	8000704 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_SetPolarity(LPTIM1, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 80007d0:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007d2:	2100      	movs	r1, #0
 80007d4:	0018      	movs	r0, r3
 80007d6:	f7ff ff81 	bl	80006dc <LL_LPTIM_SetPolarity>
  LL_LPTIM_SetUpdateMode(LPTIM1, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007dc:	2100      	movs	r1, #0
 80007de:	0018      	movs	r0, r3
 80007e0:	f7ff ff54 	bl	800068c <LL_LPTIM_SetUpdateMode>
  LL_LPTIM_SetCounterMode(LPTIM1, LL_LPTIM_COUNTER_MODE_INTERNAL);
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007e6:	2100      	movs	r1, #0
 80007e8:	0018      	movs	r0, r3
 80007ea:	f7ff ff63 	bl	80006b4 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_TrigSw(LPTIM1);
 80007ee:	4b03      	ldr	r3, [pc, #12]	; (80007fc <MX_LPTIM1_Init+0x60>)
 80007f0:	0018      	movs	r0, r3
 80007f2:	f7ff ff9b 	bl	800072c <LL_LPTIM_TrigSw>

}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40007c00 	.word	0x40007c00

08000800 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000804:	4b04      	ldr	r3, [pc, #16]	; (8000818 <LL_RCC_HSI_Enable+0x18>)
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <LL_RCC_HSI_Enable+0x18>)
 800080a:	2101      	movs	r1, #1
 800080c:	430a      	orrs	r2, r1
 800080e:	601a      	str	r2, [r3, #0]
}
 8000810:	46c0      	nop			; (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	40021000 	.word	0x40021000

0800081c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8000820:	4b05      	ldr	r3, [pc, #20]	; (8000838 <LL_RCC_HSI_IsReady+0x1c>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2204      	movs	r2, #4
 8000826:	4013      	ands	r3, r2
 8000828:	2b04      	cmp	r3, #4
 800082a:	d101      	bne.n	8000830 <LL_RCC_HSI_IsReady+0x14>
 800082c:	2301      	movs	r3, #1
 800082e:	e000      	b.n	8000832 <LL_RCC_HSI_IsReady+0x16>
 8000830:	2300      	movs	r3, #0
}
 8000832:	0018      	movs	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40021000 	.word	0x40021000

0800083c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	4a06      	ldr	r2, [pc, #24]	; (8000864 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800084a:	4013      	ands	r3, r2
 800084c:	0019      	movs	r1, r3
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	021a      	lsls	r2, r3, #8
 8000852:	4b03      	ldr	r3, [pc, #12]	; (8000860 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000854:	430a      	orrs	r2, r1
 8000856:	605a      	str	r2, [r3, #4]
}
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	b002      	add	sp, #8
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40021000 	.word	0x40021000
 8000864:	ffffe0ff 	.word	0xffffe0ff

08000868 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <LL_RCC_SetSysClkSource+0x24>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	2203      	movs	r2, #3
 8000876:	4393      	bics	r3, r2
 8000878:	0019      	movs	r1, r3
 800087a:	4b04      	ldr	r3, [pc, #16]	; (800088c <LL_RCC_SetSysClkSource+0x24>)
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	430a      	orrs	r2, r1
 8000880:	60da      	str	r2, [r3, #12]
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40021000 	.word	0x40021000

08000890 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000894:	4b03      	ldr	r3, [pc, #12]	; (80008a4 <LL_RCC_GetSysClkSource+0x14>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	220c      	movs	r2, #12
 800089a:	4013      	ands	r3, r2
}
 800089c:	0018      	movs	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40021000 	.word	0x40021000

080008a8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <LL_RCC_SetAHBPrescaler+0x24>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	22f0      	movs	r2, #240	; 0xf0
 80008b6:	4393      	bics	r3, r2
 80008b8:	0019      	movs	r1, r3
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <LL_RCC_SetAHBPrescaler+0x24>)
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	430a      	orrs	r2, r1
 80008c0:	60da      	str	r2, [r3, #12]
}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b002      	add	sp, #8
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	40021000 	.word	0x40021000

080008d0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80008d8:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <LL_RCC_SetAPB1Prescaler+0x28>)
 80008de:	4013      	ands	r3, r2
 80008e0:	0019      	movs	r1, r3
 80008e2:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	430a      	orrs	r2, r1
 80008e8:	60da      	str	r2, [r3, #12]
}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b002      	add	sp, #8
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	40021000 	.word	0x40021000
 80008f8:	fffff8ff 	.word	0xfffff8ff

080008fc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	4a06      	ldr	r2, [pc, #24]	; (8000924 <LL_RCC_SetAPB2Prescaler+0x28>)
 800090a:	4013      	ands	r3, r2
 800090c:	0019      	movs	r1, r3
 800090e:	4b04      	ldr	r3, [pc, #16]	; (8000920 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	430a      	orrs	r2, r1
 8000914:	60da      	str	r2, [r3, #12]
}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b002      	add	sp, #8
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40021000 	.word	0x40021000
 8000924:	ffffc7ff 	.word	0xffffc7ff

08000928 <LL_RCC_SetLPTIMClockSource>:
  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <LL_RCC_SetLPTIMClockSource+0x24>)
 8000932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000934:	4a06      	ldr	r2, [pc, #24]	; (8000950 <LL_RCC_SetLPTIMClockSource+0x28>)
 8000936:	4013      	ands	r3, r2
 8000938:	0019      	movs	r1, r3
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <LL_RCC_SetLPTIMClockSource+0x24>)
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	430a      	orrs	r2, r1
 8000940:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b002      	add	sp, #8
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	40021000 	.word	0x40021000
 8000950:	fff3ffff 	.word	0xfff3ffff

08000954 <LL_APB1_GRP1_EnableClock>:
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800095c:	4b07      	ldr	r3, [pc, #28]	; (800097c <LL_APB1_GRP1_EnableClock+0x28>)
 800095e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <LL_APB1_GRP1_EnableClock+0x28>)
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	430a      	orrs	r2, r1
 8000966:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000968:	4b04      	ldr	r3, [pc, #16]	; (800097c <LL_APB1_GRP1_EnableClock+0x28>)
 800096a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	4013      	ands	r3, r2
 8000970:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	b004      	add	sp, #16
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40021000 	.word	0x40021000

08000980 <LL_APB2_GRP1_EnableClock>:
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000988:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <LL_APB2_GRP1_EnableClock+0x28>)
 800098a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <LL_APB2_GRP1_EnableClock+0x28>)
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	430a      	orrs	r2, r1
 8000992:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000994:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <LL_APB2_GRP1_EnableClock+0x28>)
 8000996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	4013      	ands	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800099e:	68fb      	ldr	r3, [r7, #12]
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b004      	add	sp, #16
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40021000 	.word	0x40021000

080009ac <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <LL_FLASH_SetLatency+0x24>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2201      	movs	r2, #1
 80009ba:	4393      	bics	r3, r2
 80009bc:	0019      	movs	r1, r3
 80009be:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <LL_FLASH_SetLatency+0x24>)
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	430a      	orrs	r2, r1
 80009c4:	601a      	str	r2, [r3, #0]
}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b002      	add	sp, #8
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	40022000 	.word	0x40022000

080009d4 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80009d8:	4b03      	ldr	r3, [pc, #12]	; (80009e8 <LL_FLASH_GetLatency+0x14>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2201      	movs	r2, #1
 80009de:	4013      	ands	r3, r2
}
 80009e0:	0018      	movs	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	40022000 	.word	0x40022000

080009ec <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80009f4:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a06      	ldr	r2, [pc, #24]	; (8000a14 <LL_PWR_SetRegulVoltageScaling+0x28>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	0019      	movs	r1, r3
 80009fe:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	430a      	orrs	r2, r1
 8000a04:	601a      	str	r2, [r3, #0]
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b002      	add	sp, #8
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	40007000 	.word	0x40007000
 8000a14:	ffffe7ff 	.word	0xffffe7ff

08000a18 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2201      	movs	r2, #1
 8000a26:	431a      	orrs	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	601a      	str	r2, [r3, #0]
}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b002      	add	sp, #8
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6a1a      	ldr	r2, [r3, #32]
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	431a      	orrs	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	621a      	str	r2, [r3, #32]
}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b002      	add	sp, #8
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PWM1
  *         @arg @ref LL_TIM_OCMODE_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8000a54:	b5b0      	push	{r4, r5, r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d00d      	beq.n	8000a82 <LL_TIM_OC_SetMode+0x2e>
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	2b10      	cmp	r3, #16
 8000a6a:	d008      	beq.n	8000a7e <LL_TIM_OC_SetMode+0x2a>
 8000a6c:	68ba      	ldr	r2, [r7, #8]
 8000a6e:	2380      	movs	r3, #128	; 0x80
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d101      	bne.n	8000a7a <LL_TIM_OC_SetMode+0x26>
 8000a76:	2304      	movs	r3, #4
 8000a78:	e004      	b.n	8000a84 <LL_TIM_OC_SetMode+0x30>
 8000a7a:	2306      	movs	r3, #6
 8000a7c:	e002      	b.n	8000a84 <LL_TIM_OC_SetMode+0x30>
 8000a7e:	2302      	movs	r3, #2
 8000a80:	e000      	b.n	8000a84 <LL_TIM_OC_SetMode+0x30>
 8000a82:	2300      	movs	r3, #0
 8000a84:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	3318      	adds	r3, #24
 8000a8a:	001a      	movs	r2, r3
 8000a8c:	0029      	movs	r1, r5
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <LL_TIM_OC_SetMode+0x6c>)
 8000a90:	5c5b      	ldrb	r3, [r3, r1]
 8000a92:	18d3      	adds	r3, r2, r3
 8000a94:	001c      	movs	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8000a96:	6823      	ldr	r3, [r4, #0]
 8000a98:	0029      	movs	r1, r5
 8000a9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ac4 <LL_TIM_OC_SetMode+0x70>)
 8000a9c:	5c52      	ldrb	r2, [r2, r1]
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	2273      	movs	r2, #115	; 0x73
 8000aa2:	408a      	lsls	r2, r1
 8000aa4:	43d2      	mvns	r2, r2
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	0029      	movs	r1, r5
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <LL_TIM_OC_SetMode+0x70>)
 8000aac:	5c5b      	ldrb	r3, [r3, r1]
 8000aae:	0019      	movs	r1, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	408b      	lsls	r3, r1
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	6023      	str	r3, [r4, #0]
}
 8000ab8:	46c0      	nop			; (mov r8, r8)
 8000aba:	46bd      	mov	sp, r7
 8000abc:	b004      	add	sp, #16
 8000abe:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac0:	08001c84 	.word	0x08001c84
 8000ac4:	08001c8c 	.word	0x08001c8c

08000ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f7ff ff57 	bl	8000980 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000ad2:	2380      	movs	r3, #128	; 0x80
 8000ad4:	055b      	lsls	r3, r3, #21
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff ff3c 	bl	8000954 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000adc:	f000 f85c 	bl	8000b98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae0:	f7ff fca4 	bl	800042c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ae4:	f000 fac1 	bl	800106a <MX_TIM2_Init>
  MX_LPTIM1_Init();
 8000ae8:	f7ff fe58 	bl	800079c <MX_LPTIM1_Init>
  MX_TIM21_Init();
 8000aec:	f000 fb6c 	bl	80011c8 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_OC_SetMode(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1);
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	05db      	lsls	r3, r3, #23
 8000af4:	2260      	movs	r2, #96	; 0x60
 8000af6:	2101      	movs	r1, #1
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff ffab 	bl	8000a54 <LL_TIM_OC_SetMode>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	05db      	lsls	r3, r3, #23
 8000b02:	2101      	movs	r1, #1
 8000b04:	0018      	movs	r0, r3
 8000b06:	f7ff ff95 	bl	8000a34 <LL_TIM_CC_EnableChannel>

  LL_TIM_OC_SetMode(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1);
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	05db      	lsls	r3, r3, #23
 8000b0e:	2260      	movs	r2, #96	; 0x60
 8000b10:	2110      	movs	r1, #16
 8000b12:	0018      	movs	r0, r3
 8000b14:	f7ff ff9e 	bl	8000a54 <LL_TIM_OC_SetMode>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	05db      	lsls	r3, r3, #23
 8000b1c:	2110      	movs	r1, #16
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff ff88 	bl	8000a34 <LL_TIM_CC_EnableChannel>

  LL_TIM_EnableCounter(TIM2);
 8000b24:	2380      	movs	r3, #128	; 0x80
 8000b26:	05db      	lsls	r3, r3, #23
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f7ff ff75 	bl	8000a18 <LL_TIM_EnableCounter>

  TIM2->ARR = 8191;
 8000b2e:	2380      	movs	r3, #128	; 0x80
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	4a14      	ldr	r2, [pc, #80]	; (8000b84 <main+0xbc>)
 8000b34:	62da      	str	r2, [r3, #44]	; 0x2c
  // init the PWM duty to 0%
  TIM2->CCR1 = 0;
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	05db      	lsls	r3, r3, #23
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->CCR2 = 0;
 8000b3e:	2380      	movs	r3, #128	; 0x80
 8000b40:	05db      	lsls	r3, r3, #23
 8000b42:	2200      	movs	r2, #0
 8000b44:	639a      	str	r2, [r3, #56]	; 0x38



  // init bypass soft switches
  // clean routing enabled, fx routing disabled
  CLEAN_ENABLE_GPIO_Port->ODR |= (CLEAN_ENABLE_Pin);
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <main+0xc0>)
 8000b48:	695a      	ldr	r2, [r3, #20]
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <main+0xc0>)
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	01c9      	lsls	r1, r1, #7
 8000b50:	430a      	orrs	r2, r1
 8000b52:	615a      	str	r2, [r3, #20]
  FX_ENABLE_GPIO_Port->ODR &= ~(FX_ENABLE_Pin);
 8000b54:	23a0      	movs	r3, #160	; 0xa0
 8000b56:	05db      	lsls	r3, r3, #23
 8000b58:	695a      	ldr	r2, [r3, #20]
 8000b5a:	23a0      	movs	r3, #160	; 0xa0
 8000b5c:	05db      	lsls	r3, r3, #23
 8000b5e:	490b      	ldr	r1, [pc, #44]	; (8000b8c <main+0xc4>)
 8000b60:	400a      	ands	r2, r1
 8000b62:	615a      	str	r2, [r3, #20]


  // debounce timer
  //LL_TIM_EnableIT_UPDATE(TIM21);
  LL_TIM_EnableCounter(TIM21);
 8000b64:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <main+0xc8>)
 8000b66:	0018      	movs	r0, r3
 8000b68:	f7ff ff56 	bl	8000a18 <LL_TIM_EnableCounter>
  TIM21->PSC = 65535;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <main+0xc8>)
 8000b6e:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <main+0xcc>)
 8000b70:	629a      	str	r2, [r3, #40]	; 0x28
  TIM21->ARR = 65535;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <main+0xc8>)
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <main+0xcc>)
 8000b76:	62da      	str	r2, [r3, #44]	; 0x2c
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  LL_mDelay(100);
 8000b78:	2064      	movs	r0, #100	; 0x64
 8000b7a:	f001 f81b 	bl	8001bb4 <LL_mDelay>
	  ledprogram_contfade();
 8000b7e:	f7ff fcd9 	bl	8000534 <ledprogram_contfade>
	  LL_mDelay(100);
 8000b82:	e7f9      	b.n	8000b78 <main+0xb0>
 8000b84:	00001fff 	.word	0x00001fff
 8000b88:	50000800 	.word	0x50000800
 8000b8c:	fffffdff 	.word	0xfffffdff
 8000b90:	40010800 	.word	0x40010800
 8000b94:	0000ffff 	.word	0x0000ffff

08000b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f7ff ff05 	bl	80009ac <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8000ba2:	f7ff ff17 	bl	80009d4 <LL_FLASH_GetLatency>
 8000ba6:	1e03      	subs	r3, r0, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0x16>
  {
  Error_Handler();  
 8000baa:	f000 f833 	bl	8000c14 <Error_Handler>
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f7ff ff1a 	bl	80009ec <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000bb8:	f7ff fe22 	bl	8000800 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000bbc:	46c0      	nop			; (mov r8, r8)
 8000bbe:	f7ff fe2d 	bl	800081c <LL_RCC_HSI_IsReady>
 8000bc2:	0003      	movs	r3, r0
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d1fa      	bne.n	8000bbe <SystemClock_Config+0x26>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000bc8:	2010      	movs	r0, #16
 8000bca:	f7ff fe37 	bl	800083c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f7ff fe6a 	bl	80008a8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f7ff fe7b 	bl	80008d0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f7ff fe8e 	bl	80008fc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000be0:	2001      	movs	r0, #1
 8000be2:	f7ff fe41 	bl	8000868 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	f7ff fe52 	bl	8000890 <LL_RCC_GetSysClkSource>
 8000bec:	0003      	movs	r3, r0
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d1fa      	bne.n	8000be8 <SystemClock_Config+0x50>
  {
  
  }

  LL_Init1msTick(16000000);
 8000bf2:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <SystemClock_Config+0x78>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f000 ffcd 	bl	8001b94 <LL_Init1msTick>

  LL_SetSystemCoreClock(16000000);
 8000bfa:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <SystemClock_Config+0x78>)
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f000 fffb 	bl	8001bf8 <LL_SetSystemCoreClock>
  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
 8000c02:	2000      	movs	r0, #0
 8000c04:	f7ff fe90 	bl	8000928 <LL_RCC_SetLPTIMClockSource>
}
 8000c08:	46c0      	nop			; (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	00f42400 	.word	0x00f42400

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000c28:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <LL_EXTI_IsActiveFlag_0_31+0x24>)
 8000c2a:	695b      	ldr	r3, [r3, #20]
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	4013      	ands	r3, r2
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	425a      	negs	r2, r3
 8000c36:	4153      	adcs	r3, r2
 8000c38:	b2db      	uxtb	r3, r3
}
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b002      	add	sp, #8
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	40010400 	.word	0x40010400

08000c48 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000c50:	4b03      	ldr	r3, [pc, #12]	; (8000c60 <LL_EXTI_ClearFlag_0_31+0x18>)
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	615a      	str	r2, [r3, #20]
}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	40010400 	.word	0x40010400

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c72:	e7fe      	b.n	8000c72 <HardFault_Handler+0x4>

08000c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
	uint16_t interrupt_time = TIM21->CNT;
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <EXTI4_15_IRQHandler+0x5c>)
 8000c9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c9e:	1dbb      	adds	r3, r7, #6
 8000ca0:	801a      	strh	r2, [r3, #0]
	if ((interrupt_time - last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8000ca2:	1dbb      	adds	r3, r7, #6
 8000ca4:	881b      	ldrh	r3, [r3, #0]
 8000ca6:	4a13      	ldr	r2, [pc, #76]	; (8000cf4 <EXTI4_15_IRQHandler+0x60>)
 8000ca8:	8812      	ldrh	r2, [r2, #0]
 8000caa:	1a9b      	subs	r3, r3, r2
 8000cac:	2b40      	cmp	r3, #64	; 0x40
 8000cae:	dd0f      	ble.n	8000cd0 <EXTI4_15_IRQHandler+0x3c>
	{
		// toggle bypass soft switches
		CLEAN_ENABLE_GPIO_Port->ODR ^= CLEAN_ENABLE_Pin;
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <EXTI4_15_IRQHandler+0x64>)
 8000cb2:	695a      	ldr	r2, [r3, #20]
 8000cb4:	4b10      	ldr	r3, [pc, #64]	; (8000cf8 <EXTI4_15_IRQHandler+0x64>)
 8000cb6:	2180      	movs	r1, #128	; 0x80
 8000cb8:	01c9      	lsls	r1, r1, #7
 8000cba:	404a      	eors	r2, r1
 8000cbc:	615a      	str	r2, [r3, #20]
		FX_ENABLE_GPIO_Port->ODR ^= FX_ENABLE_Pin;
 8000cbe:	23a0      	movs	r3, #160	; 0xa0
 8000cc0:	05db      	lsls	r3, r3, #23
 8000cc2:	695a      	ldr	r2, [r3, #20]
 8000cc4:	23a0      	movs	r3, #160	; 0xa0
 8000cc6:	05db      	lsls	r3, r3, #23
 8000cc8:	2180      	movs	r1, #128	; 0x80
 8000cca:	0089      	lsls	r1, r1, #2
 8000ccc:	404a      	eors	r2, r1
 8000cce:	615a      	str	r2, [r3, #20]
	}
	last_interrupt_time = interrupt_time;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <EXTI4_15_IRQHandler+0x60>)
 8000cd2:	1dba      	adds	r2, r7, #6
 8000cd4:	8812      	ldrh	r2, [r2, #0]
 8000cd6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END EXTI4_15_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8000cd8:	2010      	movs	r0, #16
 8000cda:	f7ff ffa1 	bl	8000c20 <LL_EXTI_IsActiveFlag_0_31>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d002      	beq.n	8000ce8 <EXTI4_15_IRQHandler+0x54>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 8000ce2:	2010      	movs	r0, #16
 8000ce4:	f7ff ffb0 	bl	8000c48 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b002      	add	sp, #8
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40010800 	.word	0x40010800
 8000cf4:	20000124 	.word	0x20000124
 8000cf8:	50000800 	.word	0x50000800

08000cfc <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	//TIM2->CCR2 = led_value2;
  /* USER CODE END LPTIM1_IRQn 0 */
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE END TIM21_IRQn 0 */
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000d14:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <SystemInit+0x64>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <SystemInit+0x64>)
 8000d1a:	2180      	movs	r1, #128	; 0x80
 8000d1c:	0049      	lsls	r1, r1, #1
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <SystemInit+0x64>)
 8000d24:	68da      	ldr	r2, [r3, #12]
 8000d26:	4b13      	ldr	r3, [pc, #76]	; (8000d74 <SystemInit+0x64>)
 8000d28:	4913      	ldr	r1, [pc, #76]	; (8000d78 <SystemInit+0x68>)
 8000d2a:	400a      	ands	r2, r1
 8000d2c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <SystemInit+0x64>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	4b10      	ldr	r3, [pc, #64]	; (8000d74 <SystemInit+0x64>)
 8000d34:	4911      	ldr	r1, [pc, #68]	; (8000d7c <SystemInit+0x6c>)
 8000d36:	400a      	ands	r2, r1
 8000d38:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <SystemInit+0x64>)
 8000d3c:	689a      	ldr	r2, [r3, #8]
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <SystemInit+0x64>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	438a      	bics	r2, r1
 8000d44:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <SystemInit+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <SystemInit+0x64>)
 8000d4c:	490c      	ldr	r1, [pc, #48]	; (8000d80 <SystemInit+0x70>)
 8000d4e:	400a      	ands	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <SystemInit+0x64>)
 8000d54:	68da      	ldr	r2, [r3, #12]
 8000d56:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <SystemInit+0x64>)
 8000d58:	490a      	ldr	r1, [pc, #40]	; (8000d84 <SystemInit+0x74>)
 8000d5a:	400a      	ands	r2, r1
 8000d5c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d5e:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <SystemInit+0x64>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <SystemInit+0x78>)
 8000d66:	2280      	movs	r2, #128	; 0x80
 8000d68:	0512      	lsls	r2, r2, #20
 8000d6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	40021000 	.word	0x40021000
 8000d78:	88ff400c 	.word	0x88ff400c
 8000d7c:	fef6fff6 	.word	0xfef6fff6
 8000d80:	fffbffff 	.word	0xfffbffff
 8000d84:	ff02ffff 	.word	0xff02ffff
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <NVIC_EnableIRQ>:
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	0002      	movs	r2, r0
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	001a      	movs	r2, r3
 8000d9e:	231f      	movs	r3, #31
 8000da0:	401a      	ands	r2, r3
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <NVIC_EnableIRQ+0x28>)
 8000da4:	2101      	movs	r1, #1
 8000da6:	4091      	lsls	r1, r2
 8000da8:	000a      	movs	r2, r1
 8000daa:	601a      	str	r2, [r3, #0]
}
 8000dac:	46c0      	nop			; (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b002      	add	sp, #8
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	e000e100 	.word	0xe000e100

08000db8 <NVIC_SetPriority>:
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	0002      	movs	r2, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b7f      	cmp	r3, #127	; 0x7f
 8000dcc:	d932      	bls.n	8000e34 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dce:	4a2f      	ldr	r2, [pc, #188]	; (8000e8c <NVIC_SetPriority+0xd4>)
 8000dd0:	1dfb      	adds	r3, r7, #7
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	230f      	movs	r3, #15
 8000dd8:	400b      	ands	r3, r1
 8000dda:	3b08      	subs	r3, #8
 8000ddc:	089b      	lsrs	r3, r3, #2
 8000dde:	3306      	adds	r3, #6
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	18d3      	adds	r3, r2, r3
 8000de4:	3304      	adds	r3, #4
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	1dfa      	adds	r2, r7, #7
 8000dea:	7812      	ldrb	r2, [r2, #0]
 8000dec:	0011      	movs	r1, r2
 8000dee:	2203      	movs	r2, #3
 8000df0:	400a      	ands	r2, r1
 8000df2:	00d2      	lsls	r2, r2, #3
 8000df4:	21ff      	movs	r1, #255	; 0xff
 8000df6:	4091      	lsls	r1, r2
 8000df8:	000a      	movs	r2, r1
 8000dfa:	43d2      	mvns	r2, r2
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	019b      	lsls	r3, r3, #6
 8000e04:	22ff      	movs	r2, #255	; 0xff
 8000e06:	401a      	ands	r2, r3
 8000e08:	1dfb      	adds	r3, r7, #7
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	2303      	movs	r3, #3
 8000e10:	4003      	ands	r3, r0
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e16:	481d      	ldr	r0, [pc, #116]	; (8000e8c <NVIC_SetPriority+0xd4>)
 8000e18:	1dfb      	adds	r3, r7, #7
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	001c      	movs	r4, r3
 8000e1e:	230f      	movs	r3, #15
 8000e20:	4023      	ands	r3, r4
 8000e22:	3b08      	subs	r3, #8
 8000e24:	089b      	lsrs	r3, r3, #2
 8000e26:	430a      	orrs	r2, r1
 8000e28:	3306      	adds	r3, #6
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	18c3      	adds	r3, r0, r3
 8000e2e:	3304      	adds	r3, #4
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	e027      	b.n	8000e84 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e34:	4a16      	ldr	r2, [pc, #88]	; (8000e90 <NVIC_SetPriority+0xd8>)
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b25b      	sxtb	r3, r3
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	33c0      	adds	r3, #192	; 0xc0
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	589b      	ldr	r3, [r3, r2]
 8000e44:	1dfa      	adds	r2, r7, #7
 8000e46:	7812      	ldrb	r2, [r2, #0]
 8000e48:	0011      	movs	r1, r2
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	00d2      	lsls	r2, r2, #3
 8000e50:	21ff      	movs	r1, #255	; 0xff
 8000e52:	4091      	lsls	r1, r2
 8000e54:	000a      	movs	r2, r1
 8000e56:	43d2      	mvns	r2, r2
 8000e58:	401a      	ands	r2, r3
 8000e5a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	019b      	lsls	r3, r3, #6
 8000e60:	22ff      	movs	r2, #255	; 0xff
 8000e62:	401a      	ands	r2, r3
 8000e64:	1dfb      	adds	r3, r7, #7
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	4003      	ands	r3, r0
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e72:	4807      	ldr	r0, [pc, #28]	; (8000e90 <NVIC_SetPriority+0xd8>)
 8000e74:	1dfb      	adds	r3, r7, #7
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b25b      	sxtb	r3, r3
 8000e7a:	089b      	lsrs	r3, r3, #2
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	33c0      	adds	r3, #192	; 0xc0
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	501a      	str	r2, [r3, r0]
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b003      	add	sp, #12
 8000e8a:	bd90      	pop	{r4, r7, pc}
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <LL_APB1_GRP1_EnableClock>:
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <LL_APB1_GRP1_EnableClock+0x28>)
 8000e9e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <LL_APB1_GRP1_EnableClock+0x28>)
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <LL_APB1_GRP1_EnableClock+0x28>)
 8000eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
}
 8000eb4:	46c0      	nop			; (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b004      	add	sp, #16
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <LL_APB2_GRP1_EnableClock>:
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <LL_APB2_GRP1_EnableClock+0x28>)
 8000eca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <LL_APB2_GRP1_EnableClock+0x28>)
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ed4:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <LL_APB2_GRP1_EnableClock+0x28>)
 8000ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	4013      	ands	r3, r2
 8000edc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ede:	68fb      	ldr	r3, [r7, #12]
}
 8000ee0:	46c0      	nop			; (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b004      	add	sp, #16
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40021000 	.word	0x40021000

08000eec <LL_IOP_GRP1_EnableClock>:
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8000ef4:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <LL_IOP_GRP1_EnableClock+0x28>)
 8000ef6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <LL_IOP_GRP1_EnableClock+0x28>)
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <LL_IOP_GRP1_EnableClock+0x28>)
 8000f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	4013      	ands	r3, r2
 8000f08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b004      	add	sp, #16
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40021000 	.word	0x40021000

08000f18 <LL_TIM_DisableARRPreload>:
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1,TIM_CR1_ARPE);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2280      	movs	r2, #128	; 0x80
 8000f26:	4393      	bics	r3, r2
 8000f28:	001a      	movs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	601a      	str	r2, [r3, #0]
}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d00d      	beq.n	8000f64 <LL_TIM_OC_DisableFast+0x2c>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2b10      	cmp	r3, #16
 8000f4c:	d008      	beq.n	8000f60 <LL_TIM_OC_DisableFast+0x28>
 8000f4e:	683a      	ldr	r2, [r7, #0]
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d101      	bne.n	8000f5c <LL_TIM_OC_DisableFast+0x24>
 8000f58:	2304      	movs	r3, #4
 8000f5a:	e004      	b.n	8000f66 <LL_TIM_OC_DisableFast+0x2e>
 8000f5c:	2306      	movs	r3, #6
 8000f5e:	e002      	b.n	8000f66 <LL_TIM_OC_DisableFast+0x2e>
 8000f60:	2302      	movs	r3, #2
 8000f62:	e000      	b.n	8000f66 <LL_TIM_OC_DisableFast+0x2e>
 8000f64:	2300      	movs	r3, #0
 8000f66:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3318      	adds	r3, #24
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	0029      	movs	r1, r5
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <LL_TIM_OC_DisableFast+0x5c>)
 8000f72:	5c5b      	ldrb	r3, [r3, r1]
 8000f74:	18d3      	adds	r3, r2, r3
 8000f76:	001c      	movs	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000f78:	6823      	ldr	r3, [r4, #0]
 8000f7a:	0029      	movs	r1, r5
 8000f7c:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <LL_TIM_OC_DisableFast+0x60>)
 8000f7e:	5c52      	ldrb	r2, [r2, r1]
 8000f80:	0011      	movs	r1, r2
 8000f82:	2204      	movs	r2, #4
 8000f84:	408a      	lsls	r2, r1
 8000f86:	43d2      	mvns	r2, r2
 8000f88:	4013      	ands	r3, r2
 8000f8a:	6023      	str	r3, [r4, #0]

}
 8000f8c:	46c0      	nop			; (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b002      	add	sp, #8
 8000f92:	bdb0      	pop	{r4, r5, r7, pc}
 8000f94:	08001c94 	.word	0x08001c94
 8000f98:	08001c9c 	.word	0x08001c9c

08000f9c <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d00d      	beq.n	8000fc8 <LL_TIM_OC_EnablePreload+0x2c>
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	2b10      	cmp	r3, #16
 8000fb0:	d008      	beq.n	8000fc4 <LL_TIM_OC_EnablePreload+0x28>
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d101      	bne.n	8000fc0 <LL_TIM_OC_EnablePreload+0x24>
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	e004      	b.n	8000fca <LL_TIM_OC_EnablePreload+0x2e>
 8000fc0:	2306      	movs	r3, #6
 8000fc2:	e002      	b.n	8000fca <LL_TIM_OC_EnablePreload+0x2e>
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	e000      	b.n	8000fca <LL_TIM_OC_EnablePreload+0x2e>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3318      	adds	r3, #24
 8000fd0:	001a      	movs	r2, r3
 8000fd2:	0029      	movs	r1, r5
 8000fd4:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <LL_TIM_OC_EnablePreload+0x5c>)
 8000fd6:	5c5b      	ldrb	r3, [r3, r1]
 8000fd8:	18d3      	adds	r3, r2, r3
 8000fda:	001c      	movs	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000fdc:	6822      	ldr	r2, [r4, #0]
 8000fde:	0029      	movs	r1, r5
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <LL_TIM_OC_EnablePreload+0x60>)
 8000fe2:	5c5b      	ldrb	r3, [r3, r1]
 8000fe4:	0019      	movs	r1, r3
 8000fe6:	2308      	movs	r3, #8
 8000fe8:	408b      	lsls	r3, r1
 8000fea:	4313      	orrs	r3, r2
 8000fec:	6023      	str	r3, [r4, #0]
}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b002      	add	sp, #8
 8000ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	08001c94 	.word	0x08001c94
 8000ffc:	08001c9c 	.word	0x08001c9c

08001000 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <LL_TIM_SetClockSource+0x24>)
 8001010:	401a      	ands	r2, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	609a      	str	r2, [r3, #8]
}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	46bd      	mov	sp, r7
 800101e:	b002      	add	sp, #8
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	ffffbff8 	.word	0xffffbff8

08001028 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2270      	movs	r2, #112	; 0x70
 8001038:	4393      	bics	r3, r2
 800103a:	001a      	movs	r2, r3
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	431a      	orrs	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]
}
 8001044:	46c0      	nop			; (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	2280      	movs	r2, #128	; 0x80
 800105a:	4393      	bics	r3, r2
 800105c:	001a      	movs	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	609a      	str	r2, [r3, #8]
}
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	46bd      	mov	sp, r7
 8001066:	b002      	add	sp, #8
 8001068:	bd80      	pop	{r7, pc}

0800106a <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800106a:	b5b0      	push	{r4, r5, r7, lr}
 800106c:	b08e      	sub	sp, #56	; 0x38
 800106e:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001070:	2528      	movs	r5, #40	; 0x28
 8001072:	197b      	adds	r3, r7, r5
 8001074:	0018      	movs	r0, r3
 8001076:	2310      	movs	r3, #16
 8001078:	001a      	movs	r2, r3
 800107a:	2100      	movs	r1, #0
 800107c:	f000 fdee 	bl	8001c5c <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001080:	2418      	movs	r4, #24
 8001082:	193b      	adds	r3, r7, r4
 8001084:	0018      	movs	r0, r3
 8001086:	2310      	movs	r3, #16
 8001088:	001a      	movs	r2, r3
 800108a:	2100      	movs	r1, #0
 800108c:	f000 fde6 	bl	8001c5c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	003b      	movs	r3, r7
 8001092:	0018      	movs	r0, r3
 8001094:	2318      	movs	r3, #24
 8001096:	001a      	movs	r2, r3
 8001098:	2100      	movs	r1, #0
 800109a:	f000 fddf 	bl	8001c5c <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff fef8 	bl	8000e94 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 0;
 80010a4:	197b      	adds	r3, r7, r5
 80010a6:	2200      	movs	r2, #0
 80010a8:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80010aa:	197b      	adds	r3, r7, r5
 80010ac:	2200      	movs	r2, #0
 80010ae:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 64;
 80010b0:	197b      	adds	r3, r7, r5
 80010b2:	2240      	movs	r2, #64	; 0x40
 80010b4:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80010b6:	197b      	adds	r3, r7, r5
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80010bc:	197a      	adds	r2, r7, r5
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	05db      	lsls	r3, r3, #23
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f000 fb8b 	bl	80017e0 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80010ca:	2380      	movs	r3, #128	; 0x80
 80010cc:	05db      	lsls	r3, r3, #23
 80010ce:	0018      	movs	r0, r3
 80010d0:	f7ff ff22 	bl	8000f18 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	05db      	lsls	r3, r3, #23
 80010d8:	2101      	movs	r1, #1
 80010da:	0018      	movs	r0, r3
 80010dc:	f7ff ff5e 	bl	8000f9c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80010e0:	193b      	adds	r3, r7, r4
 80010e2:	2260      	movs	r2, #96	; 0x60
 80010e4:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	2200      	movs	r2, #0
 80010ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.CompareValue = 0;
 80010ec:	193b      	adds	r3, r7, r4
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80010f2:	193b      	adds	r3, r7, r4
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80010f8:	193a      	adds	r2, r7, r4
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	05db      	lsls	r3, r3, #23
 80010fe:	2101      	movs	r1, #1
 8001100:	0018      	movs	r0, r3
 8001102:	f000 fbb5 	bl	8001870 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8001106:	2380      	movs	r3, #128	; 0x80
 8001108:	05db      	lsls	r3, r3, #23
 800110a:	2101      	movs	r1, #1
 800110c:	0018      	movs	r0, r3
 800110e:	f7ff ff13 	bl	8000f38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 8001112:	2380      	movs	r3, #128	; 0x80
 8001114:	05db      	lsls	r3, r3, #23
 8001116:	2110      	movs	r1, #16
 8001118:	0018      	movs	r0, r3
 800111a:	f7ff ff3f 	bl	8000f9c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800111e:	193b      	adds	r3, r7, r4
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8001124:	193a      	adds	r2, r7, r4
 8001126:	2380      	movs	r3, #128	; 0x80
 8001128:	05db      	lsls	r3, r3, #23
 800112a:	2110      	movs	r1, #16
 800112c:	0018      	movs	r0, r3
 800112e:	f000 fb9f 	bl	8001870 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	05db      	lsls	r3, r3, #23
 8001136:	2110      	movs	r1, #16
 8001138:	0018      	movs	r0, r3
 800113a:	f7ff fefd 	bl	8000f38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	05db      	lsls	r3, r3, #23
 8001142:	2100      	movs	r1, #0
 8001144:	0018      	movs	r0, r3
 8001146:	f7ff ff6f 	bl	8001028 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800114a:	2380      	movs	r3, #128	; 0x80
 800114c:	05db      	lsls	r3, r3, #23
 800114e:	0018      	movs	r0, r3
 8001150:	f7ff ff7c 	bl	800104c <LL_TIM_DisableMasterSlaveMode>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001154:	2001      	movs	r0, #1
 8001156:	f7ff fec9 	bl	8000eec <LL_IOP_GRP1_EnableClock>
    /**TIM2 GPIO Configuration    
    PA0-CK_IN     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800115a:	003b      	movs	r3, r7
 800115c:	2201      	movs	r2, #1
 800115e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001160:	003b      	movs	r3, r7
 8001162:	2202      	movs	r2, #2
 8001164:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001166:	003b      	movs	r3, r7
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800116c:	003b      	movs	r3, r7
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001172:	003b      	movs	r3, r7
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001178:	003b      	movs	r3, r7
 800117a:	2202      	movs	r2, #2
 800117c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	003a      	movs	r2, r7
 8001180:	23a0      	movs	r3, #160	; 0xa0
 8001182:	05db      	lsls	r3, r3, #23
 8001184:	0011      	movs	r1, r2
 8001186:	0018      	movs	r0, r3
 8001188:	f000 fa6d 	bl	8001666 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800118c:	003b      	movs	r3, r7
 800118e:	2202      	movs	r2, #2
 8001190:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001192:	003b      	movs	r3, r7
 8001194:	2202      	movs	r2, #2
 8001196:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001198:	003b      	movs	r3, r7
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800119e:	003b      	movs	r3, r7
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011a4:	003b      	movs	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80011aa:	003b      	movs	r3, r7
 80011ac:	2202      	movs	r2, #2
 80011ae:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	003a      	movs	r2, r7
 80011b2:	23a0      	movs	r3, #160	; 0xa0
 80011b4:	05db      	lsls	r3, r3, #23
 80011b6:	0011      	movs	r1, r2
 80011b8:	0018      	movs	r0, r3
 80011ba:	f000 fa54 	bl	8001666 <LL_GPIO_Init>

}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b00e      	add	sp, #56	; 0x38
 80011c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080011c8 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80011ce:	003b      	movs	r3, r7
 80011d0:	0018      	movs	r0, r3
 80011d2:	2310      	movs	r3, #16
 80011d4:	001a      	movs	r2, r3
 80011d6:	2100      	movs	r1, #0
 80011d8:	f000 fd40 	bl	8001c5c <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM21);
 80011dc:	2004      	movs	r0, #4
 80011de:	f7ff fe6f 	bl	8000ec0 <LL_APB2_GRP1_EnableClock>

  /* TIM21 interrupt Init */
  NVIC_SetPriority(TIM21_IRQn, 0);
 80011e2:	2100      	movs	r1, #0
 80011e4:	2014      	movs	r0, #20
 80011e6:	f7ff fde7 	bl	8000db8 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM21_IRQn);
 80011ea:	2014      	movs	r0, #20
 80011ec:	f7ff fdce 	bl	8000d8c <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 65535;
 80011f0:	003b      	movs	r3, r7
 80011f2:	2201      	movs	r2, #1
 80011f4:	4252      	negs	r2, r2
 80011f6:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80011f8:	003b      	movs	r3, r7
 80011fa:	2200      	movs	r2, #0
 80011fc:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 65535;
 80011fe:	003b      	movs	r3, r7
 8001200:	4a10      	ldr	r2, [pc, #64]	; (8001244 <MX_TIM21_Init+0x7c>)
 8001202:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001204:	003b      	movs	r3, r7
 8001206:	2200      	movs	r2, #0
 8001208:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 800120a:	003b      	movs	r3, r7
 800120c:	4a0e      	ldr	r2, [pc, #56]	; (8001248 <MX_TIM21_Init+0x80>)
 800120e:	0019      	movs	r1, r3
 8001210:	0010      	movs	r0, r2
 8001212:	f000 fae5 	bl	80017e0 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM21);
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_TIM21_Init+0x80>)
 8001218:	0018      	movs	r0, r3
 800121a:	f7ff fe7d 	bl	8000f18 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM21, LL_TIM_CLOCKSOURCE_INTERNAL);
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <MX_TIM21_Init+0x80>)
 8001220:	2100      	movs	r1, #0
 8001222:	0018      	movs	r0, r3
 8001224:	f7ff feec 	bl	8001000 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM21, LL_TIM_TRGO_RESET);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <MX_TIM21_Init+0x80>)
 800122a:	2100      	movs	r1, #0
 800122c:	0018      	movs	r0, r3
 800122e:	f7ff fefb 	bl	8001028 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM21);
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <MX_TIM21_Init+0x80>)
 8001234:	0018      	movs	r0, r3
 8001236:	f7ff ff09 	bl	800104c <LL_TIM_DisableMasterSlaveMode>

}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	46bd      	mov	sp, r7
 800123e:	b004      	add	sp, #16
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	0000ffff 	.word	0x0000ffff
 8001248:	40010800 	.word	0x40010800

0800124c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800124c:	4813      	ldr	r0, [pc, #76]	; (800129c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800124e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001250:	4813      	ldr	r0, [pc, #76]	; (80012a0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001252:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001254:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001256:	4a13      	ldr	r2, [pc, #76]	; (80012a4 <LoopForever+0xa>)
    CMP R1, R2
 8001258:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800125a:	d105      	bne.n	8001268 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800125c:	4812      	ldr	r0, [pc, #72]	; (80012a8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800125e:	4913      	ldr	r1, [pc, #76]	; (80012ac <LoopForever+0x12>)
    STR R1, [R0]
 8001260:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001262:	4813      	ldr	r0, [pc, #76]	; (80012b0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001264:	4913      	ldr	r1, [pc, #76]	; (80012b4 <LoopForever+0x1a>)
    STR R1, [R0]
 8001266:	6001      	str	r1, [r0, #0]

08001268 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001268:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800126a:	e003      	b.n	8001274 <LoopCopyDataInit>

0800126c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <LoopForever+0x1e>)
  ldr  r3, [r3, r1]
 800126e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001270:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001272:	3104      	adds	r1, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001274:	4811      	ldr	r0, [pc, #68]	; (80012bc <LoopForever+0x22>)
  ldr  r3, =_edata
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <LoopForever+0x26>)
  adds  r2, r0, r1
 8001278:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800127a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800127c:	d3f6      	bcc.n	800126c <CopyDataInit>
  ldr  r2, =_sbss
 800127e:	4a11      	ldr	r2, [pc, #68]	; (80012c4 <LoopForever+0x2a>)
  b  LoopFillZerobss
 8001280:	e002      	b.n	8001288 <LoopFillZerobss>

08001282 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001282:	2300      	movs	r3, #0
  str  r3, [r2]
 8001284:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001286:	3204      	adds	r2, #4

08001288 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <LoopForever+0x2e>)
  cmp  r2, r3
 800128a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800128c:	d3f9      	bcc.n	8001282 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800128e:	f7ff fd3f 	bl	8000d10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001292:	f000 fcbf 	bl	8001c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001296:	f7ff fc17 	bl	8000ac8 <main>

0800129a <LoopForever>:

LoopForever:
    b LoopForever
 800129a:	e7fe      	b.n	800129a <LoopForever>
   ldr   r0, =_estack
 800129c:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 80012a0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80012a4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80012a8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80012ac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80012b0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80012b4:	00000000 	.word	0x00000000
  ldr  r3, =_sidata
 80012b8:	08001cac 	.word	0x08001cac
  ldr  r0, =_sdata
 80012bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012c0:	20000108 	.word	0x20000108
  ldr  r2, =_sbss
 80012c4:	20000108 	.word	0x20000108
  ldr  r3, = _ebss
 80012c8:	20000128 	.word	0x20000128

080012cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012cc:	e7fe      	b.n	80012cc <ADC1_COMP_IRQHandler>
	...

080012d0 <LL_EXTI_EnableIT_0_31>:
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80012d8:	4b04      	ldr	r3, [pc, #16]	; (80012ec <LL_EXTI_EnableIT_0_31+0x1c>)
 80012da:	6819      	ldr	r1, [r3, #0]
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <LL_EXTI_EnableIT_0_31+0x1c>)
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	601a      	str	r2, [r3, #0]
}
 80012e4:	46c0      	nop			; (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b002      	add	sp, #8
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40010400 	.word	0x40010400

080012f0 <LL_EXTI_DisableIT_0_31>:
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <LL_EXTI_DisableIT_0_31+0x20>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	43d9      	mvns	r1, r3
 8001300:	4b03      	ldr	r3, [pc, #12]	; (8001310 <LL_EXTI_DisableIT_0_31+0x20>)
 8001302:	400a      	ands	r2, r1
 8001304:	601a      	str	r2, [r3, #0]
}
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	b002      	add	sp, #8
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	40010400 	.word	0x40010400

08001314 <LL_EXTI_EnableEvent_0_31>:
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <LL_EXTI_EnableEvent_0_31+0x1c>)
 800131e:	6859      	ldr	r1, [r3, #4]
 8001320:	4b03      	ldr	r3, [pc, #12]	; (8001330 <LL_EXTI_EnableEvent_0_31+0x1c>)
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	430a      	orrs	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
}
 8001328:	46c0      	nop			; (mov r8, r8)
 800132a:	46bd      	mov	sp, r7
 800132c:	b002      	add	sp, #8
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40010400 	.word	0x40010400

08001334 <LL_EXTI_DisableEvent_0_31>:
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <LL_EXTI_DisableEvent_0_31+0x20>)
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	43d9      	mvns	r1, r3
 8001344:	4b03      	ldr	r3, [pc, #12]	; (8001354 <LL_EXTI_DisableEvent_0_31+0x20>)
 8001346:	400a      	ands	r2, r1
 8001348:	605a      	str	r2, [r3, #4]
}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	46bd      	mov	sp, r7
 800134e:	b002      	add	sp, #8
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	40010400 	.word	0x40010400

08001358 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001360:	4b04      	ldr	r3, [pc, #16]	; (8001374 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001362:	6899      	ldr	r1, [r3, #8]
 8001364:	4b03      	ldr	r3, [pc, #12]	; (8001374 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	430a      	orrs	r2, r1
 800136a:	609a      	str	r2, [r3, #8]
}
 800136c:	46c0      	nop			; (mov r8, r8)
 800136e:	46bd      	mov	sp, r7
 8001370:	b002      	add	sp, #8
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40010400 	.word	0x40010400

08001378 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	43d9      	mvns	r1, r3
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800138a:	400a      	ands	r2, r1
 800138c:	609a      	str	r2, [r3, #8]
}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b002      	add	sp, #8
 8001394:	bd80      	pop	{r7, pc}
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	40010400 	.word	0x40010400

0800139c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80013a4:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80013a6:	68d9      	ldr	r1, [r3, #12]
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	60da      	str	r2, [r3, #12]
}
 80013b0:	46c0      	nop			; (mov r8, r8)
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b002      	add	sp, #8
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40010400 	.word	0x40010400

080013bc <LL_EXTI_DisableFallingTrig_0_31>:
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80013c6:	68da      	ldr	r2, [r3, #12]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	43d9      	mvns	r1, r3
 80013cc:	4b03      	ldr	r3, [pc, #12]	; (80013dc <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80013ce:	400a      	ands	r2, r1
 80013d0:	60da      	str	r2, [r3, #12]
}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b002      	add	sp, #8
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	40010400 	.word	0x40010400

080013e0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80013e8:	230f      	movs	r3, #15
 80013ea:	18fb      	adds	r3, r7, r3
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	791b      	ldrb	r3, [r3, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d065      	beq.n	80014c4 <LL_EXTI_Init+0xe4>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d100      	bne.n	8001402 <LL_EXTI_Init+0x22>
 8001400:	e06b      	b.n	80014da <LL_EXTI_Init+0xfa>
    {
      switch (EXTI_InitStruct->Mode)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	795b      	ldrb	r3, [r3, #5]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d00e      	beq.n	8001428 <LL_EXTI_Init+0x48>
 800140a:	2b02      	cmp	r3, #2
 800140c:	d017      	beq.n	800143e <LL_EXTI_Init+0x5e>
 800140e:	2b00      	cmp	r3, #0
 8001410:	d120      	bne.n	8001454 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	0018      	movs	r0, r3
 8001418:	f7ff ff8c 	bl	8001334 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	0018      	movs	r0, r3
 8001422:	f7ff ff55 	bl	80012d0 <LL_EXTI_EnableIT_0_31>
          break;
 8001426:	e01a      	b.n	800145e <LL_EXTI_Init+0x7e>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	0018      	movs	r0, r3
 800142e:	f7ff ff5f 	bl	80012f0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	0018      	movs	r0, r3
 8001438:	f7ff ff6c 	bl	8001314 <LL_EXTI_EnableEvent_0_31>
          break;
 800143c:	e00f      	b.n	800145e <LL_EXTI_Init+0x7e>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	0018      	movs	r0, r3
 8001444:	f7ff ff44 	bl	80012d0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff61 	bl	8001314 <LL_EXTI_EnableEvent_0_31>
          break;
 8001452:	e004      	b.n	800145e <LL_EXTI_Init+0x7e>
        default:
          status = ERROR;
 8001454:	230f      	movs	r3, #15
 8001456:	18fb      	adds	r3, r7, r3
 8001458:	2201      	movs	r2, #1
 800145a:	701a      	strb	r2, [r3, #0]
          break;
 800145c:	46c0      	nop			; (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	799b      	ldrb	r3, [r3, #6]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d039      	beq.n	80014da <LL_EXTI_Init+0xfa>
      {
        switch (EXTI_InitStruct->Trigger)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	799b      	ldrb	r3, [r3, #6]
 800146a:	2b02      	cmp	r3, #2
 800146c:	d00e      	beq.n	800148c <LL_EXTI_Init+0xac>
 800146e:	2b03      	cmp	r3, #3
 8001470:	d017      	beq.n	80014a2 <LL_EXTI_Init+0xc2>
 8001472:	2b01      	cmp	r3, #1
 8001474:	d120      	bne.n	80014b8 <LL_EXTI_Init+0xd8>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff ff9e 	bl	80013bc <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff ff67 	bl	8001358 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800148a:	e027      	b.n	80014dc <LL_EXTI_Init+0xfc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	0018      	movs	r0, r3
 8001492:	f7ff ff71 	bl	8001378 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	0018      	movs	r0, r3
 800149c:	f7ff ff7e 	bl	800139c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80014a0:	e01c      	b.n	80014dc <LL_EXTI_Init+0xfc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	0018      	movs	r0, r3
 80014a8:	f7ff ff56 	bl	8001358 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f7ff ff73 	bl	800139c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80014b6:	e011      	b.n	80014dc <LL_EXTI_Init+0xfc>
          default:
            status = ERROR;
 80014b8:	230f      	movs	r3, #15
 80014ba:	18fb      	adds	r3, r7, r3
 80014bc:	2201      	movs	r2, #1
 80014be:	701a      	strb	r2, [r3, #0]
            break;
 80014c0:	46c0      	nop			; (mov r8, r8)
 80014c2:	e00b      	b.n	80014dc <LL_EXTI_Init+0xfc>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	0018      	movs	r0, r3
 80014ca:	f7ff ff11 	bl	80012f0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	0018      	movs	r0, r3
 80014d4:	f7ff ff2e 	bl	8001334 <LL_EXTI_DisableEvent_0_31>
 80014d8:	e000      	b.n	80014dc <LL_EXTI_Init+0xfc>
      }
 80014da:	46c0      	nop			; (mov r8, r8)
  }
  return status;
 80014dc:	230f      	movs	r3, #15
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	781b      	ldrb	r3, [r3, #0]
}
 80014e2:	0018      	movs	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b004      	add	sp, #16
 80014e8:	bd80      	pop	{r7, pc}

080014ea <LL_GPIO_SetPinMode>:
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b084      	sub	sp, #16
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6819      	ldr	r1, [r3, #0]
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	435a      	muls	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	189b      	adds	r3, r3, r2
 8001506:	43db      	mvns	r3, r3
 8001508:	400b      	ands	r3, r1
 800150a:	001a      	movs	r2, r3
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	434b      	muls	r3, r1
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	434b      	muls	r3, r1
 8001516:	431a      	orrs	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	601a      	str	r2, [r3, #0]
}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	b004      	add	sp, #16
 8001522:	bd80      	pop	{r7, pc}

08001524 <LL_GPIO_SetPinOutputType>:
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	43d2      	mvns	r2, r2
 8001538:	401a      	ands	r2, r3
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	434b      	muls	r3, r1
 8001540:	431a      	orrs	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	605a      	str	r2, [r3, #4]
}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	b004      	add	sp, #16
 800154c:	bd80      	pop	{r7, pc}

0800154e <LL_GPIO_SetPinSpeed>:
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	6899      	ldr	r1, [r3, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	68ba      	ldr	r2, [r7, #8]
 8001562:	435a      	muls	r2, r3
 8001564:	0013      	movs	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	189b      	adds	r3, r3, r2
 800156a:	43db      	mvns	r3, r3
 800156c:	400b      	ands	r3, r1
 800156e:	001a      	movs	r2, r3
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	434b      	muls	r3, r1
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	434b      	muls	r3, r1
 800157a:	431a      	orrs	r2, r3
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	609a      	str	r2, [r3, #8]
}
 8001580:	46c0      	nop			; (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b004      	add	sp, #16
 8001586:	bd80      	pop	{r7, pc}

08001588 <LL_GPIO_SetPinPull>:
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	68d9      	ldr	r1, [r3, #12]
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	435a      	muls	r2, r3
 800159e:	0013      	movs	r3, r2
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	189b      	adds	r3, r3, r2
 80015a4:	43db      	mvns	r3, r3
 80015a6:	400b      	ands	r3, r1
 80015a8:	001a      	movs	r2, r3
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	434b      	muls	r3, r1
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	434b      	muls	r3, r1
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	60da      	str	r2, [r3, #12]
}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b004      	add	sp, #16
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <LL_GPIO_SetAFPin_0_7>:
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	60f8      	str	r0, [r7, #12]
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6a19      	ldr	r1, [r3, #32]
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	4353      	muls	r3, r2
 80015d8:	68ba      	ldr	r2, [r7, #8]
 80015da:	4353      	muls	r3, r2
 80015dc:	68ba      	ldr	r2, [r7, #8]
 80015de:	435a      	muls	r2, r3
 80015e0:	0013      	movs	r3, r2
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	1a9b      	subs	r3, r3, r2
 80015e6:	43db      	mvns	r3, r3
 80015e8:	400b      	ands	r3, r1
 80015ea:	001a      	movs	r2, r3
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	68b9      	ldr	r1, [r7, #8]
 80015f0:	434b      	muls	r3, r1
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	434b      	muls	r3, r1
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	434b      	muls	r3, r1
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	434b      	muls	r3, r1
 80015fe:	431a      	orrs	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	621a      	str	r2, [r3, #32]
}
 8001604:	46c0      	nop			; (mov r8, r8)
 8001606:	46bd      	mov	sp, r7
 8001608:	b004      	add	sp, #16
 800160a:	bd80      	pop	{r7, pc}

0800160c <LL_GPIO_SetAFPin_8_15>:
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	0a1b      	lsrs	r3, r3, #8
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	0a12      	lsrs	r2, r2, #8
 8001624:	4353      	muls	r3, r2
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	0a12      	lsrs	r2, r2, #8
 800162a:	4353      	muls	r3, r2
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	0a12      	lsrs	r2, r2, #8
 8001630:	435a      	muls	r2, r3
 8001632:	0013      	movs	r3, r2
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	1a9b      	subs	r3, r3, r2
 8001638:	43db      	mvns	r3, r3
 800163a:	400b      	ands	r3, r1
 800163c:	001a      	movs	r2, r3
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	0a1b      	lsrs	r3, r3, #8
 8001642:	68b9      	ldr	r1, [r7, #8]
 8001644:	0a09      	lsrs	r1, r1, #8
 8001646:	434b      	muls	r3, r1
 8001648:	68b9      	ldr	r1, [r7, #8]
 800164a:	0a09      	lsrs	r1, r1, #8
 800164c:	434b      	muls	r3, r1
 800164e:	68b9      	ldr	r1, [r7, #8]
 8001650:	0a09      	lsrs	r1, r1, #8
 8001652:	434b      	muls	r3, r1
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	434b      	muls	r3, r1
 8001658:	431a      	orrs	r2, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	46bd      	mov	sp, r7
 8001662:	b004      	add	sp, #16
 8001664:	bd80      	pop	{r7, pc}

08001666 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b084      	sub	sp, #16
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
  uint32_t currentpin = 0x00000000U;
 8001674:	2300      	movs	r3, #0
 8001676:	60bb      	str	r3, [r7, #8]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001678:	e040      	b.n	80016fc <LL_GPIO_Init+0x96>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2101      	movs	r1, #1
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	4091      	lsls	r1, r2
 8001684:	000a      	movs	r2, r1
 8001686:	4013      	ands	r3, r2
 8001688:	60bb      	str	r3, [r7, #8]

    if (currentpin)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d032      	beq.n	80016f6 <LL_GPIO_Init+0x90>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	0018      	movs	r0, r3
 800169a:	f7ff ff26 	bl	80014ea <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d003      	beq.n	80016ae <LL_GPIO_Init+0x48>
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d106      	bne.n	80016bc <LL_GPIO_Init+0x56>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	68b9      	ldr	r1, [r7, #8]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f7ff ff49 	bl	800154e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7ff ff5f 	bl	8001588 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d111      	bne.n	80016f6 <LL_GPIO_Init+0x90>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	2bff      	cmp	r3, #255	; 0xff
 80016d6:	d807      	bhi.n	80016e8 <LL_GPIO_Init+0x82>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	695a      	ldr	r2, [r3, #20]
 80016dc:	68b9      	ldr	r1, [r7, #8]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	0018      	movs	r0, r3
 80016e2:	f7ff ff6e 	bl	80015c2 <LL_GPIO_SetAFPin_0_7>
 80016e6:	e006      	b.n	80016f6 <LL_GPIO_Init+0x90>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7ff ff8b 	bl	800160c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3301      	adds	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	40da      	lsrs	r2, r3
 8001704:	1e13      	subs	r3, r2, #0
 8001706:	d1b8      	bne.n	800167a <LL_GPIO_Init+0x14>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d003      	beq.n	8001718 <LL_GPIO_Init+0xb2>
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d107      	bne.n	8001728 <LL_GPIO_Init+0xc2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	6819      	ldr	r1, [r3, #0]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	68da      	ldr	r2, [r3, #12]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	0018      	movs	r0, r3
 8001724:	f7ff fefe 	bl	8001524 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001728:	2300      	movs	r3, #0
}
 800172a:	0018      	movs	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	b004      	add	sp, #16
 8001730:	bd80      	pop	{r7, pc}

08001732 <LL_TIM_SetPrescaler>:
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	46bd      	mov	sp, r7
 8001746:	b002      	add	sp, #8
 8001748:	bd80      	pop	{r7, pc}

0800174a <LL_TIM_SetAutoReload>:
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	683a      	ldr	r2, [r7, #0]
 8001758:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	46bd      	mov	sp, r7
 800175e:	b002      	add	sp, #8
 8001760:	bd80      	pop	{r7, pc}

08001762 <LL_TIM_OC_SetCompareCH1>:
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	46bd      	mov	sp, r7
 8001776:	b002      	add	sp, #8
 8001778:	bd80      	pop	{r7, pc}

0800177a <LL_TIM_OC_SetCompareCH2>:
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	639a      	str	r2, [r3, #56]	; 0x38
}
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	46bd      	mov	sp, r7
 800178e:	b002      	add	sp, #8
 8001790:	bd80      	pop	{r7, pc}

08001792 <LL_TIM_OC_SetCompareCH3>:
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b002      	add	sp, #8
 80017a8:	bd80      	pop	{r7, pc}

080017aa <LL_TIM_OC_SetCompareCH4>:
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	46bd      	mov	sp, r7
 80017be:	b002      	add	sp, #8
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	2201      	movs	r2, #1
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	615a      	str	r2, [r3, #20]
}
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	46bd      	mov	sp, r7
 80017da:	b002      	add	sp, #8
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	05db      	lsls	r3, r3, #23
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d003      	beq.n	8001802 <LL_TIM_Init+0x22>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a1a      	ldr	r2, [pc, #104]	; (8001868 <LL_TIM_Init+0x88>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d107      	bne.n	8001812 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2270      	movs	r2, #112	; 0x70
 8001806:	4393      	bics	r3, r2
 8001808:	001a      	movs	r2, r3
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	05db      	lsls	r3, r3, #23
 8001818:	429a      	cmp	r2, r3
 800181a:	d003      	beq.n	8001824 <LL_TIM_Init+0x44>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <LL_TIM_Init+0x88>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d106      	bne.n	8001832 <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4a11      	ldr	r2, [pc, #68]	; (800186c <LL_TIM_Init+0x8c>)
 8001828:	401a      	ands	r2, r3
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	4313      	orrs	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0011      	movs	r1, r2
 8001840:	0018      	movs	r0, r3
 8001842:	f7ff ff82 	bl	800174a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	001a      	movs	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	0011      	movs	r1, r2
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff ff6e 	bl	8001732 <LL_TIM_SetPrescaler>
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	0018      	movs	r0, r3
 800185a:	f7ff ffb2 	bl	80017c2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800185e:	2300      	movs	r3, #0
}
 8001860:	0018      	movs	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	b004      	add	sp, #16
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40010800 	.word	0x40010800
 800186c:	fffffcff 	.word	0xfffffcff

08001870 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800187c:	2317      	movs	r3, #23
 800187e:	18fb      	adds	r3, r7, r3
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	2b10      	cmp	r3, #16
 8001888:	d017      	beq.n	80018ba <LL_TIM_OC_Init+0x4a>
 800188a:	d802      	bhi.n	8001892 <LL_TIM_OC_Init+0x22>
 800188c:	2b01      	cmp	r3, #1
 800188e:	d009      	beq.n	80018a4 <LL_TIM_OC_Init+0x34>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001890:	e034      	b.n	80018fc <LL_TIM_OC_Init+0x8c>
  switch (Channel)
 8001892:	2280      	movs	r2, #128	; 0x80
 8001894:	0052      	lsls	r2, r2, #1
 8001896:	4293      	cmp	r3, r2
 8001898:	d01a      	beq.n	80018d0 <LL_TIM_OC_Init+0x60>
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	0152      	lsls	r2, r2, #5
 800189e:	4293      	cmp	r3, r2
 80018a0:	d021      	beq.n	80018e6 <LL_TIM_OC_Init+0x76>
      break;
 80018a2:	e02b      	b.n	80018fc <LL_TIM_OC_Init+0x8c>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80018a4:	2317      	movs	r3, #23
 80018a6:	18fc      	adds	r4, r7, r3
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	0011      	movs	r1, r2
 80018ae:	0018      	movs	r0, r3
 80018b0:	f000 f82b 	bl	800190a <OC1Config>
 80018b4:	0003      	movs	r3, r0
 80018b6:	7023      	strb	r3, [r4, #0]
      break;
 80018b8:	e020      	b.n	80018fc <LL_TIM_OC_Init+0x8c>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80018ba:	2317      	movs	r3, #23
 80018bc:	18fc      	adds	r4, r7, r3
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	0011      	movs	r1, r2
 80018c4:	0018      	movs	r0, r3
 80018c6:	f000 f867 	bl	8001998 <OC2Config>
 80018ca:	0003      	movs	r3, r0
 80018cc:	7023      	strb	r3, [r4, #0]
      break;
 80018ce:	e015      	b.n	80018fc <LL_TIM_OC_Init+0x8c>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80018d0:	2317      	movs	r3, #23
 80018d2:	18fc      	adds	r4, r7, r3
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	0011      	movs	r1, r2
 80018da:	0018      	movs	r0, r3
 80018dc:	f000 f8a8 	bl	8001a30 <OC3Config>
 80018e0:	0003      	movs	r3, r0
 80018e2:	7023      	strb	r3, [r4, #0]
      break;
 80018e4:	e00a      	b.n	80018fc <LL_TIM_OC_Init+0x8c>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80018e6:	2317      	movs	r3, #23
 80018e8:	18fc      	adds	r4, r7, r3
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	0011      	movs	r1, r2
 80018f0:	0018      	movs	r0, r3
 80018f2:	f000 f8e7 	bl	8001ac4 <OC4Config>
 80018f6:	0003      	movs	r3, r0
 80018f8:	7023      	strb	r3, [r4, #0]
      break;
 80018fa:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 80018fc:	2317      	movs	r3, #23
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	781b      	ldrb	r3, [r3, #0]
}
 8001902:	0018      	movs	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	b007      	add	sp, #28
 8001908:	bd90      	pop	{r4, r7, pc}

0800190a <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	2201      	movs	r2, #1
 800191a:	4393      	bics	r3, r2
 800191c:	001a      	movs	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2203      	movs	r2, #3
 8001938:	4393      	bics	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2270      	movs	r2, #112	; 0x70
 8001940:	4393      	bics	r3, r2
 8001942:	001a      	movs	r2, r3
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4313      	orrs	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	2202      	movs	r2, #2
 8001950:	4393      	bics	r3, r2
 8001952:	001a      	movs	r2, r3
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4313      	orrs	r3, r2
 800195a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	2201      	movs	r2, #1
 8001960:	4393      	bics	r3, r2
 8001962:	001a      	movs	r2, r3
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	4313      	orrs	r3, r2
 800196a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	0011      	movs	r1, r2
 8001980:	0018      	movs	r0, r3
 8001982:	f7ff feee 	bl	8001762 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800198c:	2300      	movs	r3, #0
}
 800198e:	0018      	movs	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	b006      	add	sp, #24
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	2210      	movs	r2, #16
 80019a8:	4393      	bics	r3, r2
 80019aa:	001a      	movs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4a18      	ldr	r2, [pc, #96]	; (8001a28 <OC2Config+0x90>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4a17      	ldr	r2, [pc, #92]	; (8001a2c <OC2Config+0x94>)
 80019ce:	401a      	ands	r2, r3
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	021b      	lsls	r3, r3, #8
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2220      	movs	r2, #32
 80019de:	4393      	bics	r3, r2
 80019e0:	001a      	movs	r2, r3
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	4313      	orrs	r3, r2
 80019ea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	2210      	movs	r2, #16
 80019f0:	4393      	bics	r3, r2
 80019f2:	001a      	movs	r2, r3
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	4313      	orrs	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	0011      	movs	r1, r2
 8001a12:	0018      	movs	r0, r3
 8001a14:	f7ff feb1 	bl	800177a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	0018      	movs	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	b006      	add	sp, #24
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	fffffcff 	.word	0xfffffcff
 8001a2c:	ffff8fff 	.word	0xffff8fff

08001a30 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a1f      	ldr	r2, [pc, #124]	; (8001abc <OC3Config+0x8c>)
 8001a40:	401a      	ands	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2203      	movs	r2, #3
 8001a5c:	4393      	bics	r3, r2
 8001a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2270      	movs	r2, #112	; 0x70
 8001a64:	4393      	bics	r3, r2
 8001a66:	001a      	movs	r2, r3
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	4a13      	ldr	r2, [pc, #76]	; (8001ac0 <OC3Config+0x90>)
 8001a74:	401a      	ands	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	4a0e      	ldr	r2, [pc, #56]	; (8001abc <OC3Config+0x8c>)
 8001a84:	401a      	ands	r2, r3
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	021b      	lsls	r3, r3, #8
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	0011      	movs	r1, r2
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f7ff fe74 	bl	8001792 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b006      	add	sp, #24
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	fffffeff 	.word	0xfffffeff
 8001ac0:	fffffdff 	.word	0xfffffdff

08001ac4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	4a1f      	ldr	r2, [pc, #124]	; (8001b50 <OC4Config+0x8c>)
 8001ad4:	401a      	ands	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4a19      	ldr	r2, [pc, #100]	; (8001b54 <OC4Config+0x90>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4a18      	ldr	r2, [pc, #96]	; (8001b58 <OC4Config+0x94>)
 8001af8:	401a      	ands	r2, r3
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	4a15      	ldr	r2, [pc, #84]	; (8001b5c <OC4Config+0x98>)
 8001b08:	401a      	ands	r2, r3
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	031b      	lsls	r3, r3, #12
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <OC4Config+0x8c>)
 8001b18:	401a      	ands	r2, r3
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	031b      	lsls	r3, r3, #12
 8001b20:	4313      	orrs	r3, r2
 8001b22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	0011      	movs	r1, r2
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f7ff fe36 	bl	80017aa <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	0018      	movs	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b006      	add	sp, #24
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	ffffefff 	.word	0xffffefff
 8001b54:	fffffcff 	.word	0xfffffcff
 8001b58:	ffff8fff 	.word	0xffff8fff
 8001b5c:	ffffdfff 	.word	0xffffdfff

08001b60 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001b6a:	6839      	ldr	r1, [r7, #0]
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7fe facb 	bl	8000108 <__udivsi3>
 8001b72:	0003      	movs	r3, r0
 8001b74:	001a      	movs	r2, r3
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <LL_InitTick+0x30>)
 8001b78:	3a01      	subs	r2, #1
 8001b7a:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <LL_InitTick+0x30>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b82:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <LL_InitTick+0x30>)
 8001b84:	2205      	movs	r2, #5
 8001b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001b88:	46c0      	nop			; (mov r8, r8)
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	b002      	add	sp, #8
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	e000e010 	.word	0xe000e010

08001b94 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001b9c:	23fa      	movs	r3, #250	; 0xfa
 8001b9e:	009a      	lsls	r2, r3, #2
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	0011      	movs	r1, r2
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff ffdb 	bl	8001b60 <LL_InitTick>
}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b002      	add	sp, #8
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <LL_mDelay+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001bc2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	d00c      	beq.n	8001be4 <LL_mDelay+0x30>
  {
    Delay++;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001bd0:	e008      	b.n	8001be4 <LL_mDelay+0x30>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <LL_mDelay+0x40>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	025b      	lsls	r3, r3, #9
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d002      	beq.n	8001be4 <LL_mDelay+0x30>
    {
      Delay--;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3b01      	subs	r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f3      	bne.n	8001bd2 <LL_mDelay+0x1e>
    }
  }
}
 8001bea:	46c0      	nop			; (mov r8, r8)
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b004      	add	sp, #16
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	e000e010 	.word	0xe000e010

08001bf8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001c00:	4b03      	ldr	r3, [pc, #12]	; (8001c10 <LL_SetSystemCoreClock+0x18>)
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	601a      	str	r2, [r3, #0]
}
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b002      	add	sp, #8
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	20000104 	.word	0x20000104

08001c14 <__libc_init_array>:
 8001c14:	b570      	push	{r4, r5, r6, lr}
 8001c16:	2600      	movs	r6, #0
 8001c18:	4d0c      	ldr	r5, [pc, #48]	; (8001c4c <__libc_init_array+0x38>)
 8001c1a:	4c0d      	ldr	r4, [pc, #52]	; (8001c50 <__libc_init_array+0x3c>)
 8001c1c:	1b64      	subs	r4, r4, r5
 8001c1e:	10a4      	asrs	r4, r4, #2
 8001c20:	42a6      	cmp	r6, r4
 8001c22:	d109      	bne.n	8001c38 <__libc_init_array+0x24>
 8001c24:	2600      	movs	r6, #0
 8001c26:	f000 f821 	bl	8001c6c <_init>
 8001c2a:	4d0a      	ldr	r5, [pc, #40]	; (8001c54 <__libc_init_array+0x40>)
 8001c2c:	4c0a      	ldr	r4, [pc, #40]	; (8001c58 <__libc_init_array+0x44>)
 8001c2e:	1b64      	subs	r4, r4, r5
 8001c30:	10a4      	asrs	r4, r4, #2
 8001c32:	42a6      	cmp	r6, r4
 8001c34:	d105      	bne.n	8001c42 <__libc_init_array+0x2e>
 8001c36:	bd70      	pop	{r4, r5, r6, pc}
 8001c38:	00b3      	lsls	r3, r6, #2
 8001c3a:	58eb      	ldr	r3, [r5, r3]
 8001c3c:	4798      	blx	r3
 8001c3e:	3601      	adds	r6, #1
 8001c40:	e7ee      	b.n	8001c20 <__libc_init_array+0xc>
 8001c42:	00b3      	lsls	r3, r6, #2
 8001c44:	58eb      	ldr	r3, [r5, r3]
 8001c46:	4798      	blx	r3
 8001c48:	3601      	adds	r6, #1
 8001c4a:	e7f2      	b.n	8001c32 <__libc_init_array+0x1e>
 8001c4c:	08001ca4 	.word	0x08001ca4
 8001c50:	08001ca4 	.word	0x08001ca4
 8001c54:	08001ca4 	.word	0x08001ca4
 8001c58:	08001ca8 	.word	0x08001ca8

08001c5c <memset>:
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	1812      	adds	r2, r2, r0
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d100      	bne.n	8001c66 <memset+0xa>
 8001c64:	4770      	bx	lr
 8001c66:	7019      	strb	r1, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	e7f9      	b.n	8001c60 <memset+0x4>

08001c6c <_init>:
 8001c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c72:	bc08      	pop	{r3}
 8001c74:	469e      	mov	lr, r3
 8001c76:	4770      	bx	lr

08001c78 <_fini>:
 8001c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c7e:	bc08      	pop	{r3}
 8001c80:	469e      	mov	lr, r3
 8001c82:	4770      	bx	lr
