               ramulator.active_cycles_0             2645615                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             2645615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             6070723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.240069                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             2645615                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             3726975                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             6070723                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.240069                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              544764                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              544764                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              728822                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.028822                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0               64649                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0               64649                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0               83524                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.003303                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1              149191                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1              149191                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1              166636                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.006590                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2              176319                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2              176319                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2              210627                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.008329                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3              236260                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3              236260                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              268035                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.010600                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1              489946                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              489946                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              690288                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.027298                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0              154364                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0              154364                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0              180657                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.007144                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1              126122                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1              126122                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1              147275                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.005824                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2              132276                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2              132276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2              156073                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.006172                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3              173297                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3              173297                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              206283                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.008158                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2              513508                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              513508                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              688946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.027245                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0              178618                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0              178618                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0              208634                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.008251                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1              155514                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1              155514                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1              171544                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.006784                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              131566                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              131566                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              149842                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.005926                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3              131571                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3              131571                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3              158926                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.006285                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3              544667                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              544667                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              729736                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.028858                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0              151900                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0              151900                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0              180821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.007151                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1              122317                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1              122317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1              140646                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.005562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              124282                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              124282                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2              147396                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.005829                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3              228454                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3              228454                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3              260873                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.010316                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
           ramulator.active_cycles_0_0_4              575293                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4              575293                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4              774646                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.030634                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
         ramulator.active_cycles_0_0_4_0              191702                                      # Total active cycles for level _0_0_4_0
           ramulator.busy_cycles_0_0_4_0              191702                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_0
      ramulator.serving_requests_0_0_4_0              216844                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
ramulator.average_serving_requests_0_0_4_0            0.008575                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
         ramulator.active_cycles_0_0_4_1              202066                                      # Total active cycles for level _0_0_4_1
           ramulator.busy_cycles_0_0_4_1              202066                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_1
      ramulator.serving_requests_0_0_4_1              235800                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
ramulator.average_serving_requests_0_0_4_1            0.009325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
         ramulator.active_cycles_0_0_4_2              119660                                      # Total active cycles for level _0_0_4_2
           ramulator.busy_cycles_0_0_4_2              119660                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_2
      ramulator.serving_requests_0_0_4_2              142207                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
ramulator.average_serving_requests_0_0_4_2            0.005624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
         ramulator.active_cycles_0_0_4_3              152153                                      # Total active cycles for level _0_0_4_3
           ramulator.busy_cycles_0_0_4_3              152153                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_3
      ramulator.serving_requests_0_0_4_3              179795                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
ramulator.average_serving_requests_0_0_4_3            0.007110                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
           ramulator.active_cycles_0_0_5              712216                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5              712216                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5              887403                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.035093                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
         ramulator.active_cycles_0_0_5_0              211615                                      # Total active cycles for level _0_0_5_0
           ramulator.busy_cycles_0_0_5_0              211615                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_0
      ramulator.serving_requests_0_0_5_0              245852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
ramulator.average_serving_requests_0_0_5_0            0.009722                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
         ramulator.active_cycles_0_0_5_1              112911                                      # Total active cycles for level _0_0_5_1
           ramulator.busy_cycles_0_0_5_1              112911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_1
      ramulator.serving_requests_0_0_5_1              135606                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
ramulator.average_serving_requests_0_0_5_1            0.005363                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
         ramulator.active_cycles_0_0_5_2              188659                                      # Total active cycles for level _0_0_5_2
           ramulator.busy_cycles_0_0_5_2              188659                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_2
      ramulator.serving_requests_0_0_5_2              208837                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
ramulator.average_serving_requests_0_0_5_2            0.008259                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
         ramulator.active_cycles_0_0_5_3              269816                                      # Total active cycles for level _0_0_5_3
           ramulator.busy_cycles_0_0_5_3              269816                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_3
      ramulator.serving_requests_0_0_5_3              297108                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
ramulator.average_serving_requests_0_0_5_3            0.011749                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
           ramulator.active_cycles_0_0_6              601082                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6              601082                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6              821422                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.032483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
         ramulator.active_cycles_0_0_6_0              162746                                      # Total active cycles for level _0_0_6_0
           ramulator.busy_cycles_0_0_6_0              162746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_0
      ramulator.serving_requests_0_0_6_0              192556                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
ramulator.average_serving_requests_0_0_6_0            0.007615                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
         ramulator.active_cycles_0_0_6_1              145284                                      # Total active cycles for level _0_0_6_1
           ramulator.busy_cycles_0_0_6_1              145284                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_1
      ramulator.serving_requests_0_0_6_1              178830                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
ramulator.average_serving_requests_0_0_6_1            0.007072                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
         ramulator.active_cycles_0_0_6_2              222946                                      # Total active cycles for level _0_0_6_2
           ramulator.busy_cycles_0_0_6_2              222946                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_2
      ramulator.serving_requests_0_0_6_2              254903                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
ramulator.average_serving_requests_0_0_6_2            0.010080                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
         ramulator.active_cycles_0_0_6_3              164451                                      # Total active cycles for level _0_0_6_3
           ramulator.busy_cycles_0_0_6_3              164451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_3
      ramulator.serving_requests_0_0_6_3              195133                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
ramulator.average_serving_requests_0_0_6_3            0.007717                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
           ramulator.active_cycles_0_0_7              538321                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7              538321                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7              749460                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.029638                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
         ramulator.active_cycles_0_0_7_0              204400                                      # Total active cycles for level _0_0_7_0
           ramulator.busy_cycles_0_0_7_0              204400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_0
      ramulator.serving_requests_0_0_7_0              242317                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
ramulator.average_serving_requests_0_0_7_0            0.009583                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
         ramulator.active_cycles_0_0_7_1               91495                                      # Total active cycles for level _0_0_7_1
           ramulator.busy_cycles_0_0_7_1               91495                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_1
      ramulator.serving_requests_0_0_7_1              115500                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
ramulator.average_serving_requests_0_0_7_1            0.004567                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
         ramulator.active_cycles_0_0_7_2              174160                                      # Total active cycles for level _0_0_7_2
           ramulator.busy_cycles_0_0_7_2              174160                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_2
      ramulator.serving_requests_0_0_7_2              199478                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
ramulator.average_serving_requests_0_0_7_2            0.007888                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
         ramulator.active_cycles_0_0_7_3              162154                                      # Total active cycles for level _0_0_7_3
           ramulator.busy_cycles_0_0_7_3              162154                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_3
      ramulator.serving_requests_0_0_7_3              192165                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
ramulator.average_serving_requests_0_0_7_3            0.007599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
      ramulator.read_transaction_bytes_0             3476672                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0              423552                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               18730                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               20600                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               21611                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               18090                                      # Number of row hits for read requests per channel per core
                                     [0]             18090.0                                      # 
ramulator.read_row_misses_channel_0_core               20496                                      # Number of row misses for read requests per channel per core
                                     [0]             20496.0                                      # 
ramulator.read_row_conflicts_channel_0_core               15737                                      # Number of row conflicts for read requests per channel per core
                                     [0]             15737.0                                      # 
 ramulator.write_row_hits_channel_0_core                 640                                      # Number of row hits for write requests per channel per core
                                     [0]               640.0                                      # 
ramulator.write_row_misses_channel_0_core                 104                                      # Number of row misses for write requests per channel per core
                                     [0]               104.0                                      # 
ramulator.write_row_conflicts_channel_0_core                5874                                      # Number of row conflicts for write requests per channel per core
                                     [0]              5874.0                                      # 
      ramulator.useless_activates_0_core                 503                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          130.600538                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             7094613                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.339010                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             8572678                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.210592                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             5325317                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.128418                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0             3247361                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             18090.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             18090.0                                      # 
            ramulator.record_read_misses             20496.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             20496.0                                      # 
         ramulator.record_read_conflicts             15737.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]             15737.0                                      # 
             ramulator.record_write_hits               640.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]               640.0                                      # 
           ramulator.record_write_misses               104.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]               104.0                                      # 
        ramulator.record_write_conflicts              5874.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]              5874.0                                      # 
                 ramulator.dram_capacity         17179869184                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            25287389                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               60941                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               54323                                      # Number of incoming read requests to DRAM per core
                                     [0]             54323.0                                      # 
                ramulator.write_requests                6618                                      # Number of incoming write requests to DRAM per core
                                     [0]              6618.0                                      # 
       ramulator.ramulator_active_cycles             2645615                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             60941.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             60941.0                                      # 
ramulator.incoming_read_reqs_per_channel             54323.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             54323.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             8572678                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             5325317                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum             3247361                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.339010                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.210592                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.128418                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             54323.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             54323.0                                      # 
         ramulator.record_write_requests              6618.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]              6618.0                                      # 
            ramulator.L3_cache_read_miss              112699                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss              112699                                      # cache total miss count
             ramulator.L3_cache_eviction               39110                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             3713842                                      # cache read access count
         ramulator.L3_cache_write_access               96007                                      # cache write access count
         ramulator.L3_cache_total_access             3809849                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable               58376                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            67433037                                      # cpu cycle number
            ramulator.record_cycs_core_0            67433037                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             2819942                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
