

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_r_Col_r'
================================================================
* Date:           Mon Feb 19 18:57:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_matriz
* Solution:       solution_area (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg325-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_r_Col_r  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload"   --->   Operation 11 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_reload19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload19"   --->   Operation 12 'read' 'p_reload19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_reload22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload22"   --->   Operation 13 'read' 'p_reload22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_reload25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload25"   --->   Operation 14 'read' 'p_reload25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten34"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc119"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i3 %indvar_flatten34" [matrixmul.cpp:81]   --->   Operation 19 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.68ns)   --->   "%icmp_ln81 = icmp_eq  i3 %indvar_flatten34_load, i3 4" [matrixmul.cpp:81]   --->   Operation 21 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.68ns)   --->   "%add_ln81_1 = add i3 %indvar_flatten34_load, i3 1" [matrixmul.cpp:81]   --->   Operation 22 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc122, void %for.end124.exitStub" [matrixmul.cpp:81]   --->   Operation 23 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:82]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [matrixmul.cpp:81]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%add_ln81 = add i2 %i_load, i2 1" [matrixmul.cpp:81]   --->   Operation 26 'add' 'add_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%icmp_ln82 = icmp_eq  i2 %j_load, i2 2" [matrixmul.cpp:82]   --->   Operation 27 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i2 0, i2 %j_load" [matrixmul.cpp:81]   --->   Operation 28 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i2 %add_ln81, i2 %i_load" [matrixmul.cpp:81]   --->   Operation 29 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%trunc_ln83 = trunc i2 %select_ln81_1" [matrixmul.cpp:83]   --->   Operation 30 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%shl_ln83 = shl i2 %select_ln81_1, i2 1" [matrixmul.cpp:83]   --->   Operation 31 'shl' 'shl_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns) (out node of the LUT)   --->   "%add_ln83 = add i2 %shl_ln83, i2 %select_ln81" [matrixmul.cpp:83]   --->   Operation 32 'add' 'add_ln83' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %add_ln83" [matrixmul.cpp:83]   --->   Operation 33 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln83" [matrixmul.cpp:83]   --->   Operation 34 'getelementptr' 'b_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i2 %select_ln81" [matrixmul.cpp:83]   --->   Operation 35 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%select_ln83_1 = select i1 %trunc_ln83_1, i8 %p_reload25_read, i8 %p_reload22_read" [matrixmul.cpp:83]   --->   Operation 36 'select' 'select_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %trunc_ln83_1, i8 %p_reload19_read, i8 %p_reload_read" [matrixmul.cpp:83]   --->   Operation 37 'select' 'select_ln83' <Predicate = (!icmp_ln81)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln83_3 = select i1 %trunc_ln83, i8 %select_ln83_1, i8 %select_ln83" [matrixmul.cpp:83]   --->   Operation 38 'select' 'select_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i8 %select_ln83_3" [matrixmul.cpp:83]   --->   Operation 39 'sext' 'sext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln83_3, i32 7" [matrixmul.cpp:83]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.11ns)   --->   "%sub_ln83 = sub i9 0, i9 %sext_ln83" [matrixmul.cpp:83]   --->   Operation 41 'sub' 'sub_ln83' <Predicate = (!icmp_ln81)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %sub_ln83, i32 4, i32 8" [matrixmul.cpp:83]   --->   Operation 42 'partselect' 'tmp_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln83_4 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln83_3, i32 4, i32 7" [matrixmul.cpp:83]   --->   Operation 43 'partselect' 'trunc_ln83_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.15ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:83]   --->   Operation 44 'load' 'b_load' <Predicate = (!icmp_ln81)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%add_ln82 = add i2 %select_ln81, i2 1" [matrixmul.cpp:82]   --->   Operation 45 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln82 = store i3 %add_ln81_1, i3 %indvar_flatten34" [matrixmul.cpp:82]   --->   Operation 46 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln82 = store i2 %select_ln81_1, i2 %i" [matrixmul.cpp:82]   --->   Operation 47 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln82 = store i2 %add_ln82, i2 %j" [matrixmul.cpp:82]   --->   Operation 48 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i5 %tmp_5" [matrixmul.cpp:83]   --->   Operation 49 'zext' 'zext_ln83_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.86ns)   --->   "%sub_ln83_1 = sub i6 0, i6 %zext_ln83_1" [matrixmul.cpp:83]   --->   Operation 50 'sub' 'sub_ln83_1' <Predicate = (tmp)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i4 %trunc_ln83_4" [matrixmul.cpp:83]   --->   Operation 51 'sext' 'sext_ln83_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i5 %sext_ln83_1" [matrixmul.cpp:83]   --->   Operation 52 'zext' 'zext_ln83_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.66ns)   --->   "%select_ln83_2 = select i1 %tmp, i6 %sub_ln83_1, i6 %zext_ln83_2" [matrixmul.cpp:83]   --->   Operation 53 'select' 'select_ln83_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i6 %select_ln83_2" [matrixmul.cpp:83]   --->   Operation 54 'sext' 'sext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.15ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:83]   --->   Operation 55 'load' 'b_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i8 %b_load, i8 %sext_ln83_2" [matrixmul.cpp:83]   --->   Operation 56 'mul' 'mul_ln83' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_r_Col_r_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i8 %r, i64 0, i64 %zext_ln83" [matrixmul.cpp:83]   --->   Operation 60 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:82]   --->   Operation 61 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.15ns)   --->   "%store_ln83 = store i8 %mul_ln83, i2 %r_addr" [matrixmul.cpp:83]   --->   Operation 62 'store' 'store_ln83' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc119" [matrixmul.cpp:82]   --->   Operation 63 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.774ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0.000 ns)
	'load' operation ('j_load', matrixmul.cpp:82) on local variable 'j' [27]  (0.000 ns)
	'icmp' operation ('icmp_ln82', matrixmul.cpp:82) [32]  (1.584 ns)
	'select' operation ('select_ln81', matrixmul.cpp:81) [33]  (0.993 ns)
	'select' operation ('select_ln83', matrixmul.cpp:83) [45]  (1.041 ns)
	'select' operation ('select_ln83_3', matrixmul.cpp:83) [46]  (1.041 ns)
	'sub' operation ('sub_ln83', matrixmul.cpp:83) [49]  (2.115 ns)

 <State 2>: 6.901ns
The critical path consists of the following:
	'sub' operation ('sub_ln83_1', matrixmul.cpp:83) [53]  (1.861 ns)
	'select' operation ('select_ln83_2', matrixmul.cpp:83) [56]  (0.669 ns)
	'mul' operation ('mul_ln83', matrixmul.cpp:83) [59]  (4.370 ns)

 <State 3>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('r_addr', matrixmul.cpp:83) [41]  (0.000 ns)
	'store' operation ('store_ln83', matrixmul.cpp:83) of variable 'mul_ln83', matrixmul.cpp:83 on array 'r' [60]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
