===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.8147 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7122 ( 25.0%)    3.7122 ( 31.4%)  FIR Parser
    5.8606 ( 39.5%)    3.9380 ( 33.3%)  'firrtl.circuit' Pipeline
    1.3789 (  9.3%)    0.6906 (  5.8%)    'firrtl.module' Pipeline
    1.3764 (  9.3%)    0.6891 (  5.8%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1169 (  0.8%)    0.1169 (  1.0%)    InferWidths
    0.4573 (  3.1%)    0.4573 (  3.9%)    LowerBundleVector
    2.4051 ( 16.2%)    1.2067 ( 10.2%)    'firrtl.module' Pipeline
    1.1470 (  7.7%)    0.6307 (  5.3%)      ExpandWhens
    1.2541 (  8.5%)    0.6802 (  5.8%)      SimpleCanonicalizer
    1.4334 (  9.7%)    1.4334 ( 12.1%)    IMConstProp
    0.0411 (  0.3%)    0.0411 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0548 (  0.4%)    0.0276 (  0.2%)    'firrtl.module' Pipeline
    0.0503 (  0.3%)    0.0256 (  0.2%)      CheckWidths
    0.9680 (  6.5%)    0.9680 (  8.2%)  LowerFIRRTLToHW
    0.2382 (  1.6%)    0.2382 (  2.0%)  HWMemSimImpl
    1.8455 ( 12.4%)    0.9228 (  7.8%)  'hw.module' Pipeline
    0.0815 (  0.5%)    0.0431 (  0.4%)    HWCleanup
    0.7195 (  4.9%)    0.3608 (  3.1%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.0373 (  7.0%)    0.5224 (  4.4%)    SimpleCanonicalizer
    0.4314 (  2.9%)    0.4314 (  3.7%)  HWLegalizeNames
    0.3281 (  2.2%)    0.1643 (  1.4%)  'hw.module' Pipeline
    0.3246 (  2.2%)    0.1625 (  1.4%)    PrettifyVerilog
    1.4308 (  9.7%)    1.4308 ( 12.1%)  Output
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   14.8244 (100.0%)   11.8147 (100.0%)  Total

{
  totalTime: 11.853,
  maxMemory: 787189760
}
