#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 21 18:33:01 2017
# Process ID: 30296
# Current directory: C:/Users/user/Desktop/BigHomework OR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53980 C:\Users\user\Desktop\BigHomework OR\BigHomework OR.xpr
# Log file: C:/Users/user/Desktop/BigHomework OR/vivado.log
# Journal file: C:/Users/user/Desktop/BigHomework OR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/BigHomework OR/BigHomework OR.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 822.781 ; gain = 99.789
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-1532] use of undefined macro OpCode [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:25]
ERROR: [VRFC 10-1532] use of undefined macro Funct3 [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:26]
ERROR: [VRFC 10-1532] use of undefined macro Funct7 [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:27]
ERROR: [VRFC 10-1532] use of undefined macro RegBus [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:28]
ERROR: [VRFC 10-1532] use of undefined macro RegAddrBus [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:30]
ERROR: [VRFC 10-1532] use of undefined macro RstEna [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1532] use of undefined macro ZeroWord [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:25]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:26]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:27]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:28]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:29]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:30]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:33]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:35]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:37]
ERROR: [VRFC 10-1040] module ex ignored due to previous errors [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-1532] use of undefined macro OpCode [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:25]
ERROR: [VRFC 10-1532] use of undefined macro Funct3 [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:26]
ERROR: [VRFC 10-1532] use of undefined macro Funct7 [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:27]
ERROR: [VRFC 10-1532] use of undefined macro RegBus [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:28]
ERROR: [VRFC 10-1532] use of undefined macro RegAddrBus [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:30]
ERROR: [VRFC 10-1532] use of undefined macro RstEna [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1532] use of undefined macro ZeroWord [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:41]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:40]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:25]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:26]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:27]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:28]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:29]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:30]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:33]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:35]
ERROR: [VRFC 10-1201] packed dimension must specify a range [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:37]
ERROR: [VRFC 10-1040] module ex ignored due to previous errors [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:50]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:40]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rom_ce on this module [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v:35]
ERROR: [VRFC 10-2063] Module <pc_reg> not found while processing module instance <pc_reg0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:73]
ERROR: [VRFC 10-2063] Module <if_id> not found while processing module instance <if_id0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:79]
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:85]
ERROR: [VRFC 10-2063] Module <id> not found while processing module instance <id0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:92]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:104]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:114]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:122]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:128]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:134]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 822.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:50]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:40]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rdata on this module [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:89]
ERROR: [VRFC 10-426] cannot find port rdata on this module [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:88]
ERROR: [VRFC 10-2063] Module <id> not found while processing module instance <id0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:92]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:104]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:114]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:122]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:128]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:134]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 852.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:50]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:40]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port funct7 on this module [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:99]
ERROR: [VRFC 10-2063] Module <id_ex> not found while processing module instance <id_ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:104]
ERROR: [VRFC 10-2063] Module <ex> not found while processing module instance <ex0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:114]
ERROR: [VRFC 10-2063] Module <ex_mem> not found while processing module instance <ex_mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:122]
ERROR: [VRFC 10-2063] Module <mem> not found while processing module instance <mem0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:128]
ERROR: [VRFC 10-2063] Module <mem_wb> not found while processing module instance <mem_wb0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:134]
ERROR: [VRFC 10-2063] Module <inst_rom> not found while processing module instance <inst_rom0> [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:50]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:40]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] id_funct7 is not declared [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:50]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:40]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" Line 29. Undefined system task '$readnemh'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:54]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:44]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" Line 29. Undefined system task '$readnemh'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:54]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:44]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" Line 29. Undefined system task '$readnemh'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:54]
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro InstMemNum redefined [C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/define.v:44]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/BigHomework OR/BigHomework OR.srcs/sources_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/BigHomework -notrace
couldn't read file "C:/Users/user/Desktop/BigHomework": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 19:41:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 852.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 885.621 ; gain = 32.793
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 885.621 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/BigHomework OR/BigHomework OR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b52ffc0e523445f9b8fc9aa6dc6cd5b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 885.621 ; gain = 0.000
