<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="main_csr_pipe_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="Config" />
            <top_module name="\$unit_systolic_setup_sv " />
            <top_module name="glbl" />
            <top_module name="main_csr_pipe_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="941530817fs"></ZoomStartTime>
      <ZoomEndTime time="1011693837fs"></ZoomEndTime>
      <Cursor1Time time="1000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="265"></NameColumnWidth>
      <ValueColumnWidth column_width="238"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="202" />
   <wvobject fp_name="divider802" type="divider">
      <obj_property name="label">top</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/an">
      <obj_property name="ElementShortName">an[7:0]</obj_property>
      <obj_property name="ObjectShortName">an[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/a_to_g">
      <obj_property name="ElementShortName">a_to_g[6:0]</obj_property>
      <obj_property name="ObjectShortName">a_to_g[6:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_rxd_i">
      <obj_property name="ElementShortName">uart_rxd_i</obj_property>
      <obj_property name="ObjectShortName">uart_rxd_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_txd_o">
      <obj_property name="ElementShortName">uart_txd_o</obj_property>
      <obj_property name="ObjectShortName">uart_txd_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/is_gemm_addr_late">
      <obj_property name="ElementShortName">is_gemm_addr_late</obj_property>
      <obj_property name="ObjectShortName">is_gemm_addr_late</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_byte">
      <obj_property name="ElementShortName">uart_tx_byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_tx_byte[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group5333">
      <obj_property name="label">system bus</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_en">
         <obj_property name="ElementShortName">system_bus_en</obj_property>
         <obj_property name="ObjectShortName">system_bus_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_rdwr">
         <obj_property name="ElementShortName">system_bus_rdwr</obj_property>
         <obj_property name="ObjectShortName">system_bus_rdwr</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_rd_data">
         <obj_property name="ElementShortName">system_bus_rd_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">system_bus_rd_data[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_wr_data">
         <obj_property name="ElementShortName">system_bus_wr_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">system_bus_wr_data[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_addr">
         <obj_property name="ElementShortName">system_bus_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">system_bus_addr[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/is_uart_addr">
      <obj_property name="ElementShortName">is_uart_addr</obj_property>
      <obj_property name="ObjectShortName">is_uart_addr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/gemm_conf_read">
      <obj_property name="ElementShortName">gemm_conf_read[31:0]</obj_property>
      <obj_property name="ObjectShortName">gemm_conf_read[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/mem_read_data">
      <obj_property name="ElementShortName">mem_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_read_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/gemm_conf_read_ppl">
      <obj_property name="ElementShortName">gemm_conf_read_ppl[31:0]</obj_property>
      <obj_property name="ObjectShortName">gemm_conf_read_ppl[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/result">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_control">
      <obj_property name="ElementShortName">interface_control[4:0]</obj_property>
      <obj_property name="ObjectShortName">interface_control[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_rdwr">
      <obj_property name="ElementShortName">interface_rdwr</obj_property>
      <obj_property name="ObjectShortName">interface_rdwr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_en">
      <obj_property name="ElementShortName">interface_en</obj_property>
      <obj_property name="ObjectShortName">interface_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_addr">
      <obj_property name="ElementShortName">interface_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">interface_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_rd_data">
      <obj_property name="ElementShortName">interface_rd_data[15:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">interface_rd_data[15:0][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interface_wr_data">
      <obj_property name="ElementShortName">interface_wr_data[3:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">interface_wr_data[3:0][31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/system_bus_mask">
      <obj_property name="ElementShortName">system_bus_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">system_bus_mask[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/interupt">
      <obj_property name="ElementShortName">interupt</obj_property>
      <obj_property name="ObjectShortName">interupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/mem_valid">
      <obj_property name="ElementShortName">mem_valid</obj_property>
      <obj_property name="ObjectShortName">mem_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/is_gemm_addr">
      <obj_property name="ElementShortName">is_gemm_addr</obj_property>
      <obj_property name="ObjectShortName">is_gemm_addr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/en_gemm_conf">
      <obj_property name="ElementShortName">en_gemm_conf</obj_property>
      <obj_property name="ObjectShortName">en_gemm_conf</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/en_Dmem">
      <obj_property name="ElementShortName">en_Dmem</obj_property>
      <obj_property name="ObjectShortName">en_Dmem</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_rd_data">
      <obj_property name="ElementShortName">uart_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">uart_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/dbus2uart_i">
      <obj_property name="ElementShortName">dbus2uart_i</obj_property>
      <obj_property name="ObjectShortName">dbus2uart_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart2dbus_o">
      <obj_property name="ElementShortName">uart2dbus_o</obj_property>
      <obj_property name="ObjectShortName">uart2dbus_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_sel_i">
      <obj_property name="ElementShortName">uart_sel_i</obj_property>
      <obj_property name="ObjectShortName">uart_sel_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_irq_o">
      <obj_property name="ElementShortName">uart_irq_o</obj_property>
      <obj_property name="ObjectShortName">uart_irq_o</obj_property>
   </wvobject>
   <wvobject fp_name="divider856" type="divider">
      <obj_property name="label">uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/dbus2uart_i">
      <obj_property name="ElementShortName">dbus2uart_i</obj_property>
      <obj_property name="ObjectShortName">dbus2uart_i</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart2dbus_o">
      <obj_property name="ElementShortName">uart2dbus_o</obj_property>
      <obj_property name="ObjectShortName">uart2dbus_o</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_sel_i">
      <obj_property name="ElementShortName">uart_sel_i</obj_property>
      <obj_property name="ObjectShortName">uart_sel_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_irq_o">
      <obj_property name="ElementShortName">uart_irq_o</obj_property>
      <obj_property name="ObjectShortName">uart_irq_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rxd_i">
      <obj_property name="ElementShortName">uart_rxd_i</obj_property>
      <obj_property name="ObjectShortName">uart_rxd_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_txd_o">
      <obj_property name="ElementShortName">uart_txd_o</obj_property>
      <obj_property name="ObjectShortName">uart_txd_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_byte">
      <obj_property name="ElementShortName">uart_tx_byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_tx_byte[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/reg_addr">
      <obj_property name="ElementShortName">reg_addr[3:0]</obj_property>
      <obj_property name="ObjectShortName">reg_addr[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/reg_rd_req">
      <obj_property name="ElementShortName">reg_rd_req</obj_property>
      <obj_property name="ObjectShortName">reg_rd_req</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/reg_wr_req">
      <obj_property name="ElementShortName">reg_wr_req</obj_property>
      <obj_property name="ObjectShortName">reg_wr_req</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/reg_r_data">
      <obj_property name="ElementShortName">reg_r_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_r_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/reg_w_data">
      <obj_property name="ElementShortName">reg_w_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_w_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/tx_valid_next">
      <obj_property name="ElementShortName">tx_valid_next</obj_property>
      <obj_property name="ObjectShortName">tx_valid_next</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/tx_valid_ff">
      <obj_property name="ElementShortName">tx_valid_ff</obj_property>
      <obj_property name="ObjectShortName">tx_valid_ff</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/tx_valid">
      <obj_property name="ElementShortName">tx_valid</obj_property>
      <obj_property name="ObjectShortName">tx_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/tx_ready">
      <obj_property name="ElementShortName">tx_ready</obj_property>
      <obj_property name="ObjectShortName">tx_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_valid">
      <obj_property name="ElementShortName">rx_valid</obj_property>
      <obj_property name="ObjectShortName">rx_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/frame_err">
      <obj_property name="ElementShortName">frame_err</obj_property>
      <obj_property name="ObjectShortName">frame_err</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_empty">
      <obj_property name="ElementShortName">rx_empty</obj_property>
      <obj_property name="ObjectShortName">rx_empty</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_byte">
      <obj_property name="ElementShortName">uart_rx_byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_rx_byte[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/two_stop_bits">
      <obj_property name="ElementShortName">two_stop_bits</obj_property>
      <obj_property name="ObjectShortName">two_stop_bits</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_rx_ff">
      <obj_property name="ElementShortName">uart_reg_rx_ff[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_rx_ff[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_rx_next">
      <obj_property name="ElementShortName">uart_reg_rx_next[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_rx_next[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_tx_ff">
      <obj_property name="ElementShortName">uart_reg_tx_ff[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_tx_ff[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_tx_next">
      <obj_property name="ElementShortName">uart_reg_tx_next[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_tx_next[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_baud_ff">
      <obj_property name="ElementShortName">uart_reg_baud_ff[15:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_baud_ff[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_baud_next">
      <obj_property name="ElementShortName">uart_reg_baud_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_baud_next[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_txctrl_ff">
      <obj_property name="ElementShortName">uart_reg_txctrl_ff[19:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_txctrl_ff[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_txctrl_next">
      <obj_property name="ElementShortName">uart_reg_txctrl_next[19:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_txctrl_next[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_rxctrl_ff">
      <obj_property name="ElementShortName">uart_reg_rxctrl_ff[19:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_rxctrl_ff[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_rxctrl_next">
      <obj_property name="ElementShortName">uart_reg_rxctrl_next[19:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_rxctrl_next[19:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_status_ff">
      <obj_property name="ElementShortName">uart_reg_status_ff[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_status_ff[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_status_next">
      <obj_property name="ElementShortName">uart_reg_status_next[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_status_next[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_int_mask_ff">
      <obj_property name="ElementShortName">uart_reg_int_mask_ff[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_int_mask_ff[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_int_mask_next">
      <obj_property name="ElementShortName">uart_reg_int_mask_next[7:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_int_mask_next[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_reg_wr_flag">
      <obj_property name="ElementShortName">rx_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">rx_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/tx_reg_wr_flag">
      <obj_property name="ElementShortName">tx_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">tx_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/baud_reg_wr_flag">
      <obj_property name="ElementShortName">baud_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">baud_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/txctrl_reg_wr_flag">
      <obj_property name="ElementShortName">txctrl_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">txctrl_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rxctrl_reg_wr_flag">
      <obj_property name="ElementShortName">rxctrl_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">rxctrl_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/int_mask_reg_wr_flag">
      <obj_property name="ElementShortName">int_mask_reg_wr_flag</obj_property>
      <obj_property name="ObjectShortName">int_mask_reg_wr_flag</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_fifo">
      <obj_property name="ElementShortName">rx_fifo[0:8][7:0]</obj_property>
      <obj_property name="ObjectShortName">rx_fifo[0:8][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/r_ptr">
      <obj_property name="ElementShortName">r_ptr[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_ptr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/fifo_out">
      <obj_property name="ElementShortName">fifo_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_out[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/fifo_not_empty">
      <obj_property name="ElementShortName">fifo_not_empty</obj_property>
      <obj_property name="ObjectShortName">fifo_not_empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/fifo_full">
      <obj_property name="ElementShortName">fifo_full</obj_property>
      <obj_property name="ObjectShortName">fifo_full</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_data_read">
      <obj_property name="ElementShortName">rx_data_read</obj_property>
      <obj_property name="ObjectShortName">rx_data_read</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/rx_data_write">
      <obj_property name="ElementShortName">rx_data_write</obj_property>
      <obj_property name="ObjectShortName">rx_data_write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart2dbus_ff">
      <obj_property name="ElementShortName">uart2dbus_ff</obj_property>
      <obj_property name="ObjectShortName">uart2dbus_ff</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/i">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/k">
      <obj_property name="ElementShortName">k[31:0]</obj_property>
      <obj_property name="ObjectShortName">k[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider857" type="divider">
      <obj_property name="label">tx uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/tx_data_i">
      <obj_property name="ElementShortName">tx_data_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_data_i[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
      <obj_property name="Reversed">false</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/baud_div_i">
      <obj_property name="ElementShortName">baud_div_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">baud_div_i[15:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/two_stop_bits">
      <obj_property name="ElementShortName">two_stop_bits</obj_property>
      <obj_property name="ObjectShortName">two_stop_bits</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/valid_i">
      <obj_property name="ElementShortName">valid_i</obj_property>
      <obj_property name="ObjectShortName">valid_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/ready_o">
      <obj_property name="ElementShortName">ready_o</obj_property>
      <obj_property name="ObjectShortName">ready_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/tx_pin_o">
      <obj_property name="ElementShortName">tx_pin_o</obj_property>
      <obj_property name="ObjectShortName">tx_pin_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/sample_count_ff">
      <obj_property name="ElementShortName">sample_count_ff[15:0]</obj_property>
      <obj_property name="ObjectShortName">sample_count_ff[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/sample_count_next">
      <obj_property name="ElementShortName">sample_count_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">sample_count_next[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/bit_count_ff">
      <obj_property name="ElementShortName">bit_count_ff[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_count_ff[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/bit_count_next">
      <obj_property name="ElementShortName">bit_count_next[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_count_next[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/uart_frame_size">
      <obj_property name="ElementShortName">uart_frame_size[3:0]</obj_property>
      <obj_property name="ObjectShortName">uart_frame_size[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/shifter_ff">
      <obj_property name="ElementShortName">shifter_ff[8:0]</obj_property>
      <obj_property name="ObjectShortName">shifter_ff[8:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/shifter_next">
      <obj_property name="ElementShortName">shifter_next[8:0]</obj_property>
      <obj_property name="ObjectShortName">shifter_next[8:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/sample_pulse">
      <obj_property name="ElementShortName">sample_pulse</obj_property>
      <obj_property name="ObjectShortName">sample_pulse</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/tx_busy">
      <obj_property name="ElementShortName">tx_busy</obj_property>
      <obj_property name="ObjectShortName">tx_busy</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/tx_pin">
      <obj_property name="ElementShortName">tx_pin</obj_property>
      <obj_property name="ObjectShortName">tx_pin</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/state_ff">
      <obj_property name="ElementShortName">state_ff[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_ff[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_tx_module/state_next">
      <obj_property name="ElementShortName">state_next[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_next[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider903" type="divider">
      <obj_property name="label">load store</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/read_en">
      <obj_property name="ElementShortName">read_en</obj_property>
      <obj_property name="ObjectShortName">read_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/write_en">
      <obj_property name="ElementShortName">write_en</obj_property>
      <obj_property name="ObjectShortName">write_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/func3">
      <obj_property name="ElementShortName">func3[2:0]</obj_property>
      <obj_property name="ObjectShortName">func3[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/address">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_in">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_from_mem">
      <obj_property name="ElementShortName">data_from_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_out_to_riscv">
      <obj_property name="ElementShortName">data_out_to_riscv[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_to_riscv[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/address_to_mem">
      <obj_property name="ElementShortName">address_to_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">address_to_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_out_to_mem">
      <obj_property name="ElementShortName">data_out_to_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_to_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/cs">
      <obj_property name="ElementShortName">cs</obj_property>
      <obj_property name="ObjectShortName">cs</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/mem_read">
      <obj_property name="ElementShortName">mem_read</obj_property>
      <obj_property name="ObjectShortName">mem_read</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/mask">
      <obj_property name="ElementShortName">mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mask[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_to_uart">
      <obj_property name="ElementShortName">data_to_uart[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_uart[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/load_uart">
      <obj_property name="ElementShortName">load_uart</obj_property>
      <obj_property name="ObjectShortName">load_uart</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/transfer_byte">
      <obj_property name="ElementShortName">transfer_byte</obj_property>
      <obj_property name="ObjectShortName">transfer_byte</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/uart_done">
      <obj_property name="ElementShortName">uart_done</obj_property>
      <obj_property name="ObjectShortName">uart_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/uart_busy">
      <obj_property name="ElementShortName">uart_busy</obj_property>
      <obj_property name="ObjectShortName">uart_busy</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/LOAD_STORE/data_from_reg_mem">
      <obj_property name="ElementShortName">data_from_reg_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_reg_mem[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider918" type="divider">
      <obj_property name="label">register file</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/pc_to_flip">
      <obj_property name="ElementShortName">pc_to_flip[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_to_flip[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/control_unit/instruction">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/write_reg">
      <obj_property name="ElementShortName">write_reg</obj_property>
      <obj_property name="ObjectShortName">write_reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/rd">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/rs1">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/rs2">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/data_in">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/to_alu_1">
      <obj_property name="ElementShortName">to_alu_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">to_alu_1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/to_alu_2">
      <obj_property name="ElementShortName">to_alu_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">to_alu_2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/to_leds">
      <obj_property name="ElementShortName">to_leds[31:0]</obj_property>
      <obj_property name="ObjectShortName">to_leds[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/reg_mem">
      <obj_property name="ElementShortName">reg_mem[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_mem[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/valid_rs1">
      <obj_property name="ElementShortName">valid_rs1</obj_property>
      <obj_property name="ObjectShortName">valid_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/valid_rs2">
      <obj_property name="ElementShortName">valid_rs2</obj_property>
      <obj_property name="ObjectShortName">valid_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/register_file/valid_rd">
      <obj_property name="ElementShortName">valid_rd</obj_property>
      <obj_property name="ObjectShortName">valid_rd</obj_property>
   </wvobject>
   <wvobject fp_name="divider949" type="divider">
      <obj_property name="label">csr counters</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/pc">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/write_data">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_address">
      <obj_property name="ElementShortName">csr_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_reg_wr">
      <obj_property name="ElementShortName">csr_reg_wr</obj_property>
      <obj_property name="ObjectShortName">csr_reg_wr</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_reg_rd">
      <obj_property name="ElementShortName">csr_reg_rd</obj_property>
      <obj_property name="ObjectShortName">csr_reg_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_return">
      <obj_property name="ElementShortName">csr_return</obj_property>
      <obj_property name="ObjectShortName">csr_return</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/data_out_to_reg">
      <obj_property name="ElementShortName">data_out_to_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_to_reg[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/pc_for_inst_mem">
      <obj_property name="ElementShortName">pc_for_inst_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_for_inst_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/interupt_sel">
      <obj_property name="ElementShortName">interupt_sel</obj_property>
      <obj_property name="ObjectShortName">interupt_sel</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_mcycle_ff">
      <obj_property name="ElementShortName">csr_mcycle_ff[63:0]</obj_property>
      <obj_property name="ObjectShortName">csr_mcycle_ff[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_mcounter_en_ff">
      <obj_property name="ElementShortName">csr_mcounter_en_ff[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_mcounter_en_ff[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/UUT/csr_and_intrupts/csr_mcycle">
      <obj_property name="ElementShortName">csr_mcycle[31:0]</obj_property>
      <obj_property name="ObjectShortName">csr_mcycle[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="divider919" type="divider">
      <obj_property name="label">memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_en">
      <obj_property name="ElementShortName">system_bus_en</obj_property>
      <obj_property name="ObjectShortName">system_bus_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_rdwr">
      <obj_property name="ElementShortName">system_bus_rdwr</obj_property>
      <obj_property name="ObjectShortName">system_bus_rdwr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_mask">
      <obj_property name="ElementShortName">system_bus_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">system_bus_mask[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_rd_data">
      <obj_property name="ElementShortName">system_bus_rd_data[3:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">system_bus_rd_data[3:0][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_wr_data">
      <obj_property name="ElementShortName">system_bus_wr_data[3:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">system_bus_wr_data[3:0][7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/system_bus_addr">
      <obj_property name="ElementShortName">system_bus_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">system_bus_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group2005">
      <obj_property name="label">memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[0].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[1].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[2].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[3].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[4].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[5].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[6].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[7].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[8].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[9].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[10].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[11].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[12].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[13].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[14].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[15].bank_inst /mem">
         <obj_property name="ElementShortName">mem[127:0][7:0]</obj_property>
         <obj_property name="ObjectShortName">mem[127:0][7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[0].bank_inst /mem[0]">
      <obj_property name="ElementShortName">[0][7:0]</obj_property>
      <obj_property name="ObjectShortName">[0][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/memory_instance/banked_memory_instance/\ram_instances[8].bank_inst /mem[1]">
      <obj_property name="ElementShortName">[1][7:0]</obj_property>
      <obj_property name="ObjectShortName">[1][7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/clk_25">
      <obj_property name="ElementShortName">clk_25</obj_property>
      <obj_property name="ObjectShortName">clk_25</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_baud_ff">
      <obj_property name="ElementShortName">uart_reg_baud_ff[15:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_baud_ff[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_reg_baud_next">
      <obj_property name="ElementShortName">uart_reg_baud_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">uart_reg_baud_next[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/dbus2uart_i">
      <obj_property name="ElementShortName">dbus2uart_i</obj_property>
      <obj_property name="ObjectShortName">dbus2uart_i</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_sel_i">
      <obj_property name="ElementShortName">uart_sel_i</obj_property>
      <obj_property name="ObjectShortName">uart_sel_i</obj_property>
   </wvobject>
   <wvobject fp_name="divider2394" type="divider">
      <obj_property name="label">uart rx</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/rx_pin_in">
      <obj_property name="ElementShortName">rx_pin_in</obj_property>
      <obj_property name="ObjectShortName">rx_pin_in</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/baud_div_i">
      <obj_property name="ElementShortName">baud_div_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">baud_div_i[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/rx_data_o">
      <obj_property name="ElementShortName">rx_data_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">rx_data_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/valid_o">
      <obj_property name="ElementShortName">valid_o</obj_property>
      <obj_property name="ObjectShortName">valid_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/frame_err_o">
      <obj_property name="ElementShortName">frame_err_o</obj_property>
      <obj_property name="ObjectShortName">frame_err_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/bit_count_ff">
      <obj_property name="ElementShortName">bit_count_ff[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_count_ff[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/bit_count_next">
      <obj_property name="ElementShortName">bit_count_next[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_count_next[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/rx_busy">
      <obj_property name="ElementShortName">rx_busy</obj_property>
      <obj_property name="ObjectShortName">rx_busy</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sample_pulse">
      <obj_property name="ElementShortName">sample_pulse</obj_property>
      <obj_property name="ObjectShortName">sample_pulse</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sbit_mid_point">
      <obj_property name="ElementShortName">sbit_mid_point</obj_property>
      <obj_property name="ObjectShortName">sbit_mid_point</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/rx_pin_ff">
      <obj_property name="ElementShortName">rx_pin_ff</obj_property>
      <obj_property name="ObjectShortName">rx_pin_ff</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sample_count_ff">
      <obj_property name="ElementShortName">sample_count_ff[15:0]</obj_property>
      <obj_property name="ObjectShortName">sample_count_ff[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sample_count_next">
      <obj_property name="ElementShortName">sample_count_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">sample_count_next[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sbit_sample_count_ff">
      <obj_property name="ElementShortName">sbit_sample_count_ff[15:0]</obj_property>
      <obj_property name="ObjectShortName">sbit_sample_count_ff[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/sbit_sample_count_next">
      <obj_property name="ElementShortName">sbit_sample_count_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">sbit_sample_count_next[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/shifter_ff">
      <obj_property name="ElementShortName">shifter_ff[7:0]</obj_property>
      <obj_property name="ObjectShortName">shifter_ff[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/shifter_next">
      <obj_property name="ElementShortName">shifter_next[7:0]</obj_property>
      <obj_property name="ObjectShortName">shifter_next[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/valid_ff">
      <obj_property name="ElementShortName">valid_ff</obj_property>
      <obj_property name="ObjectShortName">valid_ff</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/valid_next">
      <obj_property name="ElementShortName">valid_next</obj_property>
      <obj_property name="ObjectShortName">valid_next</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/frame_err_ff">
      <obj_property name="ElementShortName">frame_err_ff</obj_property>
      <obj_property name="ObjectShortName">frame_err_ff</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/frame_err_next">
      <obj_property name="ElementShortName">frame_err_next</obj_property>
      <obj_property name="ObjectShortName">frame_err_next</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/state_ff">
      <obj_property name="ElementShortName">state_ff[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_ff[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/main_csr_pipe_tb/top_instance/top_instance/uart_inst/uart_rx_module/state_next">
      <obj_property name="ElementShortName">state_next[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_next[1:0]</obj_property>
   </wvobject>
</wave_config>
