Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 23 18:26:03 2025
| Host         : DESKTOP-KPIS19S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   75          inf        0.000                      0                   75        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    A_reg/savedvalue_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    A_reg/savedvalue_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    A_reg/savedvalue_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     A_reg/savedvalue_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    A_reg/savedvalue_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    A_reg/savedvalue_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     A_reg/savedvalue_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     A_reg/savedvalue_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    B_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     A_reg/savedvalue_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     A_reg/savedvalue_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     A_reg/savedvalue_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     A_reg/savedvalue_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    A_reg/savedvalue_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.138ns  (logic 5.255ns (43.299%)  route 6.882ns (56.701%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.237     6.850    A_reg/Q[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.376 r  A_reg/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.376    A_reg/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  A_reg/led_OBUF[7]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.490    A_reg/led_OBUF[7]_inst_i_7_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.761 r  A_reg/carry_led_OBUF_inst_i_3/CO[0]
                         net (fo=1, routed)           0.955     8.716    Op_reg/CO[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.373     9.089 r  Op_reg/carry_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.690    13.779    carry_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.295 r  carry_led_OBUF_inst/O
                         net (fo=0)                   0.000    17.295    carry_led
    P1                                                                r  carry_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.980ns (47.927%)  route 5.411ns (52.073%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    B_reg/CLK
    SLICE_X0Y10          FDCE                                         r  B_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  B_reg/savedvalue_reg[1]/Q
                         net (fo=14, routed)          1.159     6.772    A_reg/result0_inferred__0/i__carry__0[1]
    SLICE_X4Y9           LUT5 (Prop_lut5_I1_O)        0.152     6.924 r  A_reg/led_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.847     7.771    B_reg/led_OBUF[2]_inst_i_3_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.326     8.097 r  B_reg/led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.654     8.750    B_reg/data5[1]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.124     8.874 r  B_reg/led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.874    Op_reg/led[1]_0
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I1_O)      0.217     9.091 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.751    11.843    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    15.548 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.548    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 5.647ns (57.789%)  route 4.125ns (42.211%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.251     6.865    A_reg/Q[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  A_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.989    alu0/led_OBUF[0]_inst_i_2[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  alu0/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    alu0/result0_inferred__0/i__carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.834 r  alu0/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.944     8.778    A_reg/led_OBUF[7]_inst_i_1_1[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.306     9.084 r  A_reg/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.084    Op_reg/led[7]
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.241     9.325 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.929    11.254    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.675    14.928 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.928    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 5.650ns (58.993%)  route 3.928ns (41.007%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.251     6.865    A_reg/Q[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  A_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.989    alu0/led_OBUF[0]_inst_i_2[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  alu0/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    alu0/result0_inferred__0/i__carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 r  alu0/result0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.805     8.659    A_reg/led_OBUF[7]_inst_i_1_1[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.303     8.962 r  A_reg/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.962    Op_reg/led[5]
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.212     9.174 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872    11.046    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    14.735 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.735    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 5.301ns (55.939%)  route 4.175ns (44.061%))
  Logic Levels:           4  (CARRY4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.237     6.850    A_reg/Q[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.465 r  A_reg/led_OBUF[3]_inst_i_4/O[3]
                         net (fo=1, routed)           0.881     8.346    A_reg/led_OBUF[3]_inst_i_4_n_4
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.306     8.652 r  A_reg/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.652    Op_reg/led[3]
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.241     8.893 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.057    10.951    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.683    14.634 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.634    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 4.721ns (49.825%)  route 4.754ns (50.175%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  B_reg/savedvalue_reg[3]/Q
                         net (fo=5, routed)           1.261     6.875    B_reg/savedvalue_reg[7]_0[3]
    SLICE_X2Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  B_reg/led_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           1.017     8.015    B_reg/led_OBUF[7]_inst_i_8_n_0
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.124     8.139 r  B_reg/led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.403     8.542    B_reg/data5[2]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     8.666 r  B_reg/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.666    Op_reg/led[2]_0
    SLICE_X5Y9           MUXF7 (Prop_muxf7_I1_O)      0.217     8.883 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.073    10.956    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    14.632 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.632    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 5.394ns (57.786%)  route 3.940ns (42.214%))
  Logic Levels:           5  (CARRY4=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.237     6.850    A_reg/Q[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.376 r  A_reg/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.376    A_reg/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.598 r  A_reg/led_OBUF[7]_inst_i_7/O[0]
                         net (fo=1, routed)           0.663     8.261    A_reg/led_OBUF[7]_inst_i_7_n_7
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.299     8.560 r  A_reg/led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.560    Op_reg/led[4]
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.209     8.769 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.041    10.809    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.682    14.491 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.491    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 5.571ns (60.018%)  route 3.711ns (39.982%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           1.251     6.865    A_reg/Q[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  A_reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.989    alu0/led_OBUF[0]_inst_i_2[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  alu0/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    alu0/result0_inferred__0/i__carry_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.760 r  alu0/result0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.579     8.338    A_reg/led_OBUF[7]_inst_i_1_1[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.302     8.640 r  A_reg/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.640    Op_reg/led[6]
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.238     8.878 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.881    10.760    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.680    14.440 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.440    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.946ns (53.633%)  route 4.276ns (46.367%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  B_reg/savedvalue_reg[3]/Q
                         net (fo=5, routed)           1.261     6.875    B_reg/savedvalue_reg[7]_0[3]
    SLICE_X2Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.999 r  B_reg/led_OBUF[7]_inst_i_8/O
                         net (fo=8, routed)           0.839     7.838    B_reg/led_OBUF[7]_inst_i_8_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.146     7.984 r  B_reg/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.310     8.294    B_reg/data5[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.328     8.622 r  B_reg/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.622    Op_reg/led[0]_0
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I1_O)      0.214     8.836 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.701    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.678    14.379 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.379    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg/savedvalue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.527ns (74.815%)  route 0.514ns (25.185%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  A_reg/savedvalue_reg[6]/Q
                         net (fo=12, routed)          0.083     1.701    A_reg/Q[6]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  A_reg/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.746    Op_reg/led[6]
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.071     1.817 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.248    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.270     3.519 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.519    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.527ns (72.020%)  route 0.593ns (27.980%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  B_reg/savedvalue_reg[5]/Q
                         net (fo=5, routed)           0.171     1.789    A_reg/result0_inferred__0/i__carry__0[5]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  A_reg/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.834    Op_reg/led[5]
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I0_O)      0.062     1.896 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.318    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.279     3.597 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.597    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.519ns (70.980%)  route 0.621ns (29.020%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  A_reg/savedvalue_reg[0]/Q
                         net (fo=7, routed)           0.220     1.837    B_reg/Q[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.045     1.882 r  B_reg/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.882    Op_reg/led[0]_0
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I1_O)      0.064     1.946 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.347    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.269     3.616 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.616    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.513ns (68.750%)  route 0.688ns (31.250%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  A_reg/savedvalue_reg[2]/Q
                         net (fo=8, routed)           0.194     1.811    A_reg/Q[2]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  A_reg/led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.856    Op_reg/led[2]
    SLICE_X5Y9           MUXF7 (Prop_muxf7_I0_O)      0.062     1.918 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.412    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     3.677 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.677    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.532ns (69.123%)  route 0.684ns (30.877%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  A_reg/savedvalue_reg[3]/Q
                         net (fo=8, routed)           0.202     1.820    A_reg/Q[3]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  A_reg/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.865    Op_reg/led[3]
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.073     1.938 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.421    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     3.694 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.694    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.524ns (68.470%)  route 0.702ns (31.530%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.477    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  B_reg/savedvalue_reg[7]/Q
                         net (fo=5, routed)           0.265     1.883    A_reg/result0_inferred__0/i__carry__0[7]
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  A_reg/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.928    Op_reg/led[7]
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.073     2.001 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.438    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.265     3.703 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.703    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.521ns (67.753%)  route 0.724ns (32.247%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  A_reg/savedvalue_reg[4]/Q
                         net (fo=10, routed)          0.235     1.852    A_reg/Q[4]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  A_reg/led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.897    Op_reg/led[4]
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.062     1.959 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.448    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     3.721 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.721    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.542ns (59.049%)  route 1.069ns (40.951%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    A_reg/CLK
    SLICE_X0Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  A_reg/savedvalue_reg[1]/Q
                         net (fo=7, routed)           0.254     1.871    A_reg/Q[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  A_reg/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.916    Op_reg/led[1]
    SLICE_X0Y8           MUXF7 (Prop_muxf7_I0_O)      0.062     1.978 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.815     2.793    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     4.087 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.087    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.470ns  (logic 1.402ns (40.418%)  route 2.067ns (59.582%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    Op_reg/CLK
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Op_reg/savedvalue_reg[1]/Q
                         net (fo=4, routed)           0.260     1.875    Op_reg/savedvalue_reg_n_0_[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.920 r  Op_reg/carry_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     3.728    carry_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.944 r  carry_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.944    carry_led
    P1                                                                r  carry_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.451ns (42.784%)  route 1.941ns (57.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.941     3.392    A_reg/AR[0]
    SLICE_X1Y8           FDCE                                         f  A_reg/savedvalue_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.859    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.451ns (42.784%)  route 1.941ns (57.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.941     3.392    A_reg/AR[0]
    SLICE_X1Y8           FDCE                                         f  A_reg/savedvalue_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.859    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            A_reg/savedvalue_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.451ns (42.784%)  route 1.941ns (57.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.941     3.392    A_reg/AR[0]
    SLICE_X1Y8           FDCE                                         f  A_reg/savedvalue_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.859    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[7]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            A_reg/savedvalue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 1.466ns (46.770%)  route 1.669ns (53.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           1.669     3.135    A_reg/D[5]
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    A_reg/CLK
    SLICE_X1Y10          FDCE                                         r  A_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.451ns (46.560%)  route 1.666ns (53.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.666     3.117    B_reg/AR[0]
    SLICE_X0Y9           FDCE                                         f  B_reg/savedvalue_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    B_reg/CLK
    SLICE_X0Y9           FDCE                                         r  B_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.451ns (46.625%)  route 1.661ns (53.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.661     3.112    B_reg/AR[0]
    SLICE_X1Y9           FDCE                                         f  B_reg/savedvalue_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.451ns (46.625%)  route 1.661ns (53.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.661     3.112    B_reg/AR[0]
    SLICE_X1Y9           FDCE                                         f  B_reg/savedvalue_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.451ns (46.625%)  route 1.661ns (53.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.661     3.112    B_reg/AR[0]
    SLICE_X1Y9           FDCE                                         f  B_reg/savedvalue_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.451ns (46.625%)  route 1.661ns (53.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.661     3.112    B_reg/AR[0]
    SLICE_X1Y9           FDCE                                         f  B_reg/savedvalue_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[7]/C

Slack:                    inf
  Source:                 enA
                            (input port)
  Destination:            A_reg/savedvalue_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.023ns  (logic 1.454ns (48.083%)  route 1.570ns (51.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  enA (IN)
                         net (fo=0)                   0.000     0.000    enA
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  enA_IBUF_inst/O
                         net (fo=8, routed)           1.570     3.023    A_reg/E[0]
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.859    A_reg/CLK
    SLICE_X1Y8           FDCE                                         r  A_reg/savedvalue_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enOp
                            (input port)
  Destination:            Op_reg/savedvalue_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.221ns (39.423%)  route 0.339ns (60.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  enOp (IN)
                         net (fo=0)                   0.000     0.000    enOp
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  enOp_IBUF_inst/O
                         net (fo=6, routed)           0.339     0.559    Op_reg/E[0]
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 enOp
                            (input port)
  Destination:            Op_reg/savedvalue_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.221ns (39.423%)  route 0.339ns (60.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  enOp (IN)
                         net (fo=0)                   0.000     0.000    enOp
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  enOp_IBUF_inst/O
                         net (fo=6, routed)           0.339     0.559    Op_reg/E[0]
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            B_reg/savedvalue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.232ns (39.627%)  route 0.353ns (60.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.353     0.585    B_reg/D[2]
    SLICE_X0Y9           FDCE                                         r  B_reg/savedvalue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    B_reg/CLK
    SLICE_X0Y9           FDCE                                         r  B_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.221ns (37.040%)  route 0.376ns (62.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.376     0.597    Op_reg/D[0]
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.229ns (38.286%)  route 0.370ns (61.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.370     0.599    Op_reg/D[1]
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X0Y13          FDCE                                         r  Op_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            A_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.229ns (37.785%)  route 0.378ns (62.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.378     0.607    A_reg/D[1]
    SLICE_X0Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    A_reg/CLK
    SLICE_X0Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.234ns (38.467%)  route 0.374ns (61.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.374     0.608    B_reg/D[5]
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     1.992    B_reg/CLK
    SLICE_X1Y9           FDCE                                         r  B_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 enOp
                            (input port)
  Destination:            Op_reg/savedvalue_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.221ns (35.589%)  route 0.399ns (64.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  enOp (IN)
                         net (fo=0)                   0.000     0.000    enOp
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  enOp_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.620    Op_reg/E[0]
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 enOp
                            (input port)
  Destination:            Op_reg/savedvalue_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.221ns (35.589%)  route 0.399ns (64.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  enOp (IN)
                         net (fo=0)                   0.000     0.000    enOp
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  enOp_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.620    Op_reg/E[0]
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 enOp
                            (input port)
  Destination:            Op_reg/savedvalue_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.221ns (35.589%)  route 0.399ns (64.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  enOp (IN)
                         net (fo=0)                   0.000     0.000    enOp
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  enOp_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.620    Op_reg/E[0]
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    Op_reg/CLK
    SLICE_X1Y13          FDCE                                         r  Op_reg/savedvalue_reg[4]/C





