// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/28/2017 00:39:40"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \PC[2]~0_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC[8]~1_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \imem~1_combout ;
wire \isnop_A~2_combout ;
wire \isnop_A~q ;
wire \isnop_M~q ;
wire \imem~2_combout ;
wire \imem~6_combout ;
wire \imem~3_combout ;
wire \imem~0_combout ;
wire \Selector25~0_combout ;
wire \stall~2_combout ;
wire \imem~4_combout ;
wire \Selector24~0_combout ;
wire \stall~5_combout ;
wire \stall~0_combout ;
wire \stall~1_combout ;
wire \stall~4_combout ;
wire \stall~3_combout ;
wire \Add0~1_sumout ;
wire \imem~5_combout ;
wire \regs[5][2]~feeder_combout ;
wire \Selector26~0_combout ;
wire \~GND~combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \Decoder3~1_combout ;
wire \regs[5][2]~q ;
wire \Decoder3~2_combout ;
wire \regs[15][2]~q ;
wire \Mux29~0_combout ;
wire \imem~8_combout ;
wire \aluin2_A~24_combout ;
wire \regs[5][1]~feeder_combout ;
wire \regs[5][1]~q ;
wire \regs[15][1]~q ;
wire \Mux30~0_combout ;
wire \imem~10_combout ;
wire \regs[15][0]~feeder_combout ;
wire \regs[15][0]~q ;
wire \Mux31~0_combout ;
wire \Add1~125_sumout ;
wire \imem~7_combout ;
wire \Selector16~0_combout ;
wire \regs[5][0]~q ;
wire \Decoder3~0_combout ;
wire \regs[13][0]~q ;
wire \Mux63~0_combout ;
wire \aluin2_A~39_combout ;
wire \Add1~126 ;
wire \Add1~121_sumout ;
wire \regs[13][1]~q ;
wire \Mux62~0_combout ;
wire \aluin2_A~38_combout ;
wire \Add1~122 ;
wire \Add1~65_sumout ;
wire \regs[13][2]~q ;
wire \Mux61~0_combout ;
wire \wmemval_M[2]~feeder_combout ;
wire \HEXout[2]~1_combout ;
wire \regs[5][17]~feeder_combout ;
wire \regs[5][17]~q ;
wire \regs[15][17]~feeder_combout ;
wire \regs[15][17]~q ;
wire \Mux14~0_combout ;
wire \imem~9_combout ;
wire \regs[13][17]~feeder_combout ;
wire \regs[13][17]~q ;
wire \Mux46~0_combout ;
wire \aluin2_A~22_combout ;
wire \regs[5][16]~feeder_combout ;
wire \regs[5][16]~q ;
wire \regs[15][16]~feeder_combout ;
wire \regs[15][16]~q ;
wire \Mux15~0_combout ;
wire \regs[13][15]~q ;
wire \Mux48~0_combout ;
wire \aluin2_A~37_combout ;
wire \regs[13][14]~q ;
wire \Mux49~0_combout ;
wire \aluin2_A~36_combout ;
wire \regs[5][13]~feeder_combout ;
wire \regs[5][13]~q ;
wire \regs[15][13]~q ;
wire \Mux18~0_combout ;
wire \regs[15][12]~q ;
wire \Mux19~0_combout ;
wire \regs[13][11]~feeder_combout ;
wire \regs[13][11]~q ;
wire \Mux52~0_combout ;
wire \aluin2_A~33_combout ;
wire \regs[5][10]~feeder_combout ;
wire \regs[5][10]~q ;
wire \regs[15][10]~q ;
wire \Mux21~0_combout ;
wire \regs[15][9]~feeder_combout ;
wire \regs[15][9]~q ;
wire \Mux22~0_combout ;
wire \regs[13][8]~q ;
wire \Mux55~0_combout ;
wire \aluin2_A~30_combout ;
wire \regs[13][7]~feeder_combout ;
wire \regs[13][7]~q ;
wire \Mux56~0_combout ;
wire \aluin2_A~29_combout ;
wire \regs[13][6]~q ;
wire \Mux57~0_combout ;
wire \aluin2_A~28_combout ;
wire \regs[13][5]~q ;
wire \Mux58~0_combout ;
wire \aluin2_A~27_combout ;
wire \regs[15][4]~q ;
wire \Mux27~0_combout ;
wire \regs[5][3]~feeder_combout ;
wire \regs[5][3]~q ;
wire \regs[15][3]~feeder_combout ;
wire \regs[15][3]~q ;
wire \Mux28~0_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \regs[13][3]~feeder_combout ;
wire \regs[13][3]~q ;
wire \Mux60~0_combout ;
wire \aluin2_A~25_combout ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \regs[5][4]~q ;
wire \regs[13][4]~feeder_combout ;
wire \regs[13][4]~q ;
wire \Mux59~0_combout ;
wire \aluin2_A~26_combout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \regs[5][5]~q ;
wire \regs[15][5]~feeder_combout ;
wire \regs[15][5]~q ;
wire \Mux26~0_combout ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \regs[5][6]~feeder_combout ;
wire \regs[5][6]~q ;
wire \regs[15][6]~q ;
wire \Mux25~0_combout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \regs[5][7]~feeder_combout ;
wire \regs[5][7]~q ;
wire \regs[15][7]~feeder_combout ;
wire \regs[15][7]~q ;
wire \Mux24~0_combout ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \regs[5][8]~feeder_combout ;
wire \regs[5][8]~q ;
wire \regs[15][8]~q ;
wire \Mux23~0_combout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \Mux54~0_combout ;
wire \aluin2_A~31_combout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \regs[13][10]~q ;
wire \Mux53~0_combout ;
wire \aluin2_A~32_combout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \regs[5][11]~feeder_combout ;
wire \regs[5][11]~q ;
wire \regs[15][11]~q ;
wire \Mux20~0_combout ;
wire \Add1~102 ;
wire \Add1~105_sumout ;
wire \regs[5][12]~feeder_combout ;
wire \regs[5][12]~q ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \Mux51~0_combout ;
wire \aluin2_A~34_combout ;
wire \Add1~106 ;
wire \Add1~109_sumout ;
wire \regs[13][13]~feeder_combout ;
wire \regs[13][13]~q ;
wire \Mux50~0_combout ;
wire \aluin2_A~35_combout ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \regs[5][14]~q ;
wire \regs[15][14]~q ;
wire \Mux17~0_combout ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \regs[5][15]~feeder_combout ;
wire \regs[5][15]~q ;
wire \regs[15][15]~q ;
wire \Mux16~0_combout ;
wire \Add1~118 ;
wire \Add1~61_sumout ;
wire \regs[13][16]~feeder_combout ;
wire \regs[13][16]~q ;
wire \Mux47~0_combout ;
wire \aluin2_A~23_combout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \regs[5][19]~q ;
wire \regs[13][19]~q ;
wire \Mux44~0_combout ;
wire \aluin2_A~20_combout ;
wire \regs[15][19]~feeder_combout ;
wire \regs[15][19]~q ;
wire \Mux12~0_combout ;
wire \regs[15][18]~feeder_combout ;
wire \regs[15][18]~q ;
wire \Mux13~0_combout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \regs[5][18]~q ;
wire \regs[13][18]~q ;
wire \Mux45~0_combout ;
wire \aluin2_A~21_combout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \memaddr_M[18]~DUPLICATE_q ;
wire \regs[5][21]~feeder_combout ;
wire \regs[5][21]~q ;
wire \regs[15][21]~feeder_combout ;
wire \regs[15][21]~q ;
wire \Mux10~0_combout ;
wire \regs[13][21]~q ;
wire \Mux42~0_combout ;
wire \aluin2_A~18_combout ;
wire \regs[5][20]~feeder_combout ;
wire \regs[5][20]~q ;
wire \regs[13][20]~feeder_combout ;
wire \regs[13][20]~q ;
wire \Mux43~0_combout ;
wire \aluin2_A~19_combout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \regs[15][20]~feeder_combout ;
wire \regs[15][20]~q ;
wire \Mux11~0_combout ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \always6~2_combout ;
wire \always6~5_combout ;
wire \always6~3_combout ;
wire \regs[5][31]~feeder_combout ;
wire \regs[5][31]~q ;
wire \regs[15][31]~feeder_combout ;
wire \regs[15][31]~q ;
wire \Mux0~0_combout ;
wire \regs[13][31]~q ;
wire \aluin2_A~0_combout ;
wire \aluin2_A~1_combout ;
wire \regs[15][30]~feeder_combout ;
wire \regs[15][30]~q ;
wire \Mux1~0_combout ;
wire \regs[13][29]~q ;
wire \aluin2_A~4_combout ;
wire \aluin2_A~5_combout ;
wire \regs[15][28]~feeder_combout ;
wire \regs[15][28]~q ;
wire \Mux3~0_combout ;
wire \regs[5][27]~feeder_combout ;
wire \regs[5][27]~q ;
wire \regs[15][27]~feeder_combout ;
wire \regs[15][27]~q ;
wire \Mux4~0_combout ;
wire \regs[13][26]~q ;
wire \aluin2_A~10_combout ;
wire \aluin2_A~11_combout ;
wire \regs[15][25]~q ;
wire \Mux6~0_combout ;
wire \regs[13][24]~q ;
wire \aluin2_A~14_combout ;
wire \aluin2_A~15_combout ;
wire \regs[5][23]~feeder_combout ;
wire \regs[5][23]~q ;
wire \regs[13][23]~feeder_combout ;
wire \regs[13][23]~q ;
wire \Mux40~0_combout ;
wire \aluin2_A~16_combout ;
wire \regs[13][22]~feeder_combout ;
wire \regs[13][22]~q ;
wire \Mux41~0_combout ;
wire \aluin2_A~17_combout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \regs[5][22]~q ;
wire \regs[15][22]~q ;
wire \Mux9~0_combout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \memaddr_M[23]~DUPLICATE_q ;
wire \regs[15][23]~feeder_combout ;
wire \regs[15][23]~q ;
wire \Mux8~0_combout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \regs[5][24]~feeder_combout ;
wire \regs[5][24]~q ;
wire \regs[15][24]~feeder_combout ;
wire \regs[15][24]~q ;
wire \Mux7~0_combout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \regs[5][25]~q ;
wire \regs[13][25]~q ;
wire \aluin2_A~12_combout ;
wire \aluin2_A~13_combout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \memaddr_M[26]~DUPLICATE_q ;
wire \regs[5][26]~q ;
wire \regs[15][26]~q ;
wire \Mux5~0_combout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \regs[13][27]~q ;
wire \aluin2_A~8_combout ;
wire \aluin2_A~9_combout ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \regs[5][28]~feeder_combout ;
wire \regs[5][28]~q ;
wire \regs[13][28]~q ;
wire \aluin2_A~6_combout ;
wire \aluin2_A~7_combout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \regs[5][29]~q ;
wire \regs[15][29]~q ;
wire \Mux2~0_combout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \regs[5][30]~feeder_combout ;
wire \regs[5][30]~q ;
wire \regs[13][30]~q ;
wire \aluin2_A~2_combout ;
wire \aluin2_A~3_combout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \Decoder1~0_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \always6~0_combout ;
wire \always6~4_combout ;
wire \always6~1_combout ;
wire \always6~6_combout ;
wire \HEXout[3]~2_combout ;
wire \HEXout[0]~0_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEXout[7]~4_combout ;
wire \wmemval_M[5]~feeder_combout ;
wire \HEXout[5]~3_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEXout[11]~7_combout ;
wire \HEXout[9]~5_combout ;
wire \HEXout[10]~6_combout ;
wire \ss2|OUT~0_combout ;
wire \HEXout[10]~DUPLICATE_q ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \HEXout[11]~DUPLICATE_q ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEXout[14]~9_combout ;
wire \HEXout[12]~8_combout ;
wire \HEXout[15]~10_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEXout[17]~11_combout ;
wire \HEXout[18]~12_combout ;
wire \HEXout[19]~13_combout ;
wire \HEXout[19]~DUPLICATE_q ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \HEXout[18]~DUPLICATE_q ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEXout[20]~14_combout ;
wire \HEXout[22]~16_combout ;
wire \HEXout[23]~17_combout ;
wire \HEXout[21]~15_combout ;
wire \HEXout[21]~DUPLICATE_q ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire \aluimm_D~0_combout ;
wire [31:0] wmemval_M;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [3:0] destreg_A;
wire [31:0] aluin2_A;
wire [31:0] aluin1_A;
wire [8:0] alufunc_A;
wire [31:0] RTval_A;
wire [31:0] PC;
wire [23:0] HEXout;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\aluimm_D~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \PC[2]~0 (
// Equation(s):
// \PC[2]~0_combout  = ( !PC[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[2]~0 .extended_lut = "off";
defparam \PC[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[3] ) + ( PC[2] ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[3] ) + ( PC[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N4
dffeas \PC[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N7
dffeas \PC[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N9
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~10  ))
// \Add0~50  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N11
dffeas \PC[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N12
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N14
dffeas \PC[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N15
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( !PC[8] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N51
cyclonev_lcell_comb \PC[8]~1 (
// Equation(s):
// \PC[8]~1_combout  = ( !\Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~1 .extended_lut = "off";
defparam \PC[8]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N53
dffeas \PC[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC[8]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N18
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N20
dffeas \PC[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N21
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N22
dffeas \PC[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N24
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N26
dffeas \PC[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N27
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N29
dffeas \PC[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N30
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N32
dffeas \PC[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N33
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N35
dffeas \PC[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N36
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N38
dffeas \PC[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N42
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( !PC[15] & ( !PC[14] & ( (!PC[12] & (!PC[13] & (!PC[11] & !PC[10]))) ) ) )

	.dataa(!PC[12]),
	.datab(!PC[13]),
	.datac(!PC[11]),
	.datad(!PC[10]),
	.datae(!PC[15]),
	.dataf(!PC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h8000000000000000;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N57
cyclonev_lcell_comb \isnop_A~2 (
// Equation(s):
// \isnop_A~2_combout  = !\stall~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stall~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_A~2 .extended_lut = "off";
defparam \isnop_A~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \isnop_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N59
dffeas isnop_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\isnop_A~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N25
dffeas isnop_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N48
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC[6] & ( (!PC[8] & (!PC[7] & !PC[9])) ) )

	.dataa(!PC[8]),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h8080808000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N54
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~5_combout  & ( \imem~2_combout  ) ) # ( !\imem~5_combout  & ( \imem~2_combout  & ( !\imem~1_combout  ) ) ) # ( \imem~5_combout  & ( !\imem~2_combout  ) ) # ( !\imem~5_combout  & ( !\imem~2_combout  ) )

	.dataa(gnd),
	.datab(!\imem~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'hFFFFFFFFCCCCFFFF;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N2
dffeas \destreg_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N21
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !PC[2] & ( (!PC[4] & (PC[5] & !PC[3])) ) )

	.dataa(!PC[4]),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h2020202000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N6
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[3] & ( (!PC[2] & (!PC[5] & !PC[4])) ) ) # ( !PC[3] & ( (!PC[2] & !PC[5]) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N33
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \imem~0_combout  & ( (\imem~2_combout  & \imem~1_combout ) ) ) # ( !\imem~0_combout  & ( (\imem~2_combout  & (\imem~1_combout  & ((!PC[5]) # (\imem~3_combout )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~3_combout ),
	.datac(!PC[5]),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0051005100550055;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N35
dffeas \destreg_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N27
cyclonev_lcell_comb \stall~2 (
// Equation(s):
// \stall~2_combout  = ( destreg_A[3] & ( destreg_A[0] & ( (\isnop_M~q  & (((!\imem~1_combout ) # (!\imem~2_combout )) # (\imem~5_combout ))) ) ) ) # ( !destreg_A[3] & ( destreg_A[0] & ( (!\imem~5_combout  & (\imem~1_combout  & (\isnop_M~q  & \imem~2_combout 
// ))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\isnop_M~q ),
	.datad(!\imem~2_combout ),
	.datae(!destreg_A[3]),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~2 .extended_lut = "off";
defparam \stall~2 .lut_mask = 64'h0000000000020F0D;
defparam \stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N9
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~0_combout  & ( (\imem~2_combout  & \imem~1_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0000000003030303;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N30
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \imem~0_combout  & ( (!\imem~2_combout ) # (!\imem~1_combout ) ) ) # ( !\imem~0_combout  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((!\imem~3_combout  & \imem~5_combout ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'hFFAEFFAEFFAAFFAA;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N32
dffeas \destreg_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N18
cyclonev_lcell_comb \stall~5 (
// Equation(s):
// \stall~5_combout  = ( !destreg_A[1] & ( (!PC[5] & (\imem~2_combout  & \imem~1_combout )) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!destreg_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~5 .extended_lut = "off";
defparam \stall~5 .lut_mask = 64'h000C000C00000000;
defparam \stall~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N51
cyclonev_lcell_comb \stall~0 (
// Equation(s):
// \stall~0_combout  = ( \stall~3_combout  & ( !\stall~5_combout  & ( destreg_A[1] ) ) ) # ( !\stall~3_combout  & ( !\stall~5_combout  & ( ((\imem~4_combout  & (!\imem~3_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) # (destreg_A[1]) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~3_combout ),
	.datac(!destreg_A[1]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\stall~3_combout ),
	.dataf(!\stall~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~0 .extended_lut = "off";
defparam \stall~0 .lut_mask = 64'h0F4F0F0F00000000;
defparam \stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N0
cyclonev_lcell_comb \stall~1 (
// Equation(s):
// \stall~1_combout  = ( \stall~3_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Selector24~0_combout  & \Selector25~0_combout ) ) ) ) # ( !\stall~3_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Selector24~0_combout  & 
// (\Selector25~0_combout  & ((!\imem~4_combout ) # (\imem~3_combout )))) ) ) ) # ( \stall~3_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Selector24~0_combout  & \Selector25~0_combout ) ) ) ) # ( !\stall~3_combout  & ( 
// !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Selector24~0_combout  & \Selector25~0_combout ) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Selector25~0_combout ),
	.datae(!\stall~3_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~1 .extended_lut = "off";
defparam \stall~1 .lut_mask = 64'h00AA00AA00A200AA;
defparam \stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N15
cyclonev_lcell_comb \stall~4 (
// Equation(s):
// \stall~4_combout  = (\imem~2_combout  & (!PC[5] & \imem~1_combout ))

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~4 .extended_lut = "off";
defparam \stall~4 .lut_mask = 64'h0404040404040404;
defparam \stall~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N54
cyclonev_lcell_comb \stall~3 (
// Equation(s):
// \stall~3_combout  = ( \stall~4_combout  & ( ((\stall~2_combout  & !\stall~0_combout )) # (\isnop_A~q ) ) ) # ( !\stall~4_combout  & ( (!\stall~2_combout  & (\isnop_A~q  & ((\stall~1_combout )))) # (\stall~2_combout  & ((!\stall~0_combout ) # ((\isnop_A~q  
// & \stall~1_combout )))) ) )

	.dataa(!\stall~2_combout ),
	.datab(!\isnop_A~q ),
	.datac(!\stall~0_combout ),
	.datad(!\stall~1_combout ),
	.datae(gnd),
	.dataf(!\stall~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall~3 .extended_lut = "off";
defparam \stall~3 .lut_mask = 64'h5073507373737373;
defparam \stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \PC[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N1
dffeas \PC[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\stall~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[5] & ( ((PC[2]) # (PC[4])) # (PC[3]) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(!PC[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h00007F7F00007F7F;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \regs[5][2]~feeder (
// Equation(s):
// \regs[5][2]~feeder_combout  = ( memaddr_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][2]~feeder .extended_lut = "off";
defparam \regs[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N5
dffeas \destreg_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N50
dffeas \destreg_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N27
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\imem~2_combout  & (\imem~1_combout  & !PC[5]))

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0300030003000300;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N28
dffeas wrreg_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stall~3_combout ),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N47
dffeas wrreg_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N53
dffeas \destreg_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N6
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( \wrreg_M~q  & ( destreg_M[0] & ( (!destreg_M[1] & (\isnop_M~q  & (!destreg_M[3] & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\isnop_M~q ),
	.datac(!destreg_M[3]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\wrreg_M~q ),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h0000000000000020;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \regs[5][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N36
cyclonev_lcell_comb \Decoder3~2 (
// Equation(s):
// \Decoder3~2_combout  = ( \wrreg_M~q  & ( destreg_M[0] & ( (destreg_M[1] & (\isnop_M~q  & (destreg_M[3] & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\isnop_M~q ),
	.datac(!destreg_M[3]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\wrreg_M~q ),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~2 .extended_lut = "off";
defparam \Decoder3~2 .lut_mask = 64'h0000000000000001;
defparam \Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N52
dffeas \regs[15][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[5][2]~q  & ( \regs[15][2]~q  & ( (\imem~1_combout  & (\imem~2_combout  & !PC[5])) ) ) ) # ( !\regs[5][2]~q  & ( \regs[15][2]~q  & ( (\imem~5_combout  & (\imem~1_combout  & (\imem~2_combout  & !PC[5]))) ) ) ) # ( \regs[5][2]~q  
// & ( !\regs[15][2]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (\imem~2_combout  & !PC[5]))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[5]),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h0000020001000300;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N43
dffeas \aluin1_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N45
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem~3_combout  & ( (\imem~1_combout  & \imem~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h00000000000F000F;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \Mux61~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~8_combout ) # (\stall~3_combout ))) # (\imem~4_combout ) ) ) # ( !\Mux61~0_combout  & ( (\imem~4_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~3_combout  & !\imem~8_combout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall~3_combout ),
	.datad(!\imem~8_combout ),
	.datae(gnd),
	.dataf(!\Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h10001000FFDFFFDF;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N1
dffeas \aluin2_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \regs[5][1]~feeder (
// Equation(s):
// \regs[5][1]~feeder_combout  = ( memaddr_M[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][1]~feeder .extended_lut = "off";
defparam \regs[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N55
dffeas \regs[5][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N41
dffeas \regs[15][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N33
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[5][1]~q  & ( \regs[15][1]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][1]~q  & ( \regs[15][1]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~2_combout  & \imem~5_combout ))) ) ) ) # ( \regs[5][1]~q  
// & ( !\regs[15][1]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~2_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\regs[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h0000020000020202;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N35
dffeas \aluin1_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1] .is_wysiwyg = "true";
defparam \aluin1_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = (!PC[5] & (\imem~2_combout  & \imem~1_combout ))

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h000C000C000C000C;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N18
cyclonev_lcell_comb \regs[15][0]~feeder (
// Equation(s):
// \regs[15][0]~feeder_combout  = ( memaddr_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][0]~feeder .extended_lut = "off";
defparam \regs[15][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N19
dffeas \regs[15][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[5][0]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & (!PC[5] & ((!\imem~5_combout ) # (\regs[15][0]~q )))) ) ) ) # ( !\regs[5][0]~q  & ( \imem~2_combout  & ( (\regs[15][0]~q  & (\imem~1_combout  & (\imem~5_combout  & !PC[5]))) 
// ) ) )

	.dataa(!\regs[15][0]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~5_combout ),
	.datad(!PC[5]),
	.datae(!\regs[5][0]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0000000001003100;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N53
dffeas \aluin1_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0] .is_wysiwyg = "true";
defparam \aluin1_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))
// \Add1~126  = CARRY(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))

	.dataa(!aluin2_A[0]),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N12
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[2] & ( !PC[5] ) ) # ( !PC[2] & ( (!PC[5] & (PC[3] & PC[4])) # (PC[5] & (!PC[3] & !PC[4])) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h300C300CCCCCCCCC;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N54
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \imem~1_combout  & ( (\imem~2_combout  & (((\imem~0_combout ) # (\imem~3_combout )) # (\imem~7_combout ))) ) )

	.dataa(!\imem~7_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0000000013331333;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N11
dffeas \alufunc_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N1
dffeas \memaddr_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N1
dffeas \regs[5][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N42
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( \wrreg_M~q  & ( destreg_M[0] & ( (!destreg_M[1] & (\isnop_M~q  & (destreg_M[3] & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!destreg_M[1]),
	.datab(!\isnop_M~q ),
	.datac(!destreg_M[3]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\wrreg_M~q ),
	.dataf(!destreg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h0000000000000002;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N56
dffeas \regs[13][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N9
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \imem~1_combout  & ( (!\imem~5_combout  & ((!\imem~2_combout  & ((\regs[13][0]~q ))) # (\imem~2_combout  & (\regs[5][0]~q )))) # (\imem~5_combout  & (((\regs[13][0]~q )))) ) ) # ( !\imem~1_combout  & ( \regs[13][0]~q  ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[5][0]~q ),
	.datad(!\regs[13][0]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N15
cyclonev_lcell_comb \aluin2_A~39 (
// Equation(s):
// \aluin2_A~39_combout  = ( \imem~10_combout  & ( \Mux63~0_combout  ) ) # ( !\imem~10_combout  & ( \Mux63~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~10_combout  & ( !\Mux63~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~4_combout ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~10_combout ),
	.dataf(!\Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~39 .extended_lut = "off";
defparam \aluin2_A~39 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N16
dffeas \aluin2_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N4
dffeas \memaddr_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N46
dffeas \regs[13][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N6
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \imem~1_combout  & ( (!\imem~5_combout  & ((!\imem~2_combout  & (\regs[13][1]~q )) # (\imem~2_combout  & ((\regs[5][1]~q ))))) # (\imem~5_combout  & (((\regs[13][1]~q )))) ) ) # ( !\imem~1_combout  & ( \regs[13][1]~q  ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[13][1]~q ),
	.datad(!\regs[5][1]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N21
cyclonev_lcell_comb \aluin2_A~38 (
// Equation(s):
// \aluin2_A~38_combout  = ( \imem~6_combout  & ( \Mux62~0_combout  ) ) # ( !\imem~6_combout  & ( \Mux62~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~6_combout  & ( !\Mux62~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~38 .extended_lut = "off";
defparam \aluin2_A~38 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N22
dffeas \aluin2_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( aluin2_A[2] ) + ( aluin1_A[2] ) + ( \Add1~122  ))
// \Add1~66  = CARRY(( aluin2_A[2] ) + ( aluin1_A[2] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(!aluin1_A[2]),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N7
dffeas \memaddr_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N16
dffeas \regs[13][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \imem~2_combout  & ( (!\imem~5_combout  & ((!\imem~1_combout  & (\regs[13][2]~q )) # (\imem~1_combout  & ((\regs[5][2]~q ))))) # (\imem~5_combout  & (((\regs[13][2]~q )))) ) ) # ( !\imem~2_combout  & ( \regs[13][2]~q  ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][2]~q ),
	.datad(!\regs[5][2]~q ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N16
dffeas \RTval_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[2] .is_wysiwyg = "true";
defparam \RTval_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N48
cyclonev_lcell_comb \wmemval_M[2]~feeder (
// Equation(s):
// \wmemval_M[2]~feeder_combout  = ( RTval_A[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[2]~feeder .extended_lut = "off";
defparam \wmemval_M[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y2_N50
dffeas \wmemval_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N3
cyclonev_lcell_comb \HEXout[2]~1 (
// Equation(s):
// \HEXout[2]~1_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[2]~1 .extended_lut = "off";
defparam \HEXout[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \regs[5][17]~feeder (
// Equation(s):
// \regs[5][17]~feeder_combout  = ( memaddr_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][17]~feeder .extended_lut = "off";
defparam \regs[5][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N49
dffeas \regs[5][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \regs[15][17]~feeder (
// Equation(s):
// \regs[15][17]~feeder_combout  = ( memaddr_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][17]~feeder .extended_lut = "off";
defparam \regs[15][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N49
dffeas \regs[15][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N18
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[5][17]~q  & ( \regs[15][17]~q  & ( (!PC[5] & (\imem~2_combout  & \imem~1_combout )) ) ) ) # ( !\regs[5][17]~q  & ( \regs[15][17]~q  & ( (!PC[5] & (\imem~5_combout  & (\imem~2_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][17]~q  & ( !\regs[15][17]~q  & ( (!PC[5] & (!\imem~5_combout  & (\imem~2_combout  & \imem~1_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~5_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][17]~q ),
	.dataf(!\regs[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h000000080002000A;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N19
dffeas \aluin1_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N57
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = (\imem~7_combout  & (\imem~2_combout  & \imem~1_combout ))

	.dataa(!\imem~7_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0101010101010101;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \regs[13][17]~feeder (
// Equation(s):
// \regs[13][17]~feeder_combout  = ( memaddr_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][17]~feeder .extended_lut = "off";
defparam \regs[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N31
dffeas \regs[13][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N39
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \imem~5_combout  & ( \regs[13][17]~q  ) ) # ( !\imem~5_combout  & ( (!\imem~2_combout  & (((\regs[13][17]~q )))) # (\imem~2_combout  & ((!\imem~1_combout  & (\regs[13][17]~q )) # (\imem~1_combout  & ((\regs[5][17]~q ))))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][17]~q ),
	.datad(!\regs[5][17]~q ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h0E1F0E1F0F0F0F0F;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ( \imem~8_combout  & ( \Mux46~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((\imem~9_combout ) # (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( !\imem~8_combout  & ( \Mux46~0_combout  & ( 
// ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~4_combout ) # (\imem~9_combout ))) # (\stall~3_combout ) ) ) ) # ( \imem~8_combout  & ( !\Mux46~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (!\imem~4_combout  & \imem~9_combout ))) ) ) ) # ( !\imem~8_combout  & ( !\Mux46~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\imem~4_combout  & \imem~9_combout ))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~4_combout ),
	.datad(!\imem~9_combout ),
	.datae(!\imem~8_combout ),
	.dataf(!\Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h00020020FDFFDFFF;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N55
dffeas \aluin2_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17] .is_wysiwyg = "true";
defparam \aluin2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \regs[5][16]~feeder (
// Equation(s):
// \regs[5][16]~feeder_combout  = ( memaddr_M[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][16]~feeder .extended_lut = "off";
defparam \regs[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N4
dffeas \regs[5][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N21
cyclonev_lcell_comb \regs[15][16]~feeder (
// Equation(s):
// \regs[15][16]~feeder_combout  = ( memaddr_M[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][16]~feeder .extended_lut = "off";
defparam \regs[15][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N22
dffeas \regs[15][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N21
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[5][16]~q  & ( \regs[15][16]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][16]~q  & ( \regs[15][16]~q  & ( (!PC[5] & (\imem~5_combout  & (\imem~1_combout  & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][16]~q  & ( !\regs[15][16]~q  & ( (!PC[5] & (!\imem~5_combout  & (\imem~1_combout  & \imem~2_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~5_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h000000080002000A;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N22
dffeas \aluin1_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N14
dffeas \regs[13][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N24
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[13][15]~q  & ( ((!\imem~1_combout ) # ((!\imem~2_combout ) # (\regs[5][15]~q ))) # (\imem~5_combout ) ) ) # ( !\regs[13][15]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (\regs[5][15]~q  & \imem~2_combout ))) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][15]~q ),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\regs[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h00020002FFDFFFDF;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N0
cyclonev_lcell_comb \aluin2_A~37 (
// Equation(s):
// \aluin2_A~37_combout  = ( \imem~9_combout  & ( \Mux48~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux48~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux48~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~37 .extended_lut = "off";
defparam \aluin2_A~37 .lut_mask = 64'h00000028FFD7FFFF;
defparam \aluin2_A~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N1
dffeas \aluin2_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15] .is_wysiwyg = "true";
defparam \aluin2_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N4
dffeas \regs[13][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[13][14]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((\imem~5_combout ) # (\regs[5][14]~q ))) ) ) # ( !\regs[13][14]~q  & ( (\imem~2_combout  & (\imem~1_combout  & (\regs[5][14]~q  & !\imem~5_combout ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][14]~q ),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h01000100EFFFEFFF;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \aluin2_A~36 (
// Equation(s):
// \aluin2_A~36_combout  = ( \Mux49~0_combout  & ( (((!\imem~4_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\imem~8_combout )) # (\stall~3_combout ) ) ) # ( !\Mux49~0_combout  & ( (!\stall~3_combout  & (\imem~8_combout  & (!\imem~4_combout 
//  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~36 .extended_lut = "off";
defparam \aluin2_A~36 .lut_mask = 64'h00200020FFF7FFF7;
defparam \aluin2_A~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N7
dffeas \aluin2_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14] .is_wysiwyg = "true";
defparam \aluin2_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \regs[5][13]~feeder (
// Equation(s):
// \regs[5][13]~feeder_combout  = ( memaddr_M[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~feeder .extended_lut = "off";
defparam \regs[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N19
dffeas \regs[5][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \regs[15][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[5][13]~q  & ( \regs[15][13]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][13]~q  & ( \regs[15][13]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][13]~q  & ( !\regs[15][13]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\regs[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h0000040000040404;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \aluin1_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N11
dffeas \regs[15][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N51
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[5][12]~q  & ( \regs[15][12]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][12]~q  & ( \regs[15][12]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][12]~q  & ( !\regs[15][12]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\regs[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0000040000040404;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N52
dffeas \aluin1_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \regs[13][11]~feeder (
// Equation(s):
// \regs[13][11]~feeder_combout  = ( memaddr_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][11]~feeder .extended_lut = "off";
defparam \regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N37
dffeas \regs[13][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N39
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[5][11]~q  & ( ((!\imem~5_combout  & (\imem~1_combout  & \imem~2_combout ))) # (\regs[13][11]~q ) ) ) # ( !\regs[5][11]~q  & ( (\regs[13][11]~q  & (((!\imem~1_combout ) # (!\imem~2_combout )) # (\imem~5_combout ))) ) )

	.dataa(!\regs[13][11]~q ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][11]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h5551555D5551555D;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N48
cyclonev_lcell_comb \aluin2_A~33 (
// Equation(s):
// \aluin2_A~33_combout  = ( \Mux52~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\stall~3_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~33 .extended_lut = "off";
defparam \aluin2_A~33 .lut_mask = 64'h00000000FF9FFF9F;
defparam \aluin2_A~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N50
dffeas \aluin2_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \regs[5][10]~feeder (
// Equation(s):
// \regs[5][10]~feeder_combout  = ( memaddr_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][10]~feeder .extended_lut = "off";
defparam \regs[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \regs[5][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \regs[15][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N33
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[5][10]~q  & ( \regs[15][10]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][10]~q  & ( \regs[15][10]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~5_combout  & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][10]~q  & ( !\regs[15][10]~q  & ( (!PC[5] & (\imem~1_combout  & (!\imem~5_combout  & \imem~2_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][10]~q ),
	.dataf(!\regs[15][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0000002000020022;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N34
dffeas \aluin1_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \regs[15][9]~feeder (
// Equation(s):
// \regs[15][9]~feeder_combout  = ( memaddr_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][9]~feeder .extended_lut = "off";
defparam \regs[15][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \regs[15][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N30
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[5][9]~q  & ( \regs[15][9]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][9]~q  & ( \regs[15][9]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~2_combout  & \imem~5_combout ))) ) ) ) # ( \regs[5][9]~q  
// & ( !\regs[15][9]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~2_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][9]~q ),
	.dataf(!\regs[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0000020000020202;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N31
dffeas \aluin1_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \regs[13][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[5][8]~q  & ( \imem~2_combout  & ( ((!\imem~5_combout  & \imem~1_combout )) # (\regs[13][8]~q ) ) ) ) # ( !\regs[5][8]~q  & ( \imem~2_combout  & ( (\regs[13][8]~q  & ((!\imem~1_combout ) # (\imem~5_combout ))) ) ) ) # ( 
// \regs[5][8]~q  & ( !\imem~2_combout  & ( \regs[13][8]~q  ) ) ) # ( !\regs[5][8]~q  & ( !\imem~2_combout  & ( \regs[13][8]~q  ) ) )

	.dataa(!\imem~5_combout ),
	.datab(gnd),
	.datac(!\regs[13][8]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h0F0F0F0F0F050FAF;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N42
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \Mux55~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Mux55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h00000000FFD7FFD7;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N43
dffeas \aluin2_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \regs[13][7]~feeder (
// Equation(s):
// \regs[13][7]~feeder_combout  = ( memaddr_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][7]~feeder .extended_lut = "off";
defparam \regs[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N55
dffeas \regs[13][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N54
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[13][7]~q  & ( \imem~1_combout  & ( (!\imem~2_combout ) # ((\imem~5_combout ) # (\regs[5][7]~q )) ) ) ) # ( !\regs[13][7]~q  & ( \imem~1_combout  & ( (\imem~2_combout  & (\regs[5][7]~q  & !\imem~5_combout )) ) ) ) # ( 
// \regs[13][7]~q  & ( !\imem~1_combout  ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[5][7]~q ),
	.datac(!\imem~5_combout ),
	.datad(gnd),
	.datae(!\regs[13][7]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h0000FFFF1010BFBF;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N39
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \imem~6_combout  & ( \Mux56~0_combout  ) ) # ( !\imem~6_combout  & ( \Mux56~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~6_combout  & ( !\Mux56~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\imem~8_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h00000208FDF7FFFF;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N40
dffeas \aluin2_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \regs[13][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \imem~5_combout  & ( \regs[13][6]~q  ) ) # ( !\imem~5_combout  & ( (!\imem~2_combout  & (((\regs[13][6]~q )))) # (\imem~2_combout  & ((!\imem~1_combout  & ((\regs[13][6]~q ))) # (\imem~1_combout  & (\regs[5][6]~q )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][6]~q ),
	.datad(!\regs[13][6]~q ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N36
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \imem~6_combout  & ( \Mux57~0_combout  ) ) # ( !\imem~6_combout  & ( \Mux57~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~6_combout  & ( !\Mux57~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\imem~8_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h00000028FFD7FFFF;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N37
dffeas \aluin2_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N44
dffeas \regs[13][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N57
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[13][5]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((\regs[5][5]~q ) # (\imem~5_combout ))) ) ) # ( !\regs[13][5]~q  & ( (\imem~2_combout  & (\imem~1_combout  & (!\imem~5_combout  & \regs[5][5]~q ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\regs[5][5]~q ),
	.datae(gnd),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h00100010EFFFEFFF;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N51
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\Mux58~0_combout  & ((!\imem~4_combout  $ (\imem~8_combout )) # (\stall~3_combout ))) ) ) # ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Mux58~0_combout  ) )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\Mux58~0_combout ),
	.datad(!\stall~3_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h0F0F0F0F090F090F;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N52
dffeas \aluin2_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \regs[15][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N27
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[5][4]~q  & ( \regs[15][4]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][4]~q  & ( \regs[15][4]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( \regs[5][4]~q  
// & ( !\regs[15][4]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\regs[15][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0000040000040404;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N28
dffeas \aluin1_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \regs[5][3]~feeder (
// Equation(s):
// \regs[5][3]~feeder_combout  = ( memaddr_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][3]~feeder .extended_lut = "off";
defparam \regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \regs[5][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N9
cyclonev_lcell_comb \regs[15][3]~feeder (
// Equation(s):
// \regs[15][3]~feeder_combout  = ( memaddr_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][3]~feeder .extended_lut = "off";
defparam \regs[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N10
dffeas \regs[15][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[5][3]~q  & ( \regs[15][3]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][3]~q  & ( \regs[15][3]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( \regs[5][3]~q  
// & ( !\regs[15][3]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][3]~q ),
	.dataf(!\regs[15][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0000004000040044;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N25
dffeas \aluin1_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add1~66  ))

	.dataa(!aluin2_A[3]),
	.datab(gnd),
	.datac(!aluin1_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N10
dffeas \memaddr_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N33
cyclonev_lcell_comb \regs[13][3]~feeder (
// Equation(s):
// \regs[13][3]~feeder_combout  = ( memaddr_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][3]~feeder .extended_lut = "off";
defparam \regs[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N34
dffeas \regs[13][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N39
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \imem~5_combout  & ( \regs[13][3]~q  ) ) # ( !\imem~5_combout  & ( (!\imem~2_combout  & (((\regs[13][3]~q )))) # (\imem~2_combout  & ((!\imem~1_combout  & (\regs[13][3]~q )) # (\imem~1_combout  & ((\regs[5][3]~q ))))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][3]~q ),
	.datad(!\regs[5][3]~q ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h0E1F0E1F0F0F0F0F;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N12
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \imem~6_combout  & ( \Mux60~0_combout  ) ) # ( !\imem~6_combout  & ( \Mux60~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~6_combout  & ( !\Mux60~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N13
dffeas \aluin2_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N14
dffeas \memaddr_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N37
dffeas \regs[5][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N57
cyclonev_lcell_comb \regs[13][4]~feeder (
// Equation(s):
// \regs[13][4]~feeder_combout  = ( memaddr_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][4]~feeder .extended_lut = "off";
defparam \regs[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N58
dffeas \regs[13][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N3
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \imem~5_combout  & ( \regs[13][4]~q  ) ) # ( !\imem~5_combout  & ( (!\imem~2_combout  & (((\regs[13][4]~q )))) # (\imem~2_combout  & ((!\imem~1_combout  & ((\regs[13][4]~q ))) # (\imem~1_combout  & (\regs[5][4]~q )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][4]~q ),
	.datad(!\regs[13][4]~q ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N57
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \stall~3_combout  & ( \imem~4_combout  & ( \Mux59~0_combout  ) ) ) # ( !\stall~3_combout  & ( \imem~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Mux59~0_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & ((!\imem~8_combout  & ((\imem~6_combout ))) # (\imem~8_combout  & (\Mux59~0_combout )))) ) ) ) # ( \stall~3_combout  & ( !\imem~4_combout  & ( \Mux59~0_combout  ) ) ) # ( !\stall~3_combout  & ( !\imem~4_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Mux59~0_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\imem~8_combout  & (\Mux59~0_combout )) # (\imem~8_combout  & ((\imem~6_combout ))))) ) ) )

	.dataa(!\Mux59~0_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\imem~8_combout ),
	.datae(!\stall~3_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h5553555553555555;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N58
dffeas \aluin2_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add1~74  ))

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N16
dffeas \memaddr_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N40
dffeas \regs[5][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \regs[15][5]~feeder (
// Equation(s):
// \regs[15][5]~feeder_combout  = ( memaddr_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][5]~feeder .extended_lut = "off";
defparam \regs[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N17
dffeas \regs[15][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[5][5]~q  & ( \regs[15][5]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][5]~q  & ( \regs[15][5]~q  & ( (\imem~5_combout  & (!PC[5] & (\imem~1_combout  & \imem~2_combout ))) ) ) ) # ( \regs[5][5]~q  
// & ( !\regs[15][5]~q  & ( (!\imem~5_combout  & (!PC[5] & (\imem~1_combout  & \imem~2_combout ))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\regs[15][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h000000080004000C;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N22
dffeas \aluin1_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( aluin1_A[6] ) + ( aluin2_A[6] ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( aluin1_A[6] ) + ( aluin2_A[6] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N20
dffeas \memaddr_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \regs[5][6]~feeder (
// Equation(s):
// \regs[5][6]~feeder_combout  = ( memaddr_M[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][6]~feeder .extended_lut = "off";
defparam \regs[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N28
dffeas \regs[5][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \regs[15][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[5][6]~q  & ( \regs[15][6]~q  & ( (!PC[5] & (\imem~2_combout  & \imem~1_combout )) ) ) ) # ( !\regs[5][6]~q  & ( \regs[15][6]~q  & ( (\imem~5_combout  & (!PC[5] & (\imem~2_combout  & \imem~1_combout ))) ) ) ) # ( \regs[5][6]~q  
// & ( !\regs[15][6]~q  & ( (!\imem~5_combout  & (!PC[5] & (\imem~2_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!PC[5]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\regs[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h000000080004000C;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N19
dffeas \aluin1_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( aluin1_A[7] ) + ( aluin2_A[7] ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( aluin1_A[7] ) + ( aluin2_A[7] ) + ( \Add1~82  ))

	.dataa(!aluin1_A[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N22
dffeas \memaddr_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \regs[5][7]~feeder (
// Equation(s):
// \regs[5][7]~feeder_combout  = ( memaddr_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][7]~feeder .extended_lut = "off";
defparam \regs[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N43
dffeas \regs[5][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \regs[15][7]~feeder (
// Equation(s):
// \regs[15][7]~feeder_combout  = ( memaddr_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][7]~feeder .extended_lut = "off";
defparam \regs[15][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N7
dffeas \regs[15][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[5][7]~q  & ( \regs[15][7]~q  & ( (\imem~1_combout  & (\imem~2_combout  & !PC[5])) ) ) ) # ( !\regs[5][7]~q  & ( \regs[15][7]~q  & ( (\imem~5_combout  & (\imem~1_combout  & (\imem~2_combout  & !PC[5]))) ) ) ) # ( \regs[5][7]~q  
// & ( !\regs[15][7]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (\imem~2_combout  & !PC[5]))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[5]),
	.datae(!\regs[5][7]~q ),
	.dataf(!\regs[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0000020001000300;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N31
dffeas \aluin1_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( aluin2_A[8] ) + ( aluin1_A[8] ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( aluin2_A[8] ) + ( aluin1_A[8] ) + ( \Add1~86  ))

	.dataa(!aluin1_A[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N25
dffeas \memaddr_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \regs[5][8]~feeder (
// Equation(s):
// \regs[5][8]~feeder_combout  = ( memaddr_M[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][8]~feeder .extended_lut = "off";
defparam \regs[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N44
dffeas \regs[5][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \regs[15][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N33
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[5][8]~q  & ( \regs[15][8]~q  & ( (\imem~1_combout  & (!PC[5] & \imem~2_combout )) ) ) ) # ( !\regs[5][8]~q  & ( \regs[15][8]~q  & ( (\imem~5_combout  & (\imem~1_combout  & (!PC[5] & \imem~2_combout ))) ) ) ) # ( \regs[5][8]~q  
// & ( !\regs[15][8]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (!PC[5] & \imem~2_combout ))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!PC[5]),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\regs[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0000002000100030;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N34
dffeas \aluin1_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N28
dffeas \memaddr_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N34
dffeas \regs[5][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N16
dffeas \regs[13][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N30
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[13][9]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((\imem~5_combout ) # (\regs[5][9]~q ))) ) ) # ( !\regs[13][9]~q  & ( (\imem~2_combout  & (\imem~1_combout  & (\regs[5][9]~q  & !\imem~5_combout ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][9]~q ),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\regs[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h01000100EFFFEFFF;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N48
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \stall~3_combout  & ( \Mux54~0_combout  ) ) # ( !\stall~3_combout  & ( (\Mux54~0_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(!\Mux54~0_combout ),
	.datae(!\stall~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h00ED00FF00ED00FF;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N49
dffeas \aluin2_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!aluin2_A[10]),
	.datac(!aluin1_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N31
dffeas \memaddr_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N49
dffeas \regs[13][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N33
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[5][10]~q  & ( ((\imem~2_combout  & (\imem~1_combout  & !\imem~5_combout ))) # (\regs[13][10]~q ) ) ) # ( !\regs[5][10]~q  & ( (\regs[13][10]~q  & ((!\imem~2_combout ) # ((!\imem~1_combout ) # (\imem~5_combout )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][10]~q ),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\regs[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h0E0F0E0F1F0F1F0F;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N18
cyclonev_lcell_comb \aluin2_A~32 (
// Equation(s):
// \aluin2_A~32_combout  = ( \stall~3_combout  & ( \Mux53~0_combout  ) ) # ( !\stall~3_combout  & ( \Mux53~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout )) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(gnd),
	.datae(!\stall~3_combout ),
	.dataf(!\Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~32 .extended_lut = "off";
defparam \aluin2_A~32 .lut_mask = 64'h00000000EDEDFFFF;
defparam \aluin2_A~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N19
dffeas \aluin2_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[11]),
	.datad(!aluin2_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N34
dffeas \memaddr_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \regs[5][11]~feeder (
// Equation(s):
// \regs[5][11]~feeder_combout  = ( memaddr_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][11]~feeder .extended_lut = "off";
defparam \regs[5][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N22
dffeas \regs[5][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N35
dffeas \regs[15][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[5][11]~q  & ( \regs[15][11]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][11]~q  & ( \regs[15][11]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][11]~q  & ( !\regs[15][11]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][11]~q ),
	.dataf(!\regs[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h0000004000040044;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \aluin1_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!aluin2_A[12]),
	.datac(!aluin1_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N37
dffeas \memaddr_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \regs[5][12]~feeder (
// Equation(s):
// \regs[5][12]~feeder_combout  = ( memaddr_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][12]~feeder .extended_lut = "off";
defparam \regs[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N7
dffeas \regs[5][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = ( memaddr_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \regs[13][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N45
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[13][12]~q  & ( \imem~1_combout  & ( ((!\imem~2_combout ) # (\regs[5][12]~q )) # (\imem~5_combout ) ) ) ) # ( !\regs[13][12]~q  & ( \imem~1_combout  & ( (!\imem~5_combout  & (\regs[5][12]~q  & \imem~2_combout )) ) ) ) # ( 
// \regs[13][12]~q  & ( !\imem~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][12]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h0000FFFF000CFF3F;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \aluin2_A~34 (
// Equation(s):
// \aluin2_A~34_combout  = ( \Mux51~0_combout  & ( (!\imem~4_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((\stall~3_combout ) # (\imem~8_combout ))) ) ) # ( !\Mux51~0_combout  & ( (!\imem~4_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\imem~8_combout  & !\stall~3_combout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(!\stall~3_combout ),
	.datae(gnd),
	.dataf(!\Mux51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~34 .extended_lut = "off";
defparam \aluin2_A~34 .lut_mask = 64'h02000200EFFFEFFF;
defparam \aluin2_A~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N4
dffeas \aluin2_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( aluin2_A[13] ) + ( aluin1_A[13] ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( aluin2_A[13] ) + ( aluin1_A[13] ) + ( \Add1~106  ))

	.dataa(!aluin2_A[13]),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N40
dffeas \memaddr_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N3
cyclonev_lcell_comb \regs[13][13]~feeder (
// Equation(s):
// \regs[13][13]~feeder_combout  = ( memaddr_M[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][13]~feeder .extended_lut = "off";
defparam \regs[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N4
dffeas \regs[13][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \imem~2_combout  & ( (!\imem~5_combout  & ((!\imem~1_combout  & (\regs[13][13]~q )) # (\imem~1_combout  & ((\regs[5][13]~q ))))) # (\imem~5_combout  & (((\regs[13][13]~q )))) ) ) # ( !\imem~2_combout  & ( \regs[13][13]~q  ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][13]~q ),
	.datad(!\regs[5][13]~q ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \aluin2_A~35 (
// Equation(s):
// \aluin2_A~35_combout  = ( \imem~4_combout  & ( (\Mux50~0_combout  & (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\imem~8_combout )) # (\stall~3_combout ))) ) ) # ( !\imem~4_combout  & ( ((!\stall~3_combout  & (\imem~8_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]))) # (\Mux50~0_combout ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\Mux50~0_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~35 .extended_lut = "off";
defparam \aluin2_A~35 .lut_mask = 64'h0F2F0F2F0F070F07;
defparam \aluin2_A~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N10
dffeas \aluin2_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( aluin2_A[14] ) + ( aluin1_A[14] ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( aluin2_A[14] ) + ( aluin1_A[14] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(!aluin1_A[14]),
	.datac(!aluin2_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N43
dffeas \memaddr_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N46
dffeas \regs[5][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N28
dffeas \regs[15][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N6
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[15][14]~q  & ( !PC[5] & ( (\imem~2_combout  & (\imem~1_combout  & ((\imem~5_combout ) # (\regs[5][14]~q )))) ) ) ) # ( !\regs[15][14]~q  & ( !PC[5] & ( (\imem~2_combout  & (\imem~1_combout  & (\regs[5][14]~q  & !\imem~5_combout 
// ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][14]~q ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[15][14]~q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h0100011100000000;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N7
dffeas \aluin1_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add1~114  ))
// \Add1~118  = CARRY(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add1~114  ))

	.dataa(!aluin1_A[15]),
	.datab(gnd),
	.datac(!aluin2_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N46
dffeas \memaddr_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \regs[5][15]~feeder (
// Equation(s):
// \regs[5][15]~feeder_combout  = ( memaddr_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][15]~feeder .extended_lut = "off";
defparam \regs[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N22
dffeas \regs[5][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N25
dffeas \regs[15][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N45
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[5][15]~q  & ( \regs[15][15]~q  & ( (\imem~1_combout  & (!PC[5] & \imem~2_combout )) ) ) ) # ( !\regs[5][15]~q  & ( \regs[15][15]~q  & ( (\imem~5_combout  & (\imem~1_combout  & (!PC[5] & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][15]~q  & ( !\regs[15][15]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (!PC[5] & \imem~2_combout ))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!PC[5]),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0000002000100030;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N46
dffeas \aluin1_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( aluin2_A[16] ) + ( aluin1_A[16] ) + ( \Add1~118  ))
// \Add1~62  = CARRY(( aluin2_A[16] ) + ( aluin1_A[16] ) + ( \Add1~118  ))

	.dataa(!aluin2_A[16]),
	.datab(gnd),
	.datac(!aluin1_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N49
dffeas \memaddr_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \regs[13][16]~feeder (
// Equation(s):
// \regs[13][16]~feeder_combout  = ( memaddr_M[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][16]~feeder .extended_lut = "off";
defparam \regs[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N13
dffeas \regs[13][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N0
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[5][16]~q  & ( ((\imem~2_combout  & (\imem~1_combout  & !\imem~5_combout ))) # (\regs[13][16]~q ) ) ) # ( !\regs[5][16]~q  & ( (\regs[13][16]~q  & ((!\imem~2_combout ) # ((!\imem~1_combout ) # (\imem~5_combout )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[13][16]~q ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][16]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h0E0F1F0F0E0F1F0F;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ( \stall~3_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Mux47~0_combout  ) ) ) # ( !\stall~3_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\Mux47~0_combout  & (\imem~9_combout  & 
// (!\imem~8_combout  $ (!\imem~4_combout )))) # (\Mux47~0_combout  & ((!\imem~8_combout  $ (\imem~4_combout )) # (\imem~9_combout ))) ) ) ) # ( \stall~3_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Mux47~0_combout  ) ) ) # ( 
// !\stall~3_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Mux47~0_combout  ) ) )

	.dataa(!\Mux47~0_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\imem~9_combout ),
	.datae(!\stall~3_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h55555555417D5555;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N43
dffeas \aluin2_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16] .is_wysiwyg = "true";
defparam \aluin2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( aluin1_A[17] ) + ( aluin2_A[17] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( aluin1_A[17] ) + ( aluin2_A[17] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[17]),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N40
dffeas \memaddr_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \regs[5][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N55
dffeas \regs[13][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[13][19]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((\regs[5][19]~q ) # (\imem~5_combout ))) ) ) # ( !\regs[13][19]~q  & ( (\imem~2_combout  & (\imem~1_combout  & (!\imem~5_combout  & \regs[5][19]~q ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\regs[5][19]~q ),
	.datae(gnd),
	.dataf(!\regs[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h00100010EFFFEFFF;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N18
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \imem~9_combout  & ( \Mux44~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux44~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux44~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~4_combout ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N20
dffeas \aluin2_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19] .is_wysiwyg = "true";
defparam \aluin2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \regs[15][19]~feeder (
// Equation(s):
// \regs[15][19]~feeder_combout  = ( memaddr_M[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][19]~feeder .extended_lut = "off";
defparam \regs[15][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N19
dffeas \regs[15][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[5][19]~q  & ( \regs[15][19]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][19]~q  & ( \regs[15][19]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][19]~q  & ( !\regs[15][19]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][19]~q ),
	.dataf(!\regs[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h0000004000040044;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \aluin1_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N21
cyclonev_lcell_comb \regs[15][18]~feeder (
// Equation(s):
// \regs[15][18]~feeder_combout  = ( memaddr_M[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][18]~feeder .extended_lut = "off";
defparam \regs[15][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N23
dffeas \regs[15][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[5][18]~q  & ( \regs[15][18]~q  & ( (!PC[5] & (\imem~1_combout  & \imem~2_combout )) ) ) ) # ( !\regs[5][18]~q  & ( \regs[15][18]~q  & ( (!PC[5] & (\imem~1_combout  & (\imem~5_combout  & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][18]~q  & ( !\regs[15][18]~q  & ( (!PC[5] & (\imem~1_combout  & (!\imem~5_combout  & \imem~2_combout ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\regs[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0000002000020022;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N32
dffeas \aluin1_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( aluin2_A[18] ) + ( aluin1_A[18] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( aluin2_A[18] ) + ( aluin1_A[18] ) + ( \Add1~58  ))

	.dataa(!aluin2_A[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \memaddr_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N23
dffeas \regs[5][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N17
dffeas \regs[13][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N27
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[13][18]~q  & ( ((!\imem~1_combout ) # ((!\imem~2_combout ) # (\regs[5][18]~q ))) # (\imem~5_combout ) ) ) # ( !\regs[13][18]~q  & ( (!\imem~5_combout  & (\imem~1_combout  & (\imem~2_combout  & \regs[5][18]~q ))) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[5][18]~q ),
	.datae(gnd),
	.dataf(!\regs[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h00020002FDFFFDFF;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N3
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \imem~9_combout  & ( \Mux45~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux45~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux45~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~8_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\imem~4_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h00000208FDF7FFFF;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N4
dffeas \aluin2_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18] .is_wysiwyg = "true";
defparam \aluin2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( aluin1_A[19] ) + ( aluin2_A[19] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( aluin1_A[19] ) + ( aluin2_A[19] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[19]),
	.datad(!aluin1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N58
dffeas \memaddr_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N55
dffeas \memaddr_M[18]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \regs[5][21]~feeder (
// Equation(s):
// \regs[5][21]~feeder_combout  = ( memaddr_M[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][21]~feeder .extended_lut = "off";
defparam \regs[5][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N38
dffeas \regs[5][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \regs[15][21]~feeder (
// Equation(s):
// \regs[15][21]~feeder_combout  = ( memaddr_M[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][21]~feeder .extended_lut = "off";
defparam \regs[15][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \regs[15][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N42
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[5][21]~q  & ( \regs[15][21]~q  & ( (\imem~1_combout  & (\imem~2_combout  & !PC[5])) ) ) ) # ( !\regs[5][21]~q  & ( \regs[15][21]~q  & ( (\imem~1_combout  & (\imem~5_combout  & (\imem~2_combout  & !PC[5]))) ) ) ) # ( 
// \regs[5][21]~q  & ( !\regs[15][21]~q  & ( (\imem~1_combout  & (!\imem~5_combout  & (\imem~2_combout  & !PC[5]))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[5]),
	.datae(!\regs[5][21]~q ),
	.dataf(!\regs[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h0000040001000500;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N43
dffeas \aluin1_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N1
dffeas \regs[13][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[13][21]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout ) # ((\imem~5_combout ) # (\regs[5][21]~q ))) ) ) # ( !\regs[13][21]~q  & ( (\imem~2_combout  & (\imem~1_combout  & (\regs[5][21]~q  & !\imem~5_combout ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][21]~q ),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\regs[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h01000100EFFFEFFF;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N18
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \imem~9_combout  & ( \Mux42~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux42~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux42~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\stall~3_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h00000060FF9FFFFF;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N20
dffeas \aluin2_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21] .is_wysiwyg = "true";
defparam \aluin2_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N6
cyclonev_lcell_comb \regs[5][20]~feeder (
// Equation(s):
// \regs[5][20]~feeder_combout  = ( memaddr_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][20]~feeder .extended_lut = "off";
defparam \regs[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N7
dffeas \regs[5][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N0
cyclonev_lcell_comb \regs[13][20]~feeder (
// Equation(s):
// \regs[13][20]~feeder_combout  = ( memaddr_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][20]~feeder .extended_lut = "off";
defparam \regs[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N1
dffeas \regs[13][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N3
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[13][20]~q  & ( (!\imem~2_combout ) # (((!\imem~1_combout ) # (\regs[5][20]~q )) # (\imem~5_combout )) ) ) # ( !\regs[13][20]~q  & ( (\imem~2_combout  & (!\imem~5_combout  & (\imem~1_combout  & \regs[5][20]~q ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[5][20]~q ),
	.datae(gnd),
	.dataf(!\regs[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h00040004FBFFFBFF;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N21
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \imem~9_combout  & ( \Mux43~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux43~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~8_combout  $ (\imem~4_combout )) # (\stall~3_combout )) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux43~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~3_combout  & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~3_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h00000600F9FFFFFF;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N23
dffeas \aluin2_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20] .is_wysiwyg = "true";
defparam \aluin2_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add1~50  ))

	.dataa(!aluin1_A[20]),
	.datab(gnd),
	.datac(!aluin2_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N1
dffeas \memaddr_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \regs[15][20]~feeder (
// Equation(s):
// \regs[15][20]~feeder_combout  = ( memaddr_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][20]~feeder .extended_lut = "off";
defparam \regs[15][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \regs[15][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N39
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \imem~2_combout  & ( \imem~5_combout  & ( (!PC[5] & (\imem~1_combout  & \regs[15][20]~q )) ) ) ) # ( \imem~2_combout  & ( !\imem~5_combout  & ( (!PC[5] & (\imem~1_combout  & \regs[5][20]~q )) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~1_combout ),
	.datac(!\regs[15][20]~q ),
	.datad(!\regs[5][20]~q ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0000002200000202;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N40
dffeas \aluin1_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( aluin1_A[21] ) + ( aluin2_A[21] ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( aluin1_A[21] ) + ( aluin2_A[21] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[21]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N4
dffeas \memaddr_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N36
cyclonev_lcell_comb \always6~2 (
// Equation(s):
// \always6~2_combout  = ( memaddr_M[20] & ( memaddr_M[16] & ( (memaddr_M[17] & (memaddr_M[19] & (\memaddr_M[18]~DUPLICATE_q  & memaddr_M[21]))) ) ) )

	.dataa(!memaddr_M[17]),
	.datab(!memaddr_M[19]),
	.datac(!\memaddr_M[18]~DUPLICATE_q ),
	.datad(!memaddr_M[21]),
	.datae(!memaddr_M[20]),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~2 .extended_lut = "off";
defparam \always6~2 .lut_mask = 64'h0000000000000001;
defparam \always6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N57
cyclonev_lcell_comb \always6~5 (
// Equation(s):
// \always6~5_combout  = ( memaddr_M[14] & ( (!memaddr_M[1] & (!memaddr_M[0] & memaddr_M[15])) ) )

	.dataa(!memaddr_M[1]),
	.datab(!memaddr_M[0]),
	.datac(!memaddr_M[15]),
	.datad(gnd),
	.datae(!memaddr_M[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~5 .extended_lut = "off";
defparam \always6~5 .lut_mask = 64'h0000080800000808;
defparam \always6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \always6~3 (
// Equation(s):
// \always6~3_combout  = ( !memaddr_M[7] & ( !memaddr_M[2] & ( (!memaddr_M[4] & (!memaddr_M[3] & (!memaddr_M[5] & !memaddr_M[6]))) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!memaddr_M[3]),
	.datac(!memaddr_M[5]),
	.datad(!memaddr_M[6]),
	.datae(!memaddr_M[7]),
	.dataf(!memaddr_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~3 .extended_lut = "off";
defparam \always6~3 .lut_mask = 64'h8000000000000000;
defparam \always6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N42
cyclonev_lcell_comb \regs[5][31]~feeder (
// Equation(s):
// \regs[5][31]~feeder_combout  = ( memaddr_M[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][31]~feeder .extended_lut = "off";
defparam \regs[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N43
dffeas \regs[5][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N24
cyclonev_lcell_comb \regs[15][31]~feeder (
// Equation(s):
// \regs[15][31]~feeder_combout  = ( memaddr_M[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][31]~feeder .extended_lut = "off";
defparam \regs[15][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N25
dffeas \regs[15][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N21
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[5][31]~q  & ( \regs[15][31]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][31]~q  & ( \regs[15][31]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][31]~q  & ( !\regs[15][31]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\regs[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h0000040000040404;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N22
dffeas \aluin1_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N29
dffeas \regs[13][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N27
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \imem~1_combout  & ( (!\imem~2_combout  & (((\regs[13][31]~q )))) # (\imem~2_combout  & ((!\imem~5_combout  & (\regs[5][31]~q )) # (\imem~5_combout  & ((\regs[13][31]~q ))))) ) ) # ( !\imem~1_combout  & ( \regs[13][31]~q  ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][31]~q ),
	.datad(!\regs[13][31]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N3
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \imem~9_combout  & ( \aluin2_A~0_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~4_combout ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N4
dffeas \aluin2_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31] .is_wysiwyg = "true";
defparam \aluin2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N27
cyclonev_lcell_comb \regs[15][30]~feeder (
// Equation(s):
// \regs[15][30]~feeder_combout  = ( memaddr_M[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][30]~feeder .extended_lut = "off";
defparam \regs[15][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N29
dffeas \regs[15][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N36
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[5][30]~q  & ( \regs[15][30]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][30]~q  & ( \regs[15][30]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][30]~q  & ( !\regs[15][30]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\regs[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0000004000040044;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N37
dffeas \aluin1_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N59
dffeas \regs[13][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N57
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \imem~1_combout  & ( (!\imem~2_combout  & (((\regs[13][29]~q )))) # (\imem~2_combout  & ((!\imem~5_combout  & (\regs[5][29]~q )) # (\imem~5_combout  & ((\regs[13][29]~q ))))) ) ) # ( !\imem~1_combout  & ( \regs[13][29]~q  ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][29]~q ),
	.datad(!\regs[13][29]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N57
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \imem~9_combout  & ( \aluin2_A~4_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~8_combout  $ (\imem~4_combout )) # (\stall~3_combout )) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~3_combout  & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~3_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h00000600F9FFFFFF;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N59
dffeas \aluin2_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29] .is_wysiwyg = "true";
defparam \aluin2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N51
cyclonev_lcell_comb \regs[15][28]~feeder (
// Equation(s):
// \regs[15][28]~feeder_combout  = ( memaddr_M[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][28]~feeder .extended_lut = "off";
defparam \regs[15][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N52
dffeas \regs[15][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N6
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[5][28]~q  & ( \regs[15][28]~q  & ( (\imem~1_combout  & (!PC[5] & \imem~2_combout )) ) ) ) # ( !\regs[5][28]~q  & ( \regs[15][28]~q  & ( (\imem~1_combout  & (!PC[5] & (\imem~2_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][28]~q  & ( !\regs[15][28]~q  & ( (\imem~1_combout  & (!PC[5] & (\imem~2_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[5]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\regs[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h0000040000040404;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N7
dffeas \aluin1_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N45
cyclonev_lcell_comb \regs[5][27]~feeder (
// Equation(s):
// \regs[5][27]~feeder_combout  = ( memaddr_M[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][27]~feeder .extended_lut = "off";
defparam \regs[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N46
dffeas \regs[5][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N0
cyclonev_lcell_comb \regs[15][27]~feeder (
// Equation(s):
// \regs[15][27]~feeder_combout  = ( memaddr_M[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][27]~feeder .extended_lut = "off";
defparam \regs[15][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N1
dffeas \regs[15][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N9
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[5][27]~q  & ( \regs[15][27]~q  & ( (\imem~1_combout  & (!PC[5] & \imem~2_combout )) ) ) ) # ( !\regs[5][27]~q  & ( \regs[15][27]~q  & ( (\imem~1_combout  & (!PC[5] & (\imem~5_combout  & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][27]~q  & ( !\regs[15][27]~q  & ( (\imem~1_combout  & (!PC[5] & (!\imem~5_combout  & \imem~2_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][27]~q ),
	.dataf(!\regs[15][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0000004000040044;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N10
dffeas \aluin1_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N20
dffeas \memaddr_M[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N32
dffeas \regs[13][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N30
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \regs[5][26]~q  & ( ((!\imem~5_combout  & (\imem~1_combout  & \imem~2_combout ))) # (\regs[13][26]~q ) ) ) # ( !\regs[5][26]~q  & ( (\regs[13][26]~q  & (((!\imem~1_combout ) # (!\imem~2_combout )) # (\imem~5_combout ))) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[13][26]~q ),
	.datae(gnd),
	.dataf(!\regs[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N42
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \imem~9_combout  & ( \aluin2_A~10_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~10_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~10_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\stall~3_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h00000060FF9FFFFF;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N43
dffeas \aluin2_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26] .is_wysiwyg = "true";
defparam \aluin2_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N13
dffeas \regs[15][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N3
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[5][25]~q  & ( \regs[15][25]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][25]~q  & ( \regs[15][25]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][25]~q  & ( !\regs[15][25]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][25]~q ),
	.dataf(!\regs[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0000004000040044;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N4
dffeas \aluin1_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N26
dffeas \regs[13][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N24
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \regs[5][24]~q  & ( ((\imem~2_combout  & (!\imem~5_combout  & \imem~1_combout ))) # (\regs[13][24]~q ) ) ) # ( !\regs[5][24]~q  & ( (\regs[13][24]~q  & ((!\imem~2_combout ) # ((!\imem~1_combout ) # (\imem~5_combout )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[13][24]~q ),
	.datae(gnd),
	.dataf(!\regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h00FB00FB04FF04FF;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N0
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \imem~9_combout  & ( \aluin2_A~14_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~14_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~14_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~8_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h00000220FDDFFFFF;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N1
dffeas \aluin2_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24] .is_wysiwyg = "true";
defparam \aluin2_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \regs[5][23]~feeder (
// Equation(s):
// \regs[5][23]~feeder_combout  = ( \memaddr_M[23]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memaddr_M[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][23]~feeder .extended_lut = "off";
defparam \regs[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N49
dffeas \regs[5][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N11
dffeas \memaddr_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \regs[13][23]~feeder (
// Equation(s):
// \regs[13][23]~feeder_combout  = ( memaddr_M[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][23]~feeder .extended_lut = "off";
defparam \regs[13][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N43
dffeas \regs[13][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N0
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[13][23]~q  & ( (!\imem~2_combout ) # (((!\imem~1_combout ) # (\regs[5][23]~q )) # (\imem~5_combout )) ) ) # ( !\regs[13][23]~q  & ( (\imem~2_combout  & (!\imem~5_combout  & (\regs[5][23]~q  & \imem~1_combout ))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][23]~q ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\regs[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h00040004FFBFFFBF;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N12
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \imem~9_combout  & ( \Mux40~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux40~0_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux40~0_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\stall~3_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h00000060FF9FFFFF;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N14
dffeas \aluin2_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[23] .is_wysiwyg = "true";
defparam \aluin2_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \regs[13][22]~feeder (
// Equation(s):
// \regs[13][22]~feeder_combout  = ( memaddr_M[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][22]~feeder .extended_lut = "off";
defparam \regs[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N49
dffeas \regs[13][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N51
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[5][22]~q  & ( \imem~2_combout  & ( ((!\imem~5_combout  & \imem~1_combout )) # (\regs[13][22]~q ) ) ) ) # ( !\regs[5][22]~q  & ( \imem~2_combout  & ( (\regs[13][22]~q  & ((!\imem~1_combout ) # (\imem~5_combout ))) ) ) ) # ( 
// \regs[5][22]~q  & ( !\imem~2_combout  & ( \regs[13][22]~q  ) ) ) # ( !\regs[5][22]~q  & ( !\imem~2_combout  & ( \regs[13][22]~q  ) ) )

	.dataa(!\regs[13][22]~q ),
	.datab(gnd),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h55555555550555F5;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N15
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \imem~9_combout  & ( \Mux41~0_combout  ) ) # ( !\imem~9_combout  & ( \Mux41~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~8_combout  $ (\imem~4_combout )) # (\stall~3_combout )) ) ) ) # ( 
// \imem~9_combout  & ( !\Mux41~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~3_combout  & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~3_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h00000600F9FFFFFF;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N16
dffeas \aluin2_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22] .is_wysiwyg = "true";
defparam \aluin2_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( aluin1_A[22] ) + ( aluin2_A[22] ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( aluin1_A[22] ) + ( aluin2_A[22] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[22]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N7
dffeas \memaddr_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \regs[5][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N37
dffeas \regs[15][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N45
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[5][22]~q  & ( \regs[15][22]~q  & ( (\imem~1_combout  & (!PC[5] & \imem~2_combout )) ) ) ) # ( !\regs[5][22]~q  & ( \regs[15][22]~q  & ( (\imem~1_combout  & (\imem~5_combout  & (!PC[5] & \imem~2_combout ))) ) ) ) # ( 
// \regs[5][22]~q  & ( !\regs[15][22]~q  & ( (\imem~1_combout  & (!\imem~5_combout  & (!PC[5] & \imem~2_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~5_combout ),
	.datac(!PC[5]),
	.datad(!\imem~2_combout ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h0000004000100050;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N46
dffeas \aluin1_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!aluin1_A[23]),
	.datac(!aluin2_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N10
dffeas \memaddr_M[23]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \regs[15][23]~feeder (
// Equation(s):
// \regs[15][23]~feeder_combout  = ( \memaddr_M[23]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memaddr_M[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][23]~feeder .extended_lut = "off";
defparam \regs[15][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N55
dffeas \regs[15][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N45
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \imem~2_combout  & ( \imem~5_combout  & ( (!PC[5] & (\regs[15][23]~q  & \imem~1_combout )) ) ) ) # ( \imem~2_combout  & ( !\imem~5_combout  & ( (!PC[5] & (\imem~1_combout  & \regs[5][23]~q )) ) ) )

	.dataa(!PC[5]),
	.datab(!\regs[15][23]~q ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[5][23]~q ),
	.datae(!\imem~2_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h0000000A00000202;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N46
dffeas \aluin1_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N13
dffeas \memaddr_M[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N57
cyclonev_lcell_comb \regs[5][24]~feeder (
// Equation(s):
// \regs[5][24]~feeder_combout  = ( memaddr_M[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][24]~feeder .extended_lut = "off";
defparam \regs[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N58
dffeas \regs[5][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N15
cyclonev_lcell_comb \regs[15][24]~feeder (
// Equation(s):
// \regs[15][24]~feeder_combout  = ( memaddr_M[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][24]~feeder .extended_lut = "off";
defparam \regs[15][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N16
dffeas \regs[15][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N18
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[5][24]~q  & ( \regs[15][24]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][24]~q  & ( \regs[15][24]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~5_combout  & \imem~1_combout ))) ) ) ) # ( 
// \regs[5][24]~q  & ( !\regs[15][24]~q  & ( (\imem~2_combout  & (!PC[5] & (!\imem~5_combout  & \imem~1_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\regs[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0000004000040044;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N19
dffeas \aluin1_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N16
dffeas \memaddr_M[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N34
dffeas \regs[5][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N35
dffeas \regs[13][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N33
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \imem~2_combout  & ( (!\imem~5_combout  & ((!\imem~1_combout  & ((\regs[13][25]~q ))) # (\imem~1_combout  & (\regs[5][25]~q )))) # (\imem~5_combout  & (((\regs[13][25]~q )))) ) ) # ( !\imem~2_combout  & ( \regs[13][25]~q  ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[5][25]~q ),
	.datad(!\regs[13][25]~q ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N45
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( \imem~9_combout  & ( \aluin2_A~12_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~12_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\imem~8_combout  $ (\imem~4_combout )) # (\stall~3_combout )) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~12_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall~3_combout  & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~3_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h00000600F9FFFFFF;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N46
dffeas \aluin2_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25] .is_wysiwyg = "true";
defparam \aluin2_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( aluin2_A[26] ) + ( aluin1_A[26] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( aluin2_A[26] ) + ( aluin1_A[26] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(!aluin2_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N19
dffeas \memaddr_M[26]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N31
dffeas \regs[5][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N4
dffeas \regs[15][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N0
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[5][26]~q  & ( \regs[15][26]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][26]~q  & ( \regs[15][26]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][26]~q  & ( !\regs[15][26]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\regs[15][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0000040000040404;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N1
dffeas \aluin1_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add1~22  ))

	.dataa(!aluin2_A[27]),
	.datab(gnd),
	.datac(!aluin1_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N22
dffeas \memaddr_M[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N17
dffeas \regs[13][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N15
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \regs[5][27]~q  & ( ((\imem~2_combout  & (!\imem~5_combout  & \imem~1_combout ))) # (\regs[13][27]~q ) ) ) # ( !\regs[5][27]~q  & ( (\regs[13][27]~q  & ((!\imem~2_combout ) # ((!\imem~1_combout ) # (\imem~5_combout )))) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[13][27]~q ),
	.datae(gnd),
	.dataf(!\regs[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h00FB00FB04FF04FF;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N51
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \imem~9_combout  & ( \aluin2_A~8_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~8_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~8_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\imem~8_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h00000208FDF7FFFF;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N53
dffeas \aluin2_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27] .is_wysiwyg = "true";
defparam \aluin2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!aluin2_A[28]),
	.datac(!aluin1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N25
dffeas \memaddr_M[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N54
cyclonev_lcell_comb \regs[5][28]~feeder (
// Equation(s):
// \regs[5][28]~feeder_combout  = ( memaddr_M[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][28]~feeder .extended_lut = "off";
defparam \regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N55
dffeas \regs[5][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N14
dffeas \regs[13][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N12
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \imem~1_combout  & ( (!\imem~2_combout  & (((\regs[13][28]~q )))) # (\imem~2_combout  & ((!\imem~5_combout  & (\regs[5][28]~q )) # (\imem~5_combout  & ((\regs[13][28]~q ))))) ) ) # ( !\imem~1_combout  & ( \regs[13][28]~q  ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][28]~q ),
	.datad(!\regs[13][28]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N48
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \imem~9_combout  & ( \aluin2_A~6_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~6_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~4_combout  $ (\imem~8_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~6_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~4_combout  $ (!\imem~8_combout )))) ) ) )

	.dataa(!\stall~3_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\imem~8_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h00000028FFD7FFFF;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N50
dffeas \aluin2_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28] .is_wysiwyg = "true";
defparam \aluin2_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( aluin2_A[29] ) + ( aluin1_A[29] ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( aluin2_A[29] ) + ( aluin1_A[29] ) + ( \Add1~14  ))

	.dataa(!aluin1_A[29]),
	.datab(gnd),
	.datac(!aluin2_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N28
dffeas \memaddr_M[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N10
dffeas \regs[5][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N49
dffeas \regs[15][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N39
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[5][29]~q  & ( \regs[15][29]~q  & ( (\imem~2_combout  & (!PC[5] & \imem~1_combout )) ) ) ) # ( !\regs[5][29]~q  & ( \regs[15][29]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & \imem~5_combout ))) ) ) ) # ( 
// \regs[5][29]~q  & ( !\regs[15][29]~q  & ( (\imem~2_combout  & (!PC[5] & (\imem~1_combout  & !\imem~5_combout ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!PC[5]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\regs[15][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0000040000040404;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N40
dffeas \aluin1_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( aluin2_A[30] ) + ( aluin1_A[30] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( aluin2_A[30] ) + ( aluin1_A[30] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!aluin2_A[30]),
	.datac(!aluin1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N31
dffeas \memaddr_M[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N6
cyclonev_lcell_comb \regs[5][30]~feeder (
// Equation(s):
// \regs[5][30]~feeder_combout  = ( memaddr_M[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][30]~feeder .extended_lut = "off";
defparam \regs[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N7
dffeas \regs[5][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N56
dffeas \regs[13][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y1_N54
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \imem~1_combout  & ( (!\imem~2_combout  & (((\regs[13][30]~q )))) # (\imem~2_combout  & ((!\imem~5_combout  & (\regs[5][30]~q )) # (\imem~5_combout  & ((\regs[13][30]~q ))))) ) ) # ( !\imem~1_combout  & ( \regs[13][30]~q  ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~5_combout ),
	.datac(!\regs[5][30]~q ),
	.datad(!\regs[13][30]~q ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N54
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \imem~9_combout  & ( \aluin2_A~2_combout  ) ) # ( !\imem~9_combout  & ( \aluin2_A~2_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\imem~8_combout  $ (\imem~4_combout ))) # (\stall~3_combout ) ) ) ) # ( 
// \imem~9_combout  & ( !\aluin2_A~2_combout  & ( (!\stall~3_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\imem~8_combout  $ (!\imem~4_combout )))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\stall~3_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~9_combout ),
	.dataf(!\aluin2_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h00000060FF9FFFFF;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N55
dffeas \aluin2_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30] .is_wysiwyg = "true";
defparam \aluin2_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( aluin2_A[31] ) + ( aluin1_A[31] ) + ( \Add1~6  ))

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N34
dffeas \memaddr_M[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N24
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (\imem~1_combout  & (\imem~2_combout  & (!\imem~0_combout  & \imem~3_combout )))

	.dataa(!\imem~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0010001000100010;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N26
dffeas wrmem_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Decoder1~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\stall~3_combout ),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N38
dffeas wrmem_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \wrmem_M~q  & ( memaddr_M[30] & ( (memaddr_M[31] & (memaddr_M[29] & (\isnop_M~q  & memaddr_M[28]))) ) ) )

	.dataa(!memaddr_M[31]),
	.datab(!memaddr_M[29]),
	.datac(!\isnop_M~q ),
	.datad(!memaddr_M[28]),
	.datae(!\wrmem_M~q ),
	.dataf(!memaddr_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h0000000000000001;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \always6~4 (
// Equation(s):
// \always6~4_combout  = ( !memaddr_M[9] & ( !memaddr_M[10] & ( (memaddr_M[12] & (memaddr_M[13] & (!memaddr_M[8] & !memaddr_M[11]))) ) ) )

	.dataa(!memaddr_M[12]),
	.datab(!memaddr_M[13]),
	.datac(!memaddr_M[8]),
	.datad(!memaddr_M[11]),
	.datae(!memaddr_M[9]),
	.dataf(!memaddr_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~4 .extended_lut = "off";
defparam \always6~4 .lut_mask = 64'h1000000000000000;
defparam \always6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N39
cyclonev_lcell_comb \always6~1 (
// Equation(s):
// \always6~1_combout  = ( memaddr_M[25] & ( memaddr_M[22] & ( (\memaddr_M[26]~DUPLICATE_q  & (\memaddr_M[23]~DUPLICATE_q  & (memaddr_M[24] & memaddr_M[27]))) ) ) )

	.dataa(!\memaddr_M[26]~DUPLICATE_q ),
	.datab(!\memaddr_M[23]~DUPLICATE_q ),
	.datac(!memaddr_M[24]),
	.datad(!memaddr_M[27]),
	.datae(!memaddr_M[25]),
	.dataf(!memaddr_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~1 .extended_lut = "off";
defparam \always6~1 .lut_mask = 64'h0000000000000001;
defparam \always6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \always6~6 (
// Equation(s):
// \always6~6_combout  = ( \always6~4_combout  & ( \always6~1_combout  & ( (\always6~2_combout  & (\always6~5_combout  & (\always6~3_combout  & \always6~0_combout ))) ) ) )

	.dataa(!\always6~2_combout ),
	.datab(!\always6~5_combout ),
	.datac(!\always6~3_combout ),
	.datad(!\always6~0_combout ),
	.datae(!\always6~4_combout ),
	.dataf(!\always6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~6 .extended_lut = "off";
defparam \always6~6 .lut_mask = 64'h0000000000000001;
defparam \always6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y2_N5
dffeas \HEXout[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[2]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[2] .is_wysiwyg = "true";
defparam \HEXout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N40
dffeas \RTval_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[3] .is_wysiwyg = "true";
defparam \RTval_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N34
dffeas \wmemval_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N42
cyclonev_lcell_comb \HEXout[3]~2 (
// Equation(s):
// \HEXout[3]~2_combout  = ( !wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[3]~2 .extended_lut = "off";
defparam \HEXout[3]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEXout[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y2_N44
dffeas \HEXout[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[3]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[3] .is_wysiwyg = "true";
defparam \HEXout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N7
dffeas \RTval_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[1] .is_wysiwyg = "true";
defparam \RTval_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y2_N8
dffeas \wmemval_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y2_N32
dffeas \HEXout[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[1] .is_wysiwyg = "true";
defparam \HEXout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N11
dffeas \RTval_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[0] .is_wysiwyg = "true";
defparam \RTval_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y2_N11
dffeas \wmemval_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N36
cyclonev_lcell_comb \HEXout[0]~0 (
// Equation(s):
// \HEXout[0]~0_combout  = ( !wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[0]~0 .extended_lut = "off";
defparam \HEXout[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y2_N38
dffeas \HEXout[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[0]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[0] .is_wysiwyg = "true";
defparam \HEXout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N39
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = (!HEXout[2] & (!HEXout[1] & (!HEXout[3] $ (HEXout[0])))) # (HEXout[2] & (!HEXout[0] & (!HEXout[3] $ (!HEXout[1]))))

	.dataa(!HEXout[2]),
	.datab(!HEXout[3]),
	.datac(!HEXout[1]),
	.datad(!HEXout[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h9420942094209420;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N12
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HEXout[0] & ( HEXout[3] & ( (!HEXout[2] & HEXout[1]) ) ) ) # ( !HEXout[0] & ( HEXout[3] & ( (!HEXout[2] & !HEXout[1]) ) ) ) # ( HEXout[0] & ( !HEXout[3] & ( !HEXout[2] ) ) ) # ( !HEXout[0] & ( !HEXout[3] & ( HEXout[1] ) ) )

	.dataa(!HEXout[2]),
	.datab(!HEXout[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!HEXout[0]),
	.dataf(!HEXout[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h3333AAAA88882222;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N54
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HEXout[3] & ( (HEXout[0] & (HEXout[1] & HEXout[2])) ) ) # ( !HEXout[3] & ( (!HEXout[2] & ((HEXout[1]) # (HEXout[0]))) ) )

	.dataa(!HEXout[0]),
	.datab(!HEXout[1]),
	.datac(gnd),
	.datad(!HEXout[2]),
	.datae(gnd),
	.dataf(!HEXout[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h7700770000110011;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N57
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HEXout[3] & ( (!HEXout[0] & (!HEXout[1] $ (!HEXout[2]))) # (HEXout[0] & (!HEXout[1] & !HEXout[2])) ) ) # ( !HEXout[3] & ( (HEXout[1] & (!HEXout[0] $ (HEXout[2]))) ) )

	.dataa(!HEXout[0]),
	.datab(!HEXout[1]),
	.datac(gnd),
	.datad(!HEXout[2]),
	.datae(gnd),
	.dataf(!HEXout[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h2211221166886688;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N24
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HEXout[3] & ( (!HEXout[0]) # ((!HEXout[1] & !HEXout[2])) ) ) # ( !HEXout[3] & ( (!HEXout[0] & (!HEXout[1] & HEXout[2])) ) )

	.dataa(!HEXout[0]),
	.datab(!HEXout[1]),
	.datac(gnd),
	.datad(!HEXout[2]),
	.datae(gnd),
	.dataf(!HEXout[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h00880088EEAAEEAA;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N27
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HEXout[3] & ( (!HEXout[0] & ((HEXout[2]) # (HEXout[1]))) # (HEXout[0] & (HEXout[1] & HEXout[2])) ) ) # ( !HEXout[3] & ( (!HEXout[0] & (!HEXout[1] & !HEXout[2])) ) )

	.dataa(!HEXout[0]),
	.datab(!HEXout[1]),
	.datac(gnd),
	.datad(!HEXout[2]),
	.datae(gnd),
	.dataf(!HEXout[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h8800880022BB22BB;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y2_N33
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HEXout[0] & ( (!HEXout[2] $ (!HEXout[3])) # (HEXout[1]) ) ) # ( !HEXout[0] & ( (!HEXout[3]) # (!HEXout[2] $ (HEXout[1])) ) )

	.dataa(!HEXout[2]),
	.datab(!HEXout[3]),
	.datac(!HEXout[1]),
	.datad(gnd),
	.datae(!HEXout[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hEDED6F6FEDED6F6F;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \RTval_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[7] .is_wysiwyg = "true";
defparam \RTval_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N59
dffeas \wmemval_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N24
cyclonev_lcell_comb \HEXout[7]~4 (
// Equation(s):
// \HEXout[7]~4_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[7]~4 .extended_lut = "off";
defparam \HEXout[7]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEXout[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \HEXout[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[7]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[7] .is_wysiwyg = "true";
defparam \HEXout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N58
dffeas \RTval_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[5] .is_wysiwyg = "true";
defparam \RTval_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N18
cyclonev_lcell_comb \wmemval_M[5]~feeder (
// Equation(s):
// \wmemval_M[5]~feeder_combout  = ( RTval_A[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[5]~feeder .extended_lut = "off";
defparam \wmemval_M[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N20
dffeas \wmemval_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N6
cyclonev_lcell_comb \HEXout[5]~3 (
// Equation(s):
// \HEXout[5]~3_combout  = !wmemval_M[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[5]~3 .extended_lut = "off";
defparam \HEXout[5]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEXout[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N8
dffeas \HEXout[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[5]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[5] .is_wysiwyg = "true";
defparam \HEXout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \RTval_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[4] .is_wysiwyg = "true";
defparam \RTval_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N23
dffeas \wmemval_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N29
dffeas \HEXout[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[4] .is_wysiwyg = "true";
defparam \HEXout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N2
dffeas \RTval_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[6] .is_wysiwyg = "true";
defparam \RTval_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N17
dffeas \wmemval_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N11
dffeas \HEXout[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[6] .is_wysiwyg = "true";
defparam \HEXout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HEXout[6] & ( (HEXout[5] & (!HEXout[7] $ (!HEXout[4]))) ) ) # ( !HEXout[6] & ( (HEXout[4] & (!HEXout[7] $ (HEXout[5]))) ) )

	.dataa(!HEXout[7]),
	.datab(!HEXout[5]),
	.datac(!HEXout[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0909090912121212;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N51
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = (!HEXout[7] & ((!HEXout[4] & ((HEXout[6]))) # (HEXout[4] & (!HEXout[5])))) # (HEXout[7] & (HEXout[6] & (!HEXout[5] $ (HEXout[4]))))

	.dataa(!HEXout[7]),
	.datab(!HEXout[5]),
	.datac(!HEXout[6]),
	.datad(!HEXout[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h0E890E890E890E89;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HEXout[6] & ( (!HEXout[7] & ((!HEXout[5]) # (!HEXout[4]))) ) ) # ( !HEXout[6] & ( (HEXout[7] & (!HEXout[5] & !HEXout[4])) ) )

	.dataa(!HEXout[7]),
	.datab(!HEXout[5]),
	.datac(!HEXout[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h40404040A8A8A8A8;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N45
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = (!HEXout[5] & ((!HEXout[6] & (!HEXout[7] & !HEXout[4])) # (HEXout[6] & ((HEXout[4]))))) # (HEXout[5] & (HEXout[7] & (!HEXout[6] $ (!HEXout[4]))))

	.dataa(!HEXout[7]),
	.datab(!HEXout[5]),
	.datac(!HEXout[6]),
	.datad(!HEXout[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h811C811C811C811C;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HEXout[6] & ( (HEXout[7] & ((HEXout[4]) # (HEXout[5]))) ) ) # ( !HEXout[6] & ( (HEXout[4] & ((HEXout[7]) # (HEXout[5]))) ) )

	.dataa(gnd),
	.datab(!HEXout[5]),
	.datac(!HEXout[7]),
	.datad(!HEXout[4]),
	.datae(gnd),
	.dataf(!HEXout[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h003F003F030F030F;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N39
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HEXout[6] & ( (HEXout[4] & (!HEXout[7] $ (!HEXout[5]))) ) ) # ( !HEXout[6] & ( (HEXout[7] & ((!HEXout[5]) # (HEXout[4]))) ) )

	.dataa(!HEXout[7]),
	.datab(!HEXout[5]),
	.datac(gnd),
	.datad(!HEXout[4]),
	.datae(gnd),
	.dataf(!HEXout[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h4455445500660066;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N9
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HEXout[7] & ( (!HEXout[5] & ((!HEXout[4]) # (!HEXout[6]))) # (HEXout[5] & ((HEXout[6]))) ) ) # ( !HEXout[7] & ( ((!HEXout[5]) # (!HEXout[6])) # (HEXout[4]) ) )

	.dataa(!HEXout[4]),
	.datab(gnd),
	.datac(!HEXout[5]),
	.datad(!HEXout[6]),
	.datae(gnd),
	.dataf(!HEXout[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hFFF5FFF5F0AFF0AF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \RTval_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[11] .is_wysiwyg = "true";
defparam \RTval_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \wmemval_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N9
cyclonev_lcell_comb \HEXout[11]~7 (
// Equation(s):
// \HEXout[11]~7_combout  = !wmemval_M[11]

	.dataa(!wmemval_M[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[11]~7 .extended_lut = "off";
defparam \HEXout[11]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEXout[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N10
dffeas \HEXout[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[11]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[11] .is_wysiwyg = "true";
defparam \HEXout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N31
dffeas \RTval_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[9] .is_wysiwyg = "true";
defparam \RTval_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \wmemval_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N12
cyclonev_lcell_comb \HEXout[9]~5 (
// Equation(s):
// \HEXout[9]~5_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[9]~5 .extended_lut = "off";
defparam \HEXout[9]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \HEXout[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[9]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[9] .is_wysiwyg = "true";
defparam \HEXout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N34
dffeas \RTval_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[10] .is_wysiwyg = "true";
defparam \RTval_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N22
dffeas \wmemval_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N6
cyclonev_lcell_comb \HEXout[10]~6 (
// Equation(s):
// \HEXout[10]~6_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[10]~6 .extended_lut = "off";
defparam \HEXout[10]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N7
dffeas \HEXout[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[10]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[10] .is_wysiwyg = "true";
defparam \HEXout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \RTval_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[8] .is_wysiwyg = "true";
defparam \RTval_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \wmemval_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \HEXout[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[8] .is_wysiwyg = "true";
defparam \HEXout[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HEXout[8] & ( (!HEXout[11] & (!HEXout[9] $ (!HEXout[10]))) # (HEXout[11] & (HEXout[9] & HEXout[10])) ) ) # ( !HEXout[8] & ( (HEXout[11] & (HEXout[9] & !HEXout[10])) ) )

	.dataa(!HEXout[11]),
	.datab(!HEXout[9]),
	.datac(gnd),
	.datad(!HEXout[10]),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h1100110022992299;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N8
dffeas \HEXout[10]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[10]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEXout[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[10]~DUPLICATE .is_wysiwyg = "true";
defparam \HEXout[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N3
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HEXout[8] & ( (!HEXout[11] & (!HEXout[9])) # (HEXout[11] & (HEXout[9] & !\HEXout[10]~DUPLICATE_q )) ) ) # ( !HEXout[8] & ( (!\HEXout[10]~DUPLICATE_q  & ((!HEXout[11]) # (!HEXout[9]))) ) )

	.dataa(!HEXout[11]),
	.datab(!HEXout[9]),
	.datac(!\HEXout[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hE0E0E0E098989898;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N42
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HEXout[8] & ( (!HEXout[11] & (!HEXout[9] & !HEXout[10])) ) ) # ( !HEXout[8] & ( (!HEXout[11] & ((!HEXout[10]))) # (HEXout[11] & (!HEXout[9] & HEXout[10])) ) )

	.dataa(!HEXout[11]),
	.datab(!HEXout[9]),
	.datac(gnd),
	.datad(!HEXout[10]),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'hAA44AA4488008800;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N45
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HEXout[8] & ( (!HEXout[9] & ((!\HEXout[10]~DUPLICATE_q ))) # (HEXout[9] & (HEXout[11] & \HEXout[10]~DUPLICATE_q )) ) ) # ( !HEXout[8] & ( (!HEXout[11] & (!HEXout[9] & \HEXout[10]~DUPLICATE_q )) # (HEXout[11] & (HEXout[9] & 
// !\HEXout[10]~DUPLICATE_q )) ) )

	.dataa(!HEXout[11]),
	.datab(!HEXout[9]),
	.datac(!\HEXout[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h18181818C1C1C1C1;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N24
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HEXout[8] & ( ((HEXout[10] & HEXout[9])) # (HEXout[11]) ) ) # ( !HEXout[8] & ( (!HEXout[10] & (HEXout[9] & HEXout[11])) ) )

	.dataa(!HEXout[10]),
	.datab(!HEXout[9]),
	.datac(!HEXout[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h020202021F1F1F1F;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \HEXout[11]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[11]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEXout[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[11]~DUPLICATE .is_wysiwyg = "true";
defparam \HEXout[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N27
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( \HEXout[11]~DUPLICATE_q  & ( (!HEXout[10] & (!HEXout[9] & HEXout[8])) # (HEXout[10] & ((!HEXout[9]) # (HEXout[8]))) ) ) # ( !\HEXout[11]~DUPLICATE_q  & ( (!HEXout[10] & (HEXout[9] & HEXout[8])) ) )

	.dataa(!HEXout[10]),
	.datab(!HEXout[9]),
	.datac(!HEXout[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h020202024D4D4D4D;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N15
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \HEXout[10]~DUPLICATE_q  & ( (!HEXout[9]) # (!\HEXout[11]~DUPLICATE_q ) ) ) # ( !\HEXout[10]~DUPLICATE_q  & ( (!HEXout[9] & ((!\HEXout[11]~DUPLICATE_q ) # (!HEXout[8]))) # (HEXout[9] & ((HEXout[8]) # (\HEXout[11]~DUPLICATE_q ))) ) 
// )

	.dataa(gnd),
	.datab(!HEXout[9]),
	.datac(!\HEXout[11]~DUPLICATE_q ),
	.datad(!HEXout[8]),
	.datae(gnd),
	.dataf(!\HEXout[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hCFF3CFF3FCFCFCFC;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N38
dffeas \RTval_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[14] .is_wysiwyg = "true";
defparam \RTval_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N5
dffeas \wmemval_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N54
cyclonev_lcell_comb \HEXout[14]~9 (
// Equation(s):
// \HEXout[14]~9_combout  = !wmemval_M[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[14]~9 .extended_lut = "off";
defparam \HEXout[14]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEXout[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \HEXout[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[14]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[14] .is_wysiwyg = "true";
defparam \HEXout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N47
dffeas \RTval_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[12] .is_wysiwyg = "true";
defparam \RTval_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N44
dffeas \wmemval_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N12
cyclonev_lcell_comb \HEXout[12]~8 (
// Equation(s):
// \HEXout[12]~8_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[12]~8 .extended_lut = "off";
defparam \HEXout[12]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N14
dffeas \HEXout[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[12]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[12] .is_wysiwyg = "true";
defparam \HEXout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N25
dffeas \RTval_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[15] .is_wysiwyg = "true";
defparam \RTval_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N11
dffeas \wmemval_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N57
cyclonev_lcell_comb \HEXout[15]~10 (
// Equation(s):
// \HEXout[15]~10_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[15]~10 .extended_lut = "off";
defparam \HEXout[15]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N59
dffeas \HEXout[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[15]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[15] .is_wysiwyg = "true";
defparam \HEXout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N13
dffeas \RTval_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[13] .is_wysiwyg = "true";
defparam \RTval_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N32
dffeas \wmemval_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N26
dffeas \HEXout[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[13] .is_wysiwyg = "true";
defparam \HEXout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N24
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HEXout[13] & ( (HEXout[14] & (!HEXout[12] & !HEXout[15])) ) ) # ( !HEXout[13] & ( (!HEXout[14] & (!HEXout[12] $ (HEXout[15]))) # (HEXout[14] & (!HEXout[12] & HEXout[15])) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(gnd),
	.datad(!HEXout[15]),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h8866886644004400;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N27
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HEXout[13] & ( (!HEXout[12] & ((!HEXout[15]))) # (HEXout[12] & (!HEXout[14])) ) ) # ( !HEXout[13] & ( (!HEXout[14] & (!HEXout[12] $ (!HEXout[15]))) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(!HEXout[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h28282828E2E2E2E2;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N30
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HEXout[13] & ( (!HEXout[14] & ((!HEXout[15]))) # (HEXout[14] & (HEXout[12] & HEXout[15])) ) ) # ( !HEXout[13] & ( (!HEXout[14] & (HEXout[12] & !HEXout[15])) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(gnd),
	.datad(!HEXout[15]),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h22002200AA11AA11;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N33
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HEXout[13] & ( (!HEXout[14] & (!HEXout[12])) # (HEXout[14] & (HEXout[12] & !HEXout[15])) ) ) # ( !HEXout[13] & ( (HEXout[15] & (!HEXout[14] $ (!HEXout[12]))) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(!HEXout[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h0606060698989898;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N48
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HEXout[13] & ( (!HEXout[12] & HEXout[15]) ) ) # ( !HEXout[13] & ( (!HEXout[14] & ((HEXout[15]))) # (HEXout[14] & (!HEXout[12])) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(gnd),
	.datad(!HEXout[15]),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h44EE44EE00CC00CC;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N51
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HEXout[13] & ( (HEXout[15] & ((!HEXout[12]) # (HEXout[14]))) ) ) # ( !HEXout[13] & ( (!HEXout[12] & (!HEXout[14] $ (HEXout[15]))) ) )

	.dataa(!HEXout[14]),
	.datab(!HEXout[12]),
	.datac(!HEXout[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h848484840D0D0D0D;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N15
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HEXout[12] & ( (!HEXout[15] $ (!HEXout[14])) # (HEXout[13]) ) ) # ( !HEXout[12] & ( (!HEXout[15]) # (!HEXout[13] $ (HEXout[14])) ) )

	.dataa(gnd),
	.datab(!HEXout[15]),
	.datac(!HEXout[13]),
	.datad(!HEXout[14]),
	.datae(gnd),
	.dataf(!HEXout[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hFCCFFCCF3FCF3FCF;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N41
dffeas \RTval_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[17] .is_wysiwyg = "true";
defparam \RTval_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N1
dffeas \wmemval_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \HEXout[17]~11 (
// Equation(s):
// \HEXout[17]~11_combout  = ( !wmemval_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[17]~11 .extended_lut = "off";
defparam \HEXout[17]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N23
dffeas \HEXout[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[17]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[17] .is_wysiwyg = "true";
defparam \HEXout[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N29
dffeas \RTval_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[18] .is_wysiwyg = "true";
defparam \RTval_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N40
dffeas \wmemval_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \HEXout[18]~12 (
// Equation(s):
// \HEXout[18]~12_combout  = !wmemval_M[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[18]~12 .extended_lut = "off";
defparam \HEXout[18]~12 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEXout[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N52
dffeas \HEXout[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[18]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[18] .is_wysiwyg = "true";
defparam \HEXout[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N47
dffeas \RTval_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux47~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[16] .is_wysiwyg = "true";
defparam \RTval_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N38
dffeas \wmemval_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N20
dffeas \HEXout[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[16] .is_wysiwyg = "true";
defparam \HEXout[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N37
dffeas \RTval_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[19] .is_wysiwyg = "true";
defparam \RTval_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N58
dffeas \wmemval_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \HEXout[19]~13 (
// Equation(s):
// \HEXout[19]~13_combout  = ( !wmemval_M[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[19]~13 .extended_lut = "off";
defparam \HEXout[19]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \HEXout[19]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[19]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEXout[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[19]~DUPLICATE .is_wysiwyg = "true";
defparam \HEXout[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( \HEXout[19]~DUPLICATE_q  & ( (HEXout[17] & (!HEXout[18] $ (HEXout[16]))) ) ) # ( !\HEXout[19]~DUPLICATE_q  & ( (HEXout[16] & (!HEXout[17] $ (!HEXout[18]))) ) )

	.dataa(!HEXout[17]),
	.datab(!HEXout[18]),
	.datac(!HEXout[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h0606060641414141;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N49
dffeas \HEXout[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[19]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[19] .is_wysiwyg = "true";
defparam \HEXout[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HEXout[16] & ( (!HEXout[17] & ((!HEXout[19]))) # (HEXout[17] & (!HEXout[18] & HEXout[19])) ) ) # ( !HEXout[16] & ( (!HEXout[18] & ((!HEXout[17]) # (!HEXout[19]))) ) )

	.dataa(!HEXout[17]),
	.datab(!HEXout[18]),
	.datac(!HEXout[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'hC8C8C8C8A4A4A4A4;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( \HEXout[19]~DUPLICATE_q  & ( (!HEXout[16] & (HEXout[18] & !HEXout[17])) ) ) # ( !\HEXout[19]~DUPLICATE_q  & ( (!HEXout[18] & ((!HEXout[16]) # (!HEXout[17]))) ) )

	.dataa(!HEXout[16]),
	.datab(!HEXout[18]),
	.datac(!HEXout[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'hC8C8C8C820202020;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N27
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = (!HEXout[17] & ((!HEXout[16] & (HEXout[18] & !HEXout[19])) # (HEXout[16] & (!HEXout[18])))) # (HEXout[17] & (HEXout[19] & (!HEXout[16] $ (HEXout[18]))))

	.dataa(!HEXout[16]),
	.datab(!HEXout[18]),
	.datac(!HEXout[19]),
	.datad(!HEXout[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h6409640964096409;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N53
dffeas \HEXout[18]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[18]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEXout[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[18]~DUPLICATE .is_wysiwyg = "true";
defparam \HEXout[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HEXout[16] & ( ((\HEXout[18]~DUPLICATE_q  & HEXout[17])) # (HEXout[19]) ) ) # ( !HEXout[16] & ( (!\HEXout[18]~DUPLICATE_q  & (HEXout[19] & HEXout[17])) ) )

	.dataa(!\HEXout[18]~DUPLICATE_q ),
	.datab(!HEXout[19]),
	.datac(!HEXout[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h0202020237373737;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HEXout[16] & ( !HEXout[19] $ (((!HEXout[17]) # (\HEXout[18]~DUPLICATE_q ))) ) ) # ( !HEXout[16] & ( (\HEXout[18]~DUPLICATE_q  & (HEXout[19] & !HEXout[17])) ) )

	.dataa(!\HEXout[18]~DUPLICATE_q ),
	.datab(!HEXout[19]),
	.datac(gnd),
	.datad(!HEXout[17]),
	.datae(gnd),
	.dataf(!HEXout[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h1100110033993399;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( \HEXout[19]~DUPLICATE_q  & ( (!HEXout[17] & ((!HEXout[16]) # (\HEXout[18]~DUPLICATE_q ))) # (HEXout[17] & (!\HEXout[18]~DUPLICATE_q )) ) ) # ( !\HEXout[19]~DUPLICATE_q  & ( (!HEXout[17]) # ((HEXout[16]) # (\HEXout[18]~DUPLICATE_q 
// )) ) )

	.dataa(!HEXout[17]),
	.datab(gnd),
	.datac(!\HEXout[18]~DUPLICATE_q ),
	.datad(!HEXout[16]),
	.datae(gnd),
	.dataf(!\HEXout[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hAFFFAFFFFA5AFA5A;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N5
dffeas \RTval_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[20] .is_wysiwyg = "true";
defparam \RTval_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N58
dffeas \wmemval_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N48
cyclonev_lcell_comb \HEXout[20]~14 (
// Equation(s):
// \HEXout[20]~14_combout  = ( !wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[20]~14 .extended_lut = "off";
defparam \HEXout[20]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N50
dffeas \HEXout[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[20]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[20] .is_wysiwyg = "true";
defparam \HEXout[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N52
dffeas \RTval_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[22] .is_wysiwyg = "true";
defparam \RTval_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N20
dffeas \wmemval_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N6
cyclonev_lcell_comb \HEXout[22]~16 (
// Equation(s):
// \HEXout[22]~16_combout  = ( !wmemval_M[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[22]~16 .extended_lut = "off";
defparam \HEXout[22]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N8
dffeas \HEXout[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[22]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[22] .is_wysiwyg = "true";
defparam \HEXout[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N2
dffeas \RTval_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[23] .is_wysiwyg = "true";
defparam \RTval_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N44
dffeas \wmemval_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N9
cyclonev_lcell_comb \HEXout[23]~17 (
// Equation(s):
// \HEXout[23]~17_combout  = ( !wmemval_M[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[23]~17 .extended_lut = "off";
defparam \HEXout[23]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEXout[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N10
dffeas \HEXout[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[23]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[23] .is_wysiwyg = "true";
defparam \HEXout[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N56
dffeas \RTval_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[21] .is_wysiwyg = "true";
defparam \RTval_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N38
dffeas \wmemval_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N51
cyclonev_lcell_comb \HEXout[21]~15 (
// Equation(s):
// \HEXout[21]~15_combout  = !wmemval_M[21]

	.dataa(!wmemval_M[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[21]~15 .extended_lut = "off";
defparam \HEXout[21]~15 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEXout[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N53
dffeas \HEXout[21]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[21]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEXout[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[21]~DUPLICATE .is_wysiwyg = "true";
defparam \HEXout[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N24
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( \HEXout[21]~DUPLICATE_q  & ( (!HEXout[20] & (!HEXout[22] $ (HEXout[23]))) # (HEXout[20] & (!HEXout[22] & HEXout[23])) ) ) # ( !\HEXout[21]~DUPLICATE_q  & ( (!HEXout[20] & (HEXout[22] & !HEXout[23])) ) )

	.dataa(!HEXout[20]),
	.datab(!HEXout[22]),
	.datac(!HEXout[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h2020202086868686;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N27
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( \HEXout[21]~DUPLICATE_q  & ( (!HEXout[22] & (!HEXout[20] $ (!HEXout[23]))) ) ) # ( !\HEXout[21]~DUPLICATE_q  & ( (!HEXout[20] & ((!HEXout[23]))) # (HEXout[20] & (!HEXout[22])) ) )

	.dataa(!HEXout[20]),
	.datab(gnd),
	.datac(!HEXout[22]),
	.datad(!HEXout[23]),
	.datae(gnd),
	.dataf(!\HEXout[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'hFA50FA5050A050A0;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N18
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( \HEXout[21]~DUPLICATE_q  & ( (!HEXout[22] & (HEXout[20] & !HEXout[23])) ) ) # ( !\HEXout[21]~DUPLICATE_q  & ( (!HEXout[22] & ((!HEXout[23]))) # (HEXout[22] & (HEXout[20] & HEXout[23])) ) )

	.dataa(gnd),
	.datab(!HEXout[22]),
	.datac(!HEXout[20]),
	.datad(!HEXout[23]),
	.datae(gnd),
	.dataf(!\HEXout[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'hCC03CC030C000C00;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N52
dffeas \HEXout[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\HEXout[21]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEXout[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEXout[21] .is_wysiwyg = "true";
defparam \HEXout[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N21
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = (!HEXout[21] & ((!HEXout[20] & (!HEXout[22])) # (HEXout[20] & (HEXout[22] & !HEXout[23])))) # (HEXout[21] & (HEXout[23] & (!HEXout[20] $ (!HEXout[22]))))

	.dataa(!HEXout[20]),
	.datab(!HEXout[22]),
	.datac(!HEXout[21]),
	.datad(!HEXout[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h9086908690869086;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N12
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( \HEXout[21]~DUPLICATE_q  & ( (!HEXout[22] & ((HEXout[23]))) # (HEXout[22] & (!HEXout[20])) ) ) # ( !\HEXout[21]~DUPLICATE_q  & ( (!HEXout[20] & HEXout[23]) ) )

	.dataa(gnd),
	.datab(!HEXout[22]),
	.datac(!HEXout[20]),
	.datad(!HEXout[23]),
	.datae(gnd),
	.dataf(!\HEXout[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h00F000F030FC30FC;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N15
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( \HEXout[21]~DUPLICATE_q  & ( (!HEXout[20] & (!HEXout[22] $ (HEXout[23]))) ) ) # ( !\HEXout[21]~DUPLICATE_q  & ( (HEXout[23] & ((!HEXout[20]) # (HEXout[22]))) ) )

	.dataa(!HEXout[20]),
	.datab(!HEXout[22]),
	.datac(gnd),
	.datad(!HEXout[23]),
	.datae(gnd),
	.dataf(!\HEXout[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h00BB00BB88228822;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N54
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HEXout[23] & ( (!HEXout[22] & ((\HEXout[21]~DUPLICATE_q ) # (HEXout[20]))) # (HEXout[22] & ((!\HEXout[21]~DUPLICATE_q ))) ) ) # ( !HEXout[23] & ( (!HEXout[20]) # ((!\HEXout[21]~DUPLICATE_q ) # (HEXout[22])) ) )

	.dataa(!HEXout[20]),
	.datab(!HEXout[22]),
	.datac(!\HEXout[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!HEXout[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hFBFB7C7CFBFB7C7C;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N36
cyclonev_lcell_comb \aluimm_D~0 (
// Equation(s):
// \aluimm_D~0_combout  = ( !\stall~3_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\imem~2_combout  & (\imem~1_combout  & (!\imem~0_combout  $ (!\imem~3_combout )))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\stall~3_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~0 .extended_lut = "off";
defparam \aluimm_D~0 .lut_mask = 64'h0000000000140000;
defparam \aluimm_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
