ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM6_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM6_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM6_Init:
  27              	.LFB254:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 5-1;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  58:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  59:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  64:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  65:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  66:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  67:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  68:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  69:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  70:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  89:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  96:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c **** }
  99:Core/Src/tim.c **** /* TIM2 init function */
 100:Core/Src/tim.c **** void MX_TIM2_Init(void)
 101:Core/Src/tim.c **** {
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 108:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 113:Core/Src/tim.c ****   htim2.Instance = TIM2;
 114:Core/Src/tim.c ****   htim2.Init.Prescaler = 5-1;
 115:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 116:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 117:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 118:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 130:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 131:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 132:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 140:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c **** }
 143:Core/Src/tim.c **** /* TIM6 init function */
 144:Core/Src/tim.c **** void MX_TIM6_Init(void)
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 4


 145:Core/Src/tim.c **** {
  29              		.loc 1 145 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 151 3 view .LVU1
  41              		.loc 1 151 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 156:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 156 3 is_stmt 1 view .LVU3
  46              		.loc 1 156 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
 157:Core/Src/tim.c ****   htim6.Init.Prescaler = 20-1;
  50              		.loc 1 157 3 is_stmt 1 view .LVU5
  51              		.loc 1 157 24 is_stmt 0 view .LVU6
  52 0010 1322     		movs	r2, #19
  53 0012 4260     		str	r2, [r0, #4]
 158:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 158 3 is_stmt 1 view .LVU7
  55              		.loc 1 158 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
 159:Core/Src/tim.c ****   htim6.Init.Period = 1000-1;
  57              		.loc 1 159 3 is_stmt 1 view .LVU9
  58              		.loc 1 159 21 is_stmt 0 view .LVU10
  59 0016 40F2E732 		movw	r2, #999
  60 001a C260     		str	r2, [r0, #12]
 160:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 160 3 is_stmt 1 view .LVU11
  62              		.loc 1 160 32 is_stmt 0 view .LVU12
  63 001c 8361     		str	r3, [r0, #24]
 161:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 161 3 is_stmt 1 view .LVU13
  65              		.loc 1 161 7 is_stmt 0 view .LVU14
  66 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
  68              		.loc 1 161 6 view .LVU15
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 5


  69 0022 50B9     		cbnz	r0, .L5
  70              	.L2:
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****     Error_Handler();
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 165 3 is_stmt 1 view .LVU16
  72              		.loc 1 165 37 is_stmt 0 view .LVU17
  73 0024 0023     		movs	r3, #0
  74 0026 0093     		str	r3, [sp]
 166:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 166 3 is_stmt 1 view .LVU18
  76              		.loc 1 166 33 is_stmt 0 view .LVU19
  77 0028 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  78              		.loc 1 167 3 is_stmt 1 view .LVU20
  79              		.loc 1 167 7 is_stmt 0 view .LVU21
  80 002a 6946     		mov	r1, sp
  81 002c 0648     		ldr	r0, .L7
  82 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 167 6 view .LVU22
  85 0032 28B9     		cbnz	r0, .L6
  86              	.L1:
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c **** }
  87              		.loc 1 175 1 view .LVU23
  88 0034 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0036 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
  95              	.LCFI3:
  96              		.cfi_restore_state
 163:Core/Src/tim.c ****   }
  97              		.loc 1 163 5 is_stmt 1 view .LVU24
  98 003a FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003e F1E7     		b	.L2
 101              	.L6:
 169:Core/Src/tim.c ****   }
 102              		.loc 1 169 5 view .LVU25
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 175 1 is_stmt 0 view .LVU26
 106 0044 F6E7     		b	.L1
 107              	.L8:
 108 0046 00BF     		.align	2
 109              	.L7:
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 6


 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE254:
 115              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_TIM_PWM_MspInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	HAL_TIM_PWM_MspInit:
 123              	.LVL4:
 124              	.LFB255:
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 178:Core/Src/tim.c **** {
 125              		.loc 1 178 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130              		.loc 1 178 1 is_stmt 0 view .LVU28
 131 0000 82B0     		sub	sp, sp, #8
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 8
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 134              		.loc 1 180 3 is_stmt 1 view .LVU29
 135              		.loc 1 180 19 is_stmt 0 view .LVU30
 136 0002 0368     		ldr	r3, [r0]
 137              		.loc 1 180 5 view .LVU31
 138 0004 104A     		ldr	r2, .L15
 139 0006 9342     		cmp	r3, r2
 140 0008 04D0     		beq	.L13
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 185:Core/Src/tim.c ****     /* TIM1 clock enable */
 186:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 141              		.loc 1 191 8 is_stmt 1 view .LVU32
 142              		.loc 1 191 10 is_stmt 0 view .LVU33
 143 000a B3F1804F 		cmp	r3, #1073741824
 144 000e 0ED0     		beq	.L14
 145              	.L9:
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 196:Core/Src/tim.c ****     /* TIM2 clock enable */
 197:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 7


 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c **** }
 146              		.loc 1 202 1 view .LVU34
 147 0010 02B0     		add	sp, sp, #8
 148              	.LCFI5:
 149              		.cfi_remember_state
 150              		.cfi_def_cfa_offset 0
 151              		@ sp needed
 152 0012 7047     		bx	lr
 153              	.L13:
 154              	.LCFI6:
 155              		.cfi_restore_state
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 156              		.loc 1 186 5 is_stmt 1 view .LVU35
 157              	.LBB2:
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 158              		.loc 1 186 5 view .LVU36
 159 0014 0023     		movs	r3, #0
 160 0016 0093     		str	r3, [sp]
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 161              		.loc 1 186 5 view .LVU37
 162 0018 0C4B     		ldr	r3, .L15+4
 163 001a 5A6C     		ldr	r2, [r3, #68]
 164 001c 42F00102 		orr	r2, r2, #1
 165 0020 5A64     		str	r2, [r3, #68]
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 166              		.loc 1 186 5 view .LVU38
 167 0022 5B6C     		ldr	r3, [r3, #68]
 168 0024 03F00103 		and	r3, r3, #1
 169 0028 0093     		str	r3, [sp]
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 170              		.loc 1 186 5 view .LVU39
 171 002a 009B     		ldr	r3, [sp]
 172              	.LBE2:
 186:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 173              		.loc 1 186 5 view .LVU40
 174 002c F0E7     		b	.L9
 175              	.L14:
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 176              		.loc 1 197 5 view .LVU41
 177              	.LBB3:
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 178              		.loc 1 197 5 view .LVU42
 179 002e 0023     		movs	r3, #0
 180 0030 0193     		str	r3, [sp, #4]
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 181              		.loc 1 197 5 view .LVU43
 182 0032 064B     		ldr	r3, .L15+4
 183 0034 1A6C     		ldr	r2, [r3, #64]
 184 0036 42F00102 		orr	r2, r2, #1
 185 003a 1A64     		str	r2, [r3, #64]
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186              		.loc 1 197 5 view .LVU44
 187 003c 1B6C     		ldr	r3, [r3, #64]
 188 003e 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 8


 189 0042 0193     		str	r3, [sp, #4]
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 190              		.loc 1 197 5 view .LVU45
 191 0044 019B     		ldr	r3, [sp, #4]
 192              	.LBE3:
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 193              		.loc 1 197 5 view .LVU46
 194              		.loc 1 202 1 is_stmt 0 view .LVU47
 195 0046 E3E7     		b	.L9
 196              	.L16:
 197              		.align	2
 198              	.L15:
 199 0048 00000140 		.word	1073807360
 200 004c 00380240 		.word	1073887232
 201              		.cfi_endproc
 202              	.LFE255:
 204              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_TIM_Base_MspInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_TIM_Base_MspInit:
 212              	.LVL5:
 213              	.LFB256:
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 205:Core/Src/tim.c **** {
 214              		.loc 1 205 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 8
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 218              		.loc 1 207 3 view .LVU49
 219              		.loc 1 207 20 is_stmt 0 view .LVU50
 220 0000 0268     		ldr	r2, [r0]
 221              		.loc 1 207 5 view .LVU51
 222 0002 0E4B     		ldr	r3, .L24
 223 0004 9A42     		cmp	r2, r3
 224 0006 00D0     		beq	.L23
 225 0008 7047     		bx	lr
 226              	.L23:
 205:Core/Src/tim.c **** 
 227              		.loc 1 205 1 view .LVU52
 228 000a 00B5     		push	{lr}
 229              	.LCFI7:
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 14, -4
 232 000c 83B0     		sub	sp, sp, #12
 233              	.LCFI8:
 234              		.cfi_def_cfa_offset 16
 208:Core/Src/tim.c ****   {
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 212:Core/Src/tim.c ****     /* TIM6 clock enable */
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 9


 213:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 235              		.loc 1 213 5 is_stmt 1 view .LVU53
 236              	.LBB4:
 237              		.loc 1 213 5 view .LVU54
 238 000e 0021     		movs	r1, #0
 239 0010 0191     		str	r1, [sp, #4]
 240              		.loc 1 213 5 view .LVU55
 241 0012 03F50A33 		add	r3, r3, #141312
 242 0016 1A6C     		ldr	r2, [r3, #64]
 243 0018 42F01002 		orr	r2, r2, #16
 244 001c 1A64     		str	r2, [r3, #64]
 245              		.loc 1 213 5 view .LVU56
 246 001e 1B6C     		ldr	r3, [r3, #64]
 247 0020 03F01003 		and	r3, r3, #16
 248 0024 0193     		str	r3, [sp, #4]
 249              		.loc 1 213 5 view .LVU57
 250 0026 019B     		ldr	r3, [sp, #4]
 251              	.LBE4:
 252              		.loc 1 213 5 view .LVU58
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 216:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 253              		.loc 1 216 5 view .LVU59
 254 0028 0A46     		mov	r2, r1
 255 002a 3620     		movs	r0, #54
 256              	.LVL6:
 257              		.loc 1 216 5 is_stmt 0 view .LVU60
 258 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 259              	.LVL7:
 217:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 260              		.loc 1 217 5 is_stmt 1 view .LVU61
 261 0030 3620     		movs	r0, #54
 262 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 263              	.LVL8:
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c **** }
 264              		.loc 1 222 1 is_stmt 0 view .LVU62
 265 0036 03B0     		add	sp, sp, #12
 266              	.LCFI9:
 267              		.cfi_def_cfa_offset 4
 268              		@ sp needed
 269 0038 5DF804FB 		ldr	pc, [sp], #4
 270              	.L25:
 271              		.align	2
 272              	.L24:
 273 003c 00100040 		.word	1073745920
 274              		.cfi_endproc
 275              	.LFE256:
 277              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 278              		.align	1
 279              		.global	HAL_TIM_MspPostInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 10


 284              	HAL_TIM_MspPostInit:
 285              	.LVL9:
 286              	.LFB257:
 223:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 224:Core/Src/tim.c **** {
 287              		.loc 1 224 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 32
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		.loc 1 224 1 is_stmt 0 view .LVU64
 292 0000 00B5     		push	{lr}
 293              	.LCFI10:
 294              		.cfi_def_cfa_offset 4
 295              		.cfi_offset 14, -4
 296 0002 89B0     		sub	sp, sp, #36
 297              	.LCFI11:
 298              		.cfi_def_cfa_offset 40
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 299              		.loc 1 226 3 is_stmt 1 view .LVU65
 300              		.loc 1 226 20 is_stmt 0 view .LVU66
 301 0004 0023     		movs	r3, #0
 302 0006 0393     		str	r3, [sp, #12]
 303 0008 0493     		str	r3, [sp, #16]
 304 000a 0593     		str	r3, [sp, #20]
 305 000c 0693     		str	r3, [sp, #24]
 306 000e 0793     		str	r3, [sp, #28]
 227:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 307              		.loc 1 227 3 is_stmt 1 view .LVU67
 308              		.loc 1 227 15 is_stmt 0 view .LVU68
 309 0010 0368     		ldr	r3, [r0]
 310              		.loc 1 227 5 view .LVU69
 311 0012 1C4A     		ldr	r2, .L32
 312 0014 9342     		cmp	r3, r2
 313 0016 05D0     		beq	.L30
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 232:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 233:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 234:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 235:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 236:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 237:Core/Src/tim.c ****     */
 238:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOT_R_IN2_Pin|MOT_L_IN2_Pin|MOT_L_IN1_Pin;
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 243:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 248:Core/Src/tim.c ****   }
 249:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 11


 314              		.loc 1 249 8 is_stmt 1 view .LVU70
 315              		.loc 1 249 10 is_stmt 0 view .LVU71
 316 0018 B3F1804F 		cmp	r3, #1073741824
 317 001c 1AD0     		beq	.L31
 318              	.LVL10:
 319              	.L26:
 250:Core/Src/tim.c ****   {
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 256:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 257:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 258:Core/Src/tim.c ****     */
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MOT_R_IN1_Pin;
 260:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 261:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 264:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 269:Core/Src/tim.c ****   }
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c **** }
 320              		.loc 1 271 1 view .LVU72
 321 001e 09B0     		add	sp, sp, #36
 322              	.LCFI12:
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_offset 4
 325              		@ sp needed
 326 0020 5DF804FB 		ldr	pc, [sp], #4
 327              	.LVL11:
 328              	.L30:
 329              	.LCFI13:
 330              		.cfi_restore_state
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 331              		.loc 1 232 5 is_stmt 1 view .LVU73
 332              	.LBB5:
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 333              		.loc 1 232 5 view .LVU74
 334 0024 0023     		movs	r3, #0
 335 0026 0193     		str	r3, [sp, #4]
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 336              		.loc 1 232 5 view .LVU75
 337 0028 174B     		ldr	r3, .L32+4
 338 002a 1A6B     		ldr	r2, [r3, #48]
 339 002c 42F00102 		orr	r2, r2, #1
 340 0030 1A63     		str	r2, [r3, #48]
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 341              		.loc 1 232 5 view .LVU76
 342 0032 1B6B     		ldr	r3, [r3, #48]
 343 0034 03F00103 		and	r3, r3, #1
 344 0038 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 12


 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 345              		.loc 1 232 5 view .LVU77
 346 003a 019B     		ldr	r3, [sp, #4]
 347              	.LBE5:
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 348              		.loc 1 232 5 view .LVU78
 238:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 349              		.loc 1 238 5 view .LVU79
 238:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350              		.loc 1 238 25 is_stmt 0 view .LVU80
 351 003c 4FF4E063 		mov	r3, #1792
 352 0040 0393     		str	r3, [sp, #12]
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 353              		.loc 1 239 5 is_stmt 1 view .LVU81
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354              		.loc 1 239 26 is_stmt 0 view .LVU82
 355 0042 0223     		movs	r3, #2
 356 0044 0493     		str	r3, [sp, #16]
 240:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 357              		.loc 1 240 5 is_stmt 1 view .LVU83
 241:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 358              		.loc 1 241 5 view .LVU84
 242:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 359              		.loc 1 242 5 view .LVU85
 242:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 360              		.loc 1 242 31 is_stmt 0 view .LVU86
 361 0046 0123     		movs	r3, #1
 362 0048 0793     		str	r3, [sp, #28]
 243:Core/Src/tim.c **** 
 363              		.loc 1 243 5 is_stmt 1 view .LVU87
 364 004a 03A9     		add	r1, sp, #12
 365 004c 0F48     		ldr	r0, .L32+8
 366              	.LVL12:
 243:Core/Src/tim.c **** 
 367              		.loc 1 243 5 is_stmt 0 view .LVU88
 368 004e FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL13:
 370 0052 E4E7     		b	.L26
 371              	.LVL14:
 372              	.L31:
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 373              		.loc 1 255 5 is_stmt 1 view .LVU89
 374              	.LBB6:
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 375              		.loc 1 255 5 view .LVU90
 376 0054 0023     		movs	r3, #0
 377 0056 0293     		str	r3, [sp, #8]
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 378              		.loc 1 255 5 view .LVU91
 379 0058 0B4B     		ldr	r3, .L32+4
 380 005a 1A6B     		ldr	r2, [r3, #48]
 381 005c 42F00202 		orr	r2, r2, #2
 382 0060 1A63     		str	r2, [r3, #48]
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 383              		.loc 1 255 5 view .LVU92
 384 0062 1B6B     		ldr	r3, [r3, #48]
 385 0064 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 13


 386 0068 0293     		str	r3, [sp, #8]
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 387              		.loc 1 255 5 view .LVU93
 388 006a 029B     		ldr	r3, [sp, #8]
 389              	.LBE6:
 255:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 390              		.loc 1 255 5 view .LVU94
 259:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 259 5 view .LVU95
 259:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 392              		.loc 1 259 25 is_stmt 0 view .LVU96
 393 006c 4FF48063 		mov	r3, #1024
 394 0070 0393     		str	r3, [sp, #12]
 260:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395              		.loc 1 260 5 is_stmt 1 view .LVU97
 260:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 396              		.loc 1 260 26 is_stmt 0 view .LVU98
 397 0072 0223     		movs	r3, #2
 398 0074 0493     		str	r3, [sp, #16]
 261:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399              		.loc 1 261 5 is_stmt 1 view .LVU99
 262:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 400              		.loc 1 262 5 view .LVU100
 263:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 401              		.loc 1 263 5 view .LVU101
 263:Core/Src/tim.c ****     HAL_GPIO_Init(MOT_R_IN1_GPIO_Port, &GPIO_InitStruct);
 402              		.loc 1 263 31 is_stmt 0 view .LVU102
 403 0076 0123     		movs	r3, #1
 404 0078 0793     		str	r3, [sp, #28]
 264:Core/Src/tim.c **** 
 405              		.loc 1 264 5 is_stmt 1 view .LVU103
 406 007a 03A9     		add	r1, sp, #12
 407 007c 0448     		ldr	r0, .L32+12
 408              	.LVL15:
 264:Core/Src/tim.c **** 
 409              		.loc 1 264 5 is_stmt 0 view .LVU104
 410 007e FFF7FEFF 		bl	HAL_GPIO_Init
 411              	.LVL16:
 412              		.loc 1 271 1 view .LVU105
 413 0082 CCE7     		b	.L26
 414              	.L33:
 415              		.align	2
 416              	.L32:
 417 0084 00000140 		.word	1073807360
 418 0088 00380240 		.word	1073887232
 419 008c 00000240 		.word	1073872896
 420 0090 00040240 		.word	1073873920
 421              		.cfi_endproc
 422              	.LFE257:
 424              		.section	.text.MX_TIM1_Init,"ax",%progbits
 425              		.align	1
 426              		.global	MX_TIM1_Init
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	MX_TIM1_Init:
 432              	.LFB252:
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 14


  33:Core/Src/tim.c **** 
 433              		.loc 1 33 1 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 72
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437 0000 10B5     		push	{r4, lr}
 438              	.LCFI14:
 439              		.cfi_def_cfa_offset 8
 440              		.cfi_offset 4, -8
 441              		.cfi_offset 14, -4
 442 0002 92B0     		sub	sp, sp, #72
 443              	.LCFI15:
 444              		.cfi_def_cfa_offset 80
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 445              		.loc 1 39 3 view .LVU107
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 446              		.loc 1 39 27 is_stmt 0 view .LVU108
 447 0004 0024     		movs	r4, #0
 448 0006 1094     		str	r4, [sp, #64]
 449 0008 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 450              		.loc 1 40 3 is_stmt 1 view .LVU109
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 451              		.loc 1 40 22 is_stmt 0 view .LVU110
 452 000a 0994     		str	r4, [sp, #36]
 453 000c 0A94     		str	r4, [sp, #40]
 454 000e 0B94     		str	r4, [sp, #44]
 455 0010 0C94     		str	r4, [sp, #48]
 456 0012 0D94     		str	r4, [sp, #52]
 457 0014 0E94     		str	r4, [sp, #56]
 458 0016 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 459              		.loc 1 41 3 is_stmt 1 view .LVU111
  41:Core/Src/tim.c **** 
 460              		.loc 1 41 34 is_stmt 0 view .LVU112
 461 0018 2022     		movs	r2, #32
 462 001a 2146     		mov	r1, r4
 463 001c 01A8     		add	r0, sp, #4
 464 001e FFF7FEFF 		bl	memset
 465              	.LVL17:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 5-1;
 466              		.loc 1 46 3 is_stmt 1 view .LVU113
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 5-1;
 467              		.loc 1 46 18 is_stmt 0 view .LVU114
 468 0022 2C48     		ldr	r0, .L48
 469 0024 2C4B     		ldr	r3, .L48+4
 470 0026 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 471              		.loc 1 47 3 is_stmt 1 view .LVU115
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 472              		.loc 1 47 24 is_stmt 0 view .LVU116
 473 0028 0423     		movs	r3, #4
 474 002a 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 475              		.loc 1 48 3 is_stmt 1 view .LVU117
  48:Core/Src/tim.c ****   htim1.Init.Period = 2000-1;
 476              		.loc 1 48 26 is_stmt 0 view .LVU118
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 15


 477 002c 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 478              		.loc 1 49 3 is_stmt 1 view .LVU119
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 479              		.loc 1 49 21 is_stmt 0 view .LVU120
 480 002e 40F2CF73 		movw	r3, #1999
 481 0032 C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 482              		.loc 1 50 3 is_stmt 1 view .LVU121
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 483              		.loc 1 50 28 is_stmt 0 view .LVU122
 484 0034 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 485              		.loc 1 51 3 is_stmt 1 view .LVU123
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 486              		.loc 1 51 32 is_stmt 0 view .LVU124
 487 0036 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 488              		.loc 1 52 3 is_stmt 1 view .LVU125
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 489              		.loc 1 52 32 is_stmt 0 view .LVU126
 490 0038 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 491              		.loc 1 53 3 is_stmt 1 view .LVU127
  53:Core/Src/tim.c ****   {
 492              		.loc 1 53 7 is_stmt 0 view .LVU128
 493 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 494              	.LVL18:
  53:Core/Src/tim.c ****   {
 495              		.loc 1 53 6 view .LVU129
 496 003e 0028     		cmp	r0, #0
 497 0040 36D1     		bne	.L42
 498              	.L35:
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 499              		.loc 1 57 3 is_stmt 1 view .LVU130
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 500              		.loc 1 57 37 is_stmt 0 view .LVU131
 501 0042 0023     		movs	r3, #0
 502 0044 1093     		str	r3, [sp, #64]
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 503              		.loc 1 58 3 is_stmt 1 view .LVU132
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 504              		.loc 1 58 33 is_stmt 0 view .LVU133
 505 0046 1193     		str	r3, [sp, #68]
  59:Core/Src/tim.c ****   {
 506              		.loc 1 59 3 is_stmt 1 view .LVU134
  59:Core/Src/tim.c ****   {
 507              		.loc 1 59 7 is_stmt 0 view .LVU135
 508 0048 10A9     		add	r1, sp, #64
 509 004a 2248     		ldr	r0, .L48
 510 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 511              	.LVL19:
  59:Core/Src/tim.c ****   {
 512              		.loc 1 59 6 view .LVU136
 513 0050 0028     		cmp	r0, #0
 514 0052 30D1     		bne	.L43
 515              	.L36:
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 16


  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 516              		.loc 1 63 3 is_stmt 1 view .LVU137
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 517              		.loc 1 63 20 is_stmt 0 view .LVU138
 518 0054 6023     		movs	r3, #96
 519 0056 0993     		str	r3, [sp, #36]
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 520              		.loc 1 64 3 is_stmt 1 view .LVU139
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 521              		.loc 1 64 19 is_stmt 0 view .LVU140
 522 0058 0022     		movs	r2, #0
 523 005a 0A92     		str	r2, [sp, #40]
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 524              		.loc 1 65 3 is_stmt 1 view .LVU141
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 525              		.loc 1 65 24 is_stmt 0 view .LVU142
 526 005c 0B92     		str	r2, [sp, #44]
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 527              		.loc 1 66 3 is_stmt 1 view .LVU143
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 528              		.loc 1 66 25 is_stmt 0 view .LVU144
 529 005e 0C92     		str	r2, [sp, #48]
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 530              		.loc 1 67 3 is_stmt 1 view .LVU145
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 531              		.loc 1 67 24 is_stmt 0 view .LVU146
 532 0060 0D92     		str	r2, [sp, #52]
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 533              		.loc 1 68 3 is_stmt 1 view .LVU147
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 534              		.loc 1 68 25 is_stmt 0 view .LVU148
 535 0062 0E92     		str	r2, [sp, #56]
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 536              		.loc 1 69 3 is_stmt 1 view .LVU149
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 537              		.loc 1 69 26 is_stmt 0 view .LVU150
 538 0064 0F92     		str	r2, [sp, #60]
  70:Core/Src/tim.c ****   {
 539              		.loc 1 70 3 is_stmt 1 view .LVU151
  70:Core/Src/tim.c ****   {
 540              		.loc 1 70 7 is_stmt 0 view .LVU152
 541 0066 09A9     		add	r1, sp, #36
 542 0068 1A48     		ldr	r0, .L48
 543 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 544              	.LVL20:
  70:Core/Src/tim.c ****   {
 545              		.loc 1 70 6 view .LVU153
 546 006e 28BB     		cbnz	r0, .L44
 547              	.L37:
  74:Core/Src/tim.c ****   {
 548              		.loc 1 74 3 is_stmt 1 view .LVU154
  74:Core/Src/tim.c ****   {
 549              		.loc 1 74 7 is_stmt 0 view .LVU155
 550 0070 0422     		movs	r2, #4
 551 0072 09A9     		add	r1, sp, #36
 552 0074 1748     		ldr	r0, .L48
 553 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 17


 554              	.LVL21:
  74:Core/Src/tim.c ****   {
 555              		.loc 1 74 6 view .LVU156
 556 007a 10BB     		cbnz	r0, .L45
 557              	.L38:
  78:Core/Src/tim.c ****   {
 558              		.loc 1 78 3 is_stmt 1 view .LVU157
  78:Core/Src/tim.c ****   {
 559              		.loc 1 78 7 is_stmt 0 view .LVU158
 560 007c 0822     		movs	r2, #8
 561 007e 09A9     		add	r1, sp, #36
 562 0080 1448     		ldr	r0, .L48
 563 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 564              	.LVL22:
  78:Core/Src/tim.c ****   {
 565              		.loc 1 78 6 view .LVU159
 566 0086 F8B9     		cbnz	r0, .L46
 567              	.L39:
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 568              		.loc 1 82 3 is_stmt 1 view .LVU160
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 569              		.loc 1 82 40 is_stmt 0 view .LVU161
 570 0088 0023     		movs	r3, #0
 571 008a 0193     		str	r3, [sp, #4]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 572              		.loc 1 83 3 is_stmt 1 view .LVU162
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 573              		.loc 1 83 41 is_stmt 0 view .LVU163
 574 008c 0293     		str	r3, [sp, #8]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 575              		.loc 1 84 3 is_stmt 1 view .LVU164
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 576              		.loc 1 84 34 is_stmt 0 view .LVU165
 577 008e 0393     		str	r3, [sp, #12]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 578              		.loc 1 85 3 is_stmt 1 view .LVU166
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 579              		.loc 1 85 33 is_stmt 0 view .LVU167
 580 0090 0493     		str	r3, [sp, #16]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 581              		.loc 1 86 3 is_stmt 1 view .LVU168
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 582              		.loc 1 86 35 is_stmt 0 view .LVU169
 583 0092 0593     		str	r3, [sp, #20]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 584              		.loc 1 87 3 is_stmt 1 view .LVU170
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 585              		.loc 1 87 38 is_stmt 0 view .LVU171
 586 0094 4FF40052 		mov	r2, #8192
 587 0098 0692     		str	r2, [sp, #24]
  88:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 588              		.loc 1 88 3 is_stmt 1 view .LVU172
  88:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 589              		.loc 1 88 40 is_stmt 0 view .LVU173
 590 009a 0893     		str	r3, [sp, #32]
  89:Core/Src/tim.c ****   {
 591              		.loc 1 89 3 is_stmt 1 view .LVU174
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 18


  89:Core/Src/tim.c ****   {
 592              		.loc 1 89 7 is_stmt 0 view .LVU175
 593 009c 01A9     		add	r1, sp, #4
 594 009e 0D48     		ldr	r0, .L48
 595 00a0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 596              	.LVL23:
  89:Core/Src/tim.c ****   {
 597              		.loc 1 89 6 view .LVU176
 598 00a4 98B9     		cbnz	r0, .L47
 599              	.L40:
  96:Core/Src/tim.c **** 
 600              		.loc 1 96 3 is_stmt 1 view .LVU177
 601 00a6 0B48     		ldr	r0, .L48
 602 00a8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 603              	.LVL24:
  98:Core/Src/tim.c **** /* TIM2 init function */
 604              		.loc 1 98 1 is_stmt 0 view .LVU178
 605 00ac 12B0     		add	sp, sp, #72
 606              	.LCFI16:
 607              		.cfi_remember_state
 608              		.cfi_def_cfa_offset 8
 609              		@ sp needed
 610 00ae 10BD     		pop	{r4, pc}
 611              	.L42:
 612              	.LCFI17:
 613              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 614              		.loc 1 55 5 is_stmt 1 view .LVU179
 615 00b0 FFF7FEFF 		bl	Error_Handler
 616              	.LVL25:
 617 00b4 C5E7     		b	.L35
 618              	.L43:
  61:Core/Src/tim.c ****   }
 619              		.loc 1 61 5 view .LVU180
 620 00b6 FFF7FEFF 		bl	Error_Handler
 621              	.LVL26:
 622 00ba CBE7     		b	.L36
 623              	.L44:
  72:Core/Src/tim.c ****   }
 624              		.loc 1 72 5 view .LVU181
 625 00bc FFF7FEFF 		bl	Error_Handler
 626              	.LVL27:
 627 00c0 D6E7     		b	.L37
 628              	.L45:
  76:Core/Src/tim.c ****   }
 629              		.loc 1 76 5 view .LVU182
 630 00c2 FFF7FEFF 		bl	Error_Handler
 631              	.LVL28:
 632 00c6 D9E7     		b	.L38
 633              	.L46:
  80:Core/Src/tim.c ****   }
 634              		.loc 1 80 5 view .LVU183
 635 00c8 FFF7FEFF 		bl	Error_Handler
 636              	.LVL29:
 637 00cc DCE7     		b	.L39
 638              	.L47:
  91:Core/Src/tim.c ****   }
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 19


 639              		.loc 1 91 5 view .LVU184
 640 00ce FFF7FEFF 		bl	Error_Handler
 641              	.LVL30:
 642 00d2 E8E7     		b	.L40
 643              	.L49:
 644              		.align	2
 645              	.L48:
 646 00d4 00000000 		.word	.LANCHOR1
 647 00d8 00000140 		.word	1073807360
 648              		.cfi_endproc
 649              	.LFE252:
 651              		.section	.text.MX_TIM2_Init,"ax",%progbits
 652              		.align	1
 653              		.global	MX_TIM2_Init
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 658              	MX_TIM2_Init:
 659              	.LFB253:
 101:Core/Src/tim.c **** 
 660              		.loc 1 101 1 view -0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 40
 663              		@ frame_needed = 0, uses_anonymous_args = 0
 664 0000 00B5     		push	{lr}
 665              	.LCFI18:
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 14, -4
 668 0002 8BB0     		sub	sp, sp, #44
 669              	.LCFI19:
 670              		.cfi_def_cfa_offset 48
 107:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 671              		.loc 1 107 3 view .LVU186
 107:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 672              		.loc 1 107 27 is_stmt 0 view .LVU187
 673 0004 0023     		movs	r3, #0
 674 0006 0893     		str	r3, [sp, #32]
 675 0008 0993     		str	r3, [sp, #36]
 108:Core/Src/tim.c **** 
 676              		.loc 1 108 3 is_stmt 1 view .LVU188
 108:Core/Src/tim.c **** 
 677              		.loc 1 108 22 is_stmt 0 view .LVU189
 678 000a 0193     		str	r3, [sp, #4]
 679 000c 0293     		str	r3, [sp, #8]
 680 000e 0393     		str	r3, [sp, #12]
 681 0010 0493     		str	r3, [sp, #16]
 682 0012 0593     		str	r3, [sp, #20]
 683 0014 0693     		str	r3, [sp, #24]
 684 0016 0793     		str	r3, [sp, #28]
 113:Core/Src/tim.c ****   htim2.Init.Prescaler = 5-1;
 685              		.loc 1 113 3 is_stmt 1 view .LVU190
 113:Core/Src/tim.c ****   htim2.Init.Prescaler = 5-1;
 686              		.loc 1 113 18 is_stmt 0 view .LVU191
 687 0018 1848     		ldr	r0, .L58
 688 001a 4FF08042 		mov	r2, #1073741824
 689 001e 0260     		str	r2, [r0]
 114:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 20


 690              		.loc 1 114 3 is_stmt 1 view .LVU192
 114:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 691              		.loc 1 114 24 is_stmt 0 view .LVU193
 692 0020 0422     		movs	r2, #4
 693 0022 4260     		str	r2, [r0, #4]
 115:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 694              		.loc 1 115 3 is_stmt 1 view .LVU194
 115:Core/Src/tim.c ****   htim2.Init.Period = 2000-1;
 695              		.loc 1 115 26 is_stmt 0 view .LVU195
 696 0024 8360     		str	r3, [r0, #8]
 116:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 697              		.loc 1 116 3 is_stmt 1 view .LVU196
 116:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 698              		.loc 1 116 21 is_stmt 0 view .LVU197
 699 0026 40F2CF72 		movw	r2, #1999
 700 002a C260     		str	r2, [r0, #12]
 117:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 701              		.loc 1 117 3 is_stmt 1 view .LVU198
 117:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 702              		.loc 1 117 28 is_stmt 0 view .LVU199
 703 002c 0361     		str	r3, [r0, #16]
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 704              		.loc 1 118 3 is_stmt 1 view .LVU200
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 705              		.loc 1 118 32 is_stmt 0 view .LVU201
 706 002e 8361     		str	r3, [r0, #24]
 119:Core/Src/tim.c ****   {
 707              		.loc 1 119 3 is_stmt 1 view .LVU202
 119:Core/Src/tim.c ****   {
 708              		.loc 1 119 7 is_stmt 0 view .LVU203
 709 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 710              	.LVL31:
 119:Core/Src/tim.c ****   {
 711              		.loc 1 119 6 view .LVU204
 712 0034 C8B9     		cbnz	r0, .L55
 713              	.L51:
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 714              		.loc 1 123 3 is_stmt 1 view .LVU205
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 715              		.loc 1 123 37 is_stmt 0 view .LVU206
 716 0036 0023     		movs	r3, #0
 717 0038 0893     		str	r3, [sp, #32]
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 718              		.loc 1 124 3 is_stmt 1 view .LVU207
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 719              		.loc 1 124 33 is_stmt 0 view .LVU208
 720 003a 0993     		str	r3, [sp, #36]
 125:Core/Src/tim.c ****   {
 721              		.loc 1 125 3 is_stmt 1 view .LVU209
 125:Core/Src/tim.c ****   {
 722              		.loc 1 125 7 is_stmt 0 view .LVU210
 723 003c 08A9     		add	r1, sp, #32
 724 003e 0F48     		ldr	r0, .L58
 725 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 726              	.LVL32:
 125:Core/Src/tim.c ****   {
 727              		.loc 1 125 6 view .LVU211
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 21


 728 0044 A0B9     		cbnz	r0, .L56
 729              	.L52:
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 730              		.loc 1 129 3 is_stmt 1 view .LVU212
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 731              		.loc 1 129 20 is_stmt 0 view .LVU213
 732 0046 6023     		movs	r3, #96
 733 0048 0193     		str	r3, [sp, #4]
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 734              		.loc 1 130 3 is_stmt 1 view .LVU214
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 735              		.loc 1 130 19 is_stmt 0 view .LVU215
 736 004a 0023     		movs	r3, #0
 737 004c 0293     		str	r3, [sp, #8]
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 738              		.loc 1 131 3 is_stmt 1 view .LVU216
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 739              		.loc 1 131 24 is_stmt 0 view .LVU217
 740 004e 0393     		str	r3, [sp, #12]
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 741              		.loc 1 132 3 is_stmt 1 view .LVU218
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 742              		.loc 1 132 24 is_stmt 0 view .LVU219
 743 0050 0593     		str	r3, [sp, #20]
 133:Core/Src/tim.c ****   {
 744              		.loc 1 133 3 is_stmt 1 view .LVU220
 133:Core/Src/tim.c ****   {
 745              		.loc 1 133 7 is_stmt 0 view .LVU221
 746 0052 0822     		movs	r2, #8
 747 0054 01A9     		add	r1, sp, #4
 748 0056 0948     		ldr	r0, .L58
 749 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 750              	.LVL33:
 133:Core/Src/tim.c ****   {
 751              		.loc 1 133 6 view .LVU222
 752 005c 58B9     		cbnz	r0, .L57
 753              	.L53:
 140:Core/Src/tim.c **** 
 754              		.loc 1 140 3 is_stmt 1 view .LVU223
 755 005e 0748     		ldr	r0, .L58
 756 0060 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 757              	.LVL34:
 142:Core/Src/tim.c **** /* TIM6 init function */
 758              		.loc 1 142 1 is_stmt 0 view .LVU224
 759 0064 0BB0     		add	sp, sp, #44
 760              	.LCFI20:
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 0066 5DF804FB 		ldr	pc, [sp], #4
 765              	.L55:
 766              	.LCFI21:
 767              		.cfi_restore_state
 121:Core/Src/tim.c ****   }
 768              		.loc 1 121 5 is_stmt 1 view .LVU225
 769 006a FFF7FEFF 		bl	Error_Handler
 770              	.LVL35:
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 22


 771 006e E2E7     		b	.L51
 772              	.L56:
 127:Core/Src/tim.c ****   }
 773              		.loc 1 127 5 view .LVU226
 774 0070 FFF7FEFF 		bl	Error_Handler
 775              	.LVL36:
 776 0074 E7E7     		b	.L52
 777              	.L57:
 135:Core/Src/tim.c ****   }
 778              		.loc 1 135 5 view .LVU227
 779 0076 FFF7FEFF 		bl	Error_Handler
 780              	.LVL37:
 781 007a F0E7     		b	.L53
 782              	.L59:
 783              		.align	2
 784              	.L58:
 785 007c 00000000 		.word	.LANCHOR2
 786              		.cfi_endproc
 787              	.LFE253:
 789              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 790              		.align	1
 791              		.global	HAL_TIM_PWM_MspDeInit
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	HAL_TIM_PWM_MspDeInit:
 797              	.LVL38:
 798              	.LFB258:
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 274:Core/Src/tim.c **** {
 799              		.loc 1 274 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 804              		.loc 1 276 3 view .LVU229
 805              		.loc 1 276 19 is_stmt 0 view .LVU230
 806 0000 0368     		ldr	r3, [r0]
 807              		.loc 1 276 5 view .LVU231
 808 0002 0A4A     		ldr	r2, .L65
 809 0004 9342     		cmp	r3, r2
 810 0006 03D0     		beq	.L63
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 281:Core/Src/tim.c ****     /* Peripheral clock disable */
 282:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 286:Core/Src/tim.c ****   }
 287:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 811              		.loc 1 287 8 is_stmt 1 view .LVU232
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 23


 812              		.loc 1 287 10 is_stmt 0 view .LVU233
 813 0008 B3F1804F 		cmp	r3, #1073741824
 814 000c 07D0     		beq	.L64
 815              	.L60:
 288:Core/Src/tim.c ****   {
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 292:Core/Src/tim.c ****     /* Peripheral clock disable */
 293:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c **** }
 816              		.loc 1 298 1 view .LVU234
 817 000e 7047     		bx	lr
 818              	.L63:
 282:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 819              		.loc 1 282 5 is_stmt 1 view .LVU235
 820 0010 02F59C32 		add	r2, r2, #79872
 821 0014 536C     		ldr	r3, [r2, #68]
 822 0016 23F00103 		bic	r3, r3, #1
 823 001a 5364     		str	r3, [r2, #68]
 824 001c 7047     		bx	lr
 825              	.L64:
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 826              		.loc 1 293 5 view .LVU236
 827 001e 044A     		ldr	r2, .L65+4
 828 0020 136C     		ldr	r3, [r2, #64]
 829 0022 23F00103 		bic	r3, r3, #1
 830 0026 1364     		str	r3, [r2, #64]
 831              		.loc 1 298 1 is_stmt 0 view .LVU237
 832 0028 F1E7     		b	.L60
 833              	.L66:
 834 002a 00BF     		.align	2
 835              	.L65:
 836 002c 00000140 		.word	1073807360
 837 0030 00380240 		.word	1073887232
 838              		.cfi_endproc
 839              	.LFE258:
 841              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 842              		.align	1
 843              		.global	HAL_TIM_Base_MspDeInit
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 848              	HAL_TIM_Base_MspDeInit:
 849              	.LVL39:
 850              	.LFB259:
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 301:Core/Src/tim.c **** {
 851              		.loc 1 301 1 is_stmt 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 24


 855              		.loc 1 301 1 is_stmt 0 view .LVU239
 856 0000 08B5     		push	{r3, lr}
 857              	.LCFI22:
 858              		.cfi_def_cfa_offset 8
 859              		.cfi_offset 3, -8
 860              		.cfi_offset 14, -4
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 861              		.loc 1 303 3 is_stmt 1 view .LVU240
 862              		.loc 1 303 20 is_stmt 0 view .LVU241
 863 0002 0268     		ldr	r2, [r0]
 864              		.loc 1 303 5 view .LVU242
 865 0004 064B     		ldr	r3, .L71
 866 0006 9A42     		cmp	r2, r3
 867 0008 00D0     		beq	.L70
 868              	.LVL40:
 869              	.L67:
 304:Core/Src/tim.c ****   {
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 308:Core/Src/tim.c ****     /* Peripheral clock disable */
 309:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 312:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 316:Core/Src/tim.c ****   }
 317:Core/Src/tim.c **** }
 870              		.loc 1 317 1 view .LVU243
 871 000a 08BD     		pop	{r3, pc}
 872              	.LVL41:
 873              	.L70:
 309:Core/Src/tim.c **** 
 874              		.loc 1 309 5 is_stmt 1 view .LVU244
 875 000c 054A     		ldr	r2, .L71+4
 876 000e 136C     		ldr	r3, [r2, #64]
 877 0010 23F01003 		bic	r3, r3, #16
 878 0014 1364     		str	r3, [r2, #64]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 879              		.loc 1 312 5 view .LVU245
 880 0016 3620     		movs	r0, #54
 881              	.LVL42:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 882              		.loc 1 312 5 is_stmt 0 view .LVU246
 883 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 884              	.LVL43:
 885              		.loc 1 317 1 view .LVU247
 886 001c F5E7     		b	.L67
 887              	.L72:
 888 001e 00BF     		.align	2
 889              	.L71:
 890 0020 00100040 		.word	1073745920
 891 0024 00380240 		.word	1073887232
 892              		.cfi_endproc
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 25


 893              	.LFE259:
 895              		.global	htim6
 896              		.global	htim2
 897              		.global	htim1
 898              		.section	.bss.htim1,"aw",%nobits
 899              		.align	2
 900              		.set	.LANCHOR1,. + 0
 903              	htim1:
 904 0000 00000000 		.space	72
 904      00000000 
 904      00000000 
 904      00000000 
 904      00000000 
 905              		.section	.bss.htim2,"aw",%nobits
 906              		.align	2
 907              		.set	.LANCHOR2,. + 0
 910              	htim2:
 911 0000 00000000 		.space	72
 911      00000000 
 911      00000000 
 911      00000000 
 911      00000000 
 912              		.section	.bss.htim6,"aw",%nobits
 913              		.align	2
 914              		.set	.LANCHOR0,. + 0
 917              	htim6:
 918 0000 00000000 		.space	72
 918      00000000 
 918      00000000 
 918      00000000 
 918      00000000 
 919              		.text
 920              	.Letext0:
 921              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 922              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 923              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f412cx.h"
 924              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 925              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 926              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 927              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 928              		.file 9 "Core/Inc/tim.h"
 929              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 930              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 931              		.file 12 "Core/Inc/main.h"
 932              		.file 13 "<built-in>"
ARM GAS  C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:20     .text.MX_TIM6_Init:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:26     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:110    .text.MX_TIM6_Init:00000048 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:116    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:122    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:199    .text.HAL_TIM_PWM_MspInit:00000048 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:205    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:211    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:273    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:278    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:284    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:417    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:425    .text.MX_TIM1_Init:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:431    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:646    .text.MX_TIM1_Init:000000d4 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:652    .text.MX_TIM2_Init:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:658    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:785    .text.MX_TIM2_Init:0000007c $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:790    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:796    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:836    .text.HAL_TIM_PWM_MspDeInit:0000002c $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:842    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:848    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:890    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:917    .bss.htim6:00000000 htim6
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:910    .bss.htim2:00000000 htim2
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:903    .bss.htim1:00000000 htim1
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:899    .bss.htim1:00000000 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:906    .bss.htim2:00000000 $d
C:\Users\hide\AppData\Local\Temp\ccvSNr8v.s:913    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
