{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603292368635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603292368639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 20:29:28 2020 " "Processing started: Wed Oct 21 20:29:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603292368639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603292368639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pcie_de_gen1_x8_ast128 -c pcie_de_gen1_x8_ast128 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pcie_de_gen1_x8_ast128 -c pcie_de_gen1_x8_ast128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603292368639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603292371009 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422017 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422018 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422018 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422018 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422019 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422019 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422019 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422019 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 182 -1 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 15104 "Quartus Prime software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1603292422020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603292422575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 10 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5425 " "Peak virtual memory: 5425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603292428851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 20:30:28 2020 " "Processing ended: Wed Oct 21 20:30:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603292428851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603292428851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603292428851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603292428851 ""}
