# Verilog HDL Projects Portfolio
**Digital Design Projects for VLSI/Semiconductor Applications**

[![Verilog](https://img.shields.io/badge/Language-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)
[![Status](https://img.shields.io/badge/Status-Complete-success.svg)]()

---

## ğŸ“‹ Overview

This repository contains professional-grade digital design projects implemented in Verilog HDL, demonstrating skills essential for ASIC/FPGA design roles in the semiconductor industry. Each project includes complete RTL design, comprehensive testbenches, synthesis constraints, and detailed documentation.

**Author:** [Manav Dalela]

---

## ğŸš€ Projects

### 1. Traffic Light Controller
**Advanced FSM-based Traffic Management System**

A comprehensive 4-way intersection traffic light controller featuring pedestrian crossing support, emergency vehicle override, and configurable timing parameters.

ğŸ“ **Directory:** `traffic_light_controller/`

**Features:**
- âœ… 8-state Moore FSM implementation
- âœ… Pedestrian crossing with request buttons (NS/EW)
- âœ… Emergency vehicle override (highest priority)
- âœ… Parameterizable timing (green, yellow, red phases)
- âœ… Enable/disable control with state freeze
- âœ… 100% state coverage verification

**Skills Demonstrated:**
- Finite State Machine design
- Sequential and combinational logic separation
- Safety-critical system design
- Comprehensive verification methodology

---

### 2. Booth's Algorithm Multiplier
**Efficient Signed Multiplication Hardware**

A clean implementation of Booth's algorithm for signed multiplication, demonstrating arithmetic algorithm design in hardware.

ğŸ“ **Directory:** `booths_multiplier/`

**Features:**
- âœ… Radix-2 Booth's algorithm implementation
- âœ… Signed multiplication (two's complement)
- âœ… Parameterizable width (8/16/32 bits)
- âœ… FSM-based control architecture
- âœ… Compact and readable code

**Skills Demonstrated:**
- Arithmetic algorithm implementation
- Signed number handling
- Efficient hardware design
- Algorithm optimization
  
---

## ğŸ› ï¸ Technology Stack

### Languages & Tools
- **HDL:** Verilog
- **Simulation:** Xilinx Vivado

### Design Methodology
- Synchronous design principles
- FSM-based control structures
- Modular and parameterizable designs
- Separation of datapath and control
- Industry-standard coding practices
  
---

## ğŸ¯ Skills Demonstrated

### Digital Design
- âœ… **Finite State Machines (FSM)** - Moore and Mealy architectures
- âœ… **Sequential Logic** - Registers, counters, state machines
- âœ… **Combinational Logic** - Arithmetic units, multiplexers, decoders
- âœ… **Timing Analysis** - Setup/hold time, clock domains
- âœ… **Design Constraints** - SDC files for synthesis

### Verilog HDL
- âœ… **Parameterizable Design** - Reusable, scalable modules
- âœ… **Blocking vs Non-blocking** - Proper usage for synthesis
- âœ… **Synthesis-Friendly Coding** - Industry best practices
- âœ… **Module Hierarchy** - Structured design approach
- âœ… **Signed Arithmetic** - Two's complement operations

### Verification
- âœ… **Self-Checking Testbenches** - Automated pass/fail verification
- âœ… **Coverage-Driven Testing** - 100% state/functional coverage
- âœ… **Corner Case Testing** - Edge conditions and fault scenarios
- âœ… **Waveform Analysis** - VCD generation and debugging
- âœ… **Regression Testing** - Automated test suites

---


<div align="center">
</div>
