Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'SOC'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-2 -w -logic_opt on -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir
all -pr b -lc off -power off -o SOC_map.ncd SOC.ngd SOC.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Oct 26 18:46:56 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 1,406 out of  18,224    7%
    Number used as Flip Flops:               1,404
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,082 out of   9,112   22%
    Number used as logic:                    1,874 out of   9,112   20%
      Number using O6 output only:           1,206
      Number using O5 output only:              72
      Number using O5 and O6:                  596
      Number used as ROM:                        0
    Number used as Memory:                     100 out of   2,176    4%
      Number used as Dual Port RAM:            100
        Number using O6 output only:            20
        Number using O5 output only:             4
        Number using O5 and O6:                 76
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:    108
      Number with same-slice register load:    104
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   812 out of   2,278   35%
  Number of MUXCYs used:                       376 out of   4,556    8%
  Number of LUT Flip Flop pairs used:        2,414
    Number with an unused Flip Flop:         1,271 out of   2,414   52%
    Number with an unused LUT:                 332 out of   2,414   13%
    Number of fully used LUT-FF pairs:         811 out of   2,414   33%
    Number of unique control sets:              63
    Number of slice register sites lost
      to control set restrictions:             170 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        45 out of     186   24%
    Number of LOCed IOBs:                       45 out of      45  100%
    IOB Flip Flops:                             16

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      32   12%
  Number of RAMB8BWERs:                          2 out of      64    3%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1%
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                  13 out of     248    5%
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.60

Peak Memory Usage:  4757 MB
Total REAL time to MAP completion:  2 mins 24 secs 
Total CPU time to MAP completion:   2 mins 22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2549 - The register "QSPI0/FlashControler0/r_Flash_O_2" has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol QSPI0/FlashControler0/r_Flash_O_2 requires general
   routing to fabric, but the register can only be routed to ILOGIC, IODELAY,
   and IOB.
WARNING:PhysDesignRules:367 - The signal <CPU0/GLOBAL_LOGIC0> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N55 has no load.
INFO:LIT:395 - The above info message is repeated 93 more times for the
   following (max. 5 shown):
   N56,
   N57,
   N58,
   PLL_M_0/o_VidClk25M,
   UART0/TxFIFO/Mram_r_RAM1/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal i_Clk100M are pushed forward
   through input buffer.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   1 block(s) removed
  27 block(s) optimized away
   3 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "PLL_M_0/clkout1" is sourceless and has been removed.
 Sourceless block "PLL_M_0/clkout2_buf" (CKBUF) removed.
  The signal "PLL_M_0/o_VidClk25M" is sourceless and has been removed.
The signal "CPU0/w_IBusOZero" is sourceless and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		BOOT_ROM0/XST_GND
VCC 		BOOT_ROM0/XST_VCC1
GND 		CPU0/XST_GND
VCC 		CPU0/XST_VCC
GND 		CPU0/ALU0/XST_GND
VCC 		CPU0/ALU0/XST_VCC
GND 		CPU0/HazardUnit0/XST_GND
GND 		CPU0/LoadUpper0/XST_GND
GND 		CPU0/PC0/XST_GND
GND 		GPIO0/SegDivClk/XST_GND
VCC 		GPIO0/SegDivClk/XST_VCC
GND
		I2S0/i2sFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/g
bm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		I2S0/i2sFifo/XST_GND
GND 		I2S0/I2SDriver0/XST_GND
VCC 		I2S0/I2SDriver0/XST_VCC
GND 		PLL_M_0/XST_GND
GND 		QSPI0/FlashControler0/XST_GND
VCC 		QSPI0/FlashControler0/XST_VCC
GND 		RAM0/XST_GND
VCC 		RAM0/XST_VCC
GND 		TIMER0/XST_GND
VCC 		TIMER0/XST_VCC
GND 		UART0/RX/XST_GND
VCC 		UART0/RX/XST_VCC
GND 		UART0/TX/XST_GND
VCC 		UART0/TX/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| UART0_RX                           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| UART0_TX                           | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| UART0_nCTS                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| UART0_nRTS                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| i_OscClk_100Mhz                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| io_UserFlash_IO{0}                 | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| io_UserFlash_IO{1}                 | IOB              | BIDIR     | LVCMOS33             |       | 8        | FAST | IFF          |          |          |
| io_UserFlash_IO{2}                 | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | TFF          |          |          |
| io_UserFlash_IO{3}                 | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_7Seg_En{0}                       | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_7Seg_En{1}                       | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_7Seg_En{2}                       | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{0}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{1}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{2}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{3}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{4}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{5}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_7Seg_Led{6}                      | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | OFF          |          |          |
| o_I2S_LCLK                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_I2S_MCLK                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| o_I2S_SCLK                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| o_I2S_SDIN                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_UserFlash_Clk                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST | ODDR         |          |          |
| o_UserFlash_nCS                    | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_B{0}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_B{1}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_B{2}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_B{3}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_B{4}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_Clk                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{0}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{1}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{2}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{3}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{4}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_G{5}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_HSync                        | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_R{0}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_R{1}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_R{2}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_R{3}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_R{4}                         | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_VSync                        | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
| o_VGA_nBlank                       | IOB              | OUTPUT    | LVCMOS33             |       | 8        | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
