# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:52 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cyclecounter.sv 
# ** Error: (vlog-7) Failed to open design unit file "../rtl/cyclecounter.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:18:52 on May 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 2
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/cyclecounter.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 18:19:07 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:19:07 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 18:19:07 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:07 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# ** Error (suppressible): ../rtl/filter_core.sv(37): (vlog-2388) 'cfg_local_mac' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(38): (vlog-2388) 'cfg_ethertype' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(48): (vlog-2388) 'cfg_ip_protocol' already declared in this scope (filter_core).
# ** Error: (vlog-13069) ../rtl/filter_core.sv(68): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# End time: 18:19:07 on May 05,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 5
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/filter_core.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:23 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 18:19:23 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:23 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:19:23 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:23 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 18:19:23 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:23 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# ** Error (suppressible): ../rtl/filter_core.sv(37): (vlog-2388) 'cfg_local_mac' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(38): (vlog-2388) 'cfg_ethertype' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(48): (vlog-2388) 'cfg_ip_protocol' already declared in this scope (filter_core).
# ** Error: (vlog-13069) ../rtl/filter_core.sv(68): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';' or ','.
# End time: 18:19:23 on May 05,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 5
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/filter_core.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:35 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 18:19:35 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:35 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:19:35 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:35 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 18:19:35 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:35 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# ** Error (suppressible): ../rtl/filter_core.sv(37): (vlog-2388) 'cfg_local_mac' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(38): (vlog-2388) 'cfg_ethertype' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(48): (vlog-2388) 'cfg_ip_protocol' already declared in this scope (filter_core).
# ** Error (suppressible): ../rtl/filter_core.sv(68): (vlog-2388) 'cfg_dest_port' already declared in this scope (filter_core).
# End time: 18:19:35 on May 05,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 5
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/filter_core.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:41 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 18:20:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:41 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:20:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:41 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 18:20:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:41 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 18:20:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:41 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# ** Error: (vlog-13069) ../rtl/header_parser.sv(19): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 18:20:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:56 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 18:20:56 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:56 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 18:20:56 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:56 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 18:20:56 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:56 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 18:20:56 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:56 on May 05,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# ** Error: ../rtl/header_parser.sv(73): (vlog-2730) Undefined variable: 'header_valid'.
# ** Error: ../rtl/header_parser.sv(109): (vlog-2730) Undefined variable: 'stream_data'.
# ** Error: ../rtl/header_parser.sv(110): (vlog-2730) Undefined variable: 'stream_keep'.
# ** Error: ../rtl/header_parser.sv(111): (vlog-2730) Undefined variable: 'stream_valid'.
# ** Error: ../rtl/header_parser.sv(112): (vlog-2730) Undefined variable: 'stream_last'.
# ** Error: ../rtl/header_parser.sv(115): (vlog-2730) Undefined variable: 'header_valid'.
# ** Error: ../rtl/header_parser.sv(116): (vlog-2730) Undefined variable: 'stream_data'.
# ** Error: ../rtl/header_parser.sv(117): (vlog-2730) Undefined variable: 'stream_keep'.
# ** Error: ../rtl/header_parser.sv(118): (vlog-2730) Undefined variable: 'stream_valid'.
# ** Error: ../rtl/header_parser.sv(119): (vlog-2730) Undefined variable: 'stream_last'.
# ** Error: ../rtl/header_parser.sv(121): (vlog-2730) Undefined variable: 'stream_data'.
# ** Error: ../rtl/header_parser.sv(122): (vlog-2730) Undefined variable: 'stream_keep'.
# ** Error: ../rtl/header_parser.sv(123): (vlog-2730) Undefined variable: 'stream_valid'.
# ** Error: ../rtl/header_parser.sv(124): (vlog-2730) Undefined variable: 'stream_last'.
# ** Error: ../rtl/header_parser.sv(128): (vlog-2730) Undefined variable: 'stream_data'.
# ** Error: ../rtl/header_parser.sv(129): (vlog-2730) Undefined variable: 'stream_keep'.
# ** Error: ../rtl/header_parser.sv(130): (vlog-2730) Undefined variable: 'stream_valid'.
# ** Error: ../rtl/header_parser.sv(131): (vlog-2730) Undefined variable: 'stream_last'.
# ** Error: ../rtl/header_parser.sv(134): (vlog-2730) Undefined variable: 'stream_data'.
# ** Error: ../rtl/header_parser.sv(135): (vlog-2730) Undefined variable: 'stream_keep'.
# ** Error: ../rtl/header_parser.sv(136): (vlog-2730) Undefined variable: 'stream_valid'.
# ** Error: ../rtl/header_parser.sv(137): (vlog-2730) Undefined variable: 'stream_last'.
# ** Error (suppressible): ../rtl/header_parser.sv(195): (vlog-2388) 'rst_n' already declared in this scope (header_parser).
# ** Error: (vlog-13069) ../rtl/header_parser.sv(197): near "input": syntax error, unexpected input, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) ../rtl/header_parser.sv(325): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: (vlog-13069) ../rtl/header_parser.sv(350): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 18:20:56 on May 05,2025, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
