<custom_xml_spec>
	<bel_info name="LUT4c_frame_config">
		<bel_pb>
			<pb_type name="LUT4c_frame_config" num_pb="1">
				<pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
					<input name="in" num_pins="4" port_class="lut_in"/>
					<output name="out" num_pins="1" port_class="lut_out"/>
					<delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
      					2.690e-10
      					2.690e-10
      					2.690e-10
      					2.690e-10
     				</delay_matrix>
					<metadata>
						<meta name="fasm_type">LUT</meta>
						<meta name="fasm_lut">
         					INIT[15:0]
       					</meta>
					</metadata>
				</pb_type>
				<pb_type name="ff" blif_model=".latch" class="flipflop" num_pb="1">
					<input name="D" num_pins="1" port_class="D"/>
					<output name="Q" num_pins="1" port_class="Q"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="ff.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
				</pb_type>
				<input name="I0" num_pins="1"/>
				<input name="I1" num_pins="1"/>
				<input name="I2" num_pins="1"/>
				<input name="I3" num_pins="1"/>
				<input name="Ci" num_pins="1"/>
				<clock name="UserCLK" num_pins="1"/>
				<output name="O" num_pins="1"/>
				<output name="Co" num_pins="1"/>
				<input name="SR" num_pins="1"/>
				<input name="EN" num_pins="1"/>
				<interconnect>
					<direct name="I0_to_LUT_in" input="LUT4c_frame_config.I0" output="lut4.in[0]"/>
					<direct name="I1_to_LUT_in" input="LUT4c_frame_config.I1" output="lut4.in[1]"/>
					<direct name="I2_to_LUT_in" input="LUT4c_frame_config.I2" output="lut4.in[2]"/>
					<direct name="I3_to_LUT_in" input="LUT4c_frame_config.I3" output="lut4.in[3]"/>
					<direct name="LUT_out_to_ff" input="lut4.out" output="ff.D">
						<pack_pattern name="lut_with_ff" in_port="lut4.out" out_port="ff.D"/>
					</direct>
					<direct name="clock_pb_to_lut" input="LUT4c_frame_config.UserCLK" output="ff.clk"/>
					<mux name="lut4c_out_mux" input="ff.Q lut4.out" output="LUT4c_frame_config.O">
						<delay_constant max="25e-12" in_port="lut4.out" out_port="LUT4c_frame_config.O"/>
						<delay_constant max="45e-12" in_port="ff.Q" out_port="LUT4c_frame_config.O"/>
						<metadata>
							<meta name="fasm_mux">
        						ff.Q: FF
        						lut4.out: NULL
       						</meta>
						</metadata>
					</mux>
				</interconnect>
				<metadata>
					<meta name="fasm_prefix"> {fasm_prefix_list} </meta>
				</metadata>
			</pb_type>
		</bel_pb>
		<bel_interconnect>
			<direct name="clock_top_to_pb0" input="LUT4AB.UserCLK" output="LUT4c_frame_config[0].clk"/>
			<direct name="clock_top_to_pb1" input="LUT4AB.UserCLK" output="LUT4c_frame_config[1].clk"/>
			<direct name="clock_top_to_pb2" input="LUT4AB.UserCLK" output="LUT4c_frame_config[2].clk"/>
			<direct name="clock_top_to_pb3" input="LUT4AB.UserCLK" output="LUT4c_frame_config[3].clk"/>
			<direct name="clock_top_to_pb4" input="LUT4AB.UserCLK" output="LUT4c_frame_config[4].clk"/>
			<direct name="clock_top_to_pb5" input="LUT4AB.UserCLK" output="LUT4c_frame_config[5].clk"/>
			<direct name="clock_top_to_pb6" input="LUT4AB.UserCLK" output="LUT4c_frame_config[6].clk"/>
			<direct name="clock_top_to_pb7" input="LUT4AB.UserCLK" output="LUT4c_frame_config[7].clk"/>
		</bel_interconnect>
	</bel_info>
	<bel_info name="IO_1_bidirectional_frame_config_pass">
		<bel_pb>
			<pb_type name="IO_1_bidirectional_frame_config_pass" num_pb="1">
				<mode name="pad_is_input">
					<pb_type name="W_input" blif_model=".input" num_pb="1">
						<output name="inpad" num_pins="1"/>
					</pb_type>
					<interconnect>
						<direct name="input_interconnect" input="W_input.inpad" output="IO_1_bidirectional_frame_config_pass.O"/>
					</interconnect>
				</mode>
				<mode name="pad_is_output">
					<pb_type name="W_output" blif_model=".output" num_pb="1">
						<input name="outpad" num_pins="1"/>
					</pb_type>
					<interconnect>
						<direct name="output_interconnect" input="IO_1_bidirectional_frame_config_pass.I" output="W_output.outpad"/>
					</interconnect>
				</mode>
				<input name="UserCLK" num_pins="1"/>
				<input name="I" num_pins="1"/>
				<input name="T" num_pins="1"/>
				<output name="O" num_pins="1"/>
				<output name="Q" num_pins="1"/>
				<metadata>
					<meta name="fasm_prefix">A_ B_</meta>
				</metadata>
			</pb_type>
		</bel_pb>
	</bel_info>
</custom_xml_spec>