#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jan 22 18:43:34 2026
# Process ID: 5460
# Current directory: C:/Users/parkj/Desktop/study/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19264 C:\Users\parkj\Desktop\study\project_1\project_1.xpr
# Log file: C:/Users/parkj/Desktop/study/project_1/vivado.log
# Journal file: C:/Users/parkj/Desktop/study/project_1\vivado.jou
# Running On        :parkjiho
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 5 225H
# CPU Frequency     :3686 MHz
# CPU Physical cores:14
# CPU Logical cores :14
# Host memory       :16672 MB
# Swap memory       :17179 MB
# Total Virtual     :33851 MB
# Available Virtual :22238 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/study/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/study/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1554.613 ; gain = 450.430
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_rotator_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rotator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rotator_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotator_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/incoder_8to3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8to3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_fa16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_rotator8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rotator_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rotator_8bit
Compiling module xil_defaultlib.tb_rotator_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rotator_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rotator_8bit_behav -key {Behavioral:sim_1:Functional:tb_rotator_8bit} -tclbatch {tb_rotator_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_rotator_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000 (rol &h) -> 000  0
00000000 (rol &h) -> 001  0
00000000 (rol &h) -> 010  0
00000000 (rol &h) -> 011  0
00000000 (rol &h) -> 100  0
00000000 (rol &h) -> 101  0
00000000 (rol &h) -> 110  0
00000000 (rol &h) -> 111  0
00000001 (rol &h) -> 000  1
00000001 (rol &h) -> 001  2
00000001 (rol &h) -> 010  4
00000001 (rol &h) -> 011  8
00000001 (rol &h) -> 100 16
00000001 (rol &h) -> 101 32
00000001 (rol &h) -> 110 64
00000001 (rol &h) -> 111128
00000010 (rol &h) -> 000  2
00000010 (rol &h) -> 001  4
00000010 (rol &h) -> 010  8
00000010 (rol &h) -> 011 16
00000010 (rol &h) -> 100 32
00000010 (rol &h) -> 101 64
00000010 (rol &h) -> 110128
00000010 (rol &h) -> 111  1
00000011 (rol &h) -> 000  3
00000011 (rol &h) -> 001  6
00000011 (rol &h) -> 010 12
00000011 (rol &h) -> 011 24
00000011 (rol &h) -> 100 48
00000011 (rol &h) -> 101 96
00000011 (rol &h) -> 110192
00000011 (rol &h) -> 111129
00000100 (rol &h) -> 000  4
00000100 (rol &h) -> 001  8
00000100 (rol &h) -> 010 16
00000100 (rol &h) -> 011 32
00000100 (rol &h) -> 100 64
00000100 (rol &h) -> 101128
00000100 (rol &h) -> 110  1
00000100 (rol &h) -> 111  2
00000101 (rol &h) -> 000  5
00000101 (rol &h) -> 001 10
00000101 (rol &h) -> 010 20
00000101 (rol &h) -> 011 40
00000101 (rol &h) -> 100 80
00000101 (rol &h) -> 101160
00000101 (rol &h) -> 110 65
00000101 (rol &h) -> 111130
00000110 (rol &h) -> 000  6
00000110 (rol &h) -> 001 12
00000110 (rol &h) -> 010 24
00000110 (rol &h) -> 011 48
00000110 (rol &h) -> 100 96
00000110 (rol &h) -> 101192
00000110 (rol &h) -> 110129
00000110 (rol &h) -> 111  3
00000111 (rol &h) -> 000  7
00000111 (rol &h) -> 001 14
00000111 (rol &h) -> 010 28
00000111 (rol &h) -> 011 56
00000111 (rol &h) -> 100112
00000111 (rol &h) -> 101224
00000111 (rol &h) -> 110193
00000111 (rol &h) -> 111131
00001000 (rol &h) -> 000  8
00001000 (rol &h) -> 001 16
00001000 (rol &h) -> 010 32
00001000 (rol &h) -> 011 64
00001000 (rol &h) -> 100128
00001000 (rol &h) -> 101  1
00001000 (rol &h) -> 110  2
00001000 (rol &h) -> 111  4
00001001 (rol &h) -> 000  9
00001001 (rol &h) -> 001 18
00001001 (rol &h) -> 010 36
00001001 (rol &h) -> 011 72
00001001 (rol &h) -> 100144
00001001 (rol &h) -> 101 33
00001001 (rol &h) -> 110 66
00001001 (rol &h) -> 111132
00001010 (rol &h) -> 000 10
00001010 (rol &h) -> 001 20
00001010 (rol &h) -> 010 40
00001010 (rol &h) -> 011 80
00001010 (rol &h) -> 100160
00001010 (rol &h) -> 101 65
00001010 (rol &h) -> 110130
00001010 (rol &h) -> 111  5
00001011 (rol &h) -> 000 11
00001011 (rol &h) -> 001 22
00001011 (rol &h) -> 010 44
00001011 (rol &h) -> 011 88
00001011 (rol &h) -> 100176
00001011 (rol &h) -> 101 97
00001011 (rol &h) -> 110194
00001011 (rol &h) -> 111133
00001100 (rol &h) -> 000 12
00001100 (rol &h) -> 001 24
00001100 (rol &h) -> 010 48
00001100 (rol &h) -> 011 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rotator_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.754 ; gain = 41.422
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_rotator_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rotator_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rotator_8bit_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_rotator_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
00000000 (rol &h) -> 000  0
00000000 (rol &h) -> 001  0
00000000 (rol &h) -> 010  0
00000000 (rol &h) -> 011  0
00000000 (rol &h) -> 100  0
00000000 (rol &h) -> 101  0
00000000 (rol &h) -> 110  0
00000000 (rol &h) -> 111  0
00000001 (rol &h) -> 000  1
00000001 (rol &h) -> 001  2
00000001 (rol &h) -> 010  4
00000001 (rol &h) -> 011  8
00000001 (rol &h) -> 100 16
00000001 (rol &h) -> 101 32
00000001 (rol &h) -> 110 64
00000001 (rol &h) -> 111128
00000010 (rol &h) -> 000  2
00000010 (rol &h) -> 001  4
00000010 (rol &h) -> 010  8
00000010 (rol &h) -> 011 16
00000010 (rol &h) -> 100 32
00000010 (rol &h) -> 101 64
00000010 (rol &h) -> 110128
00000010 (rol &h) -> 111  1
00000011 (rol &h) -> 000  3
00000011 (rol &h) -> 001  6
00000011 (rol &h) -> 010 12
00000011 (rol &h) -> 011 24
00000011 (rol &h) -> 100 48
00000011 (rol &h) -> 101 96
00000011 (rol &h) -> 110192
00000011 (rol &h) -> 111129
00000100 (rol &h) -> 000  4
00000100 (rol &h) -> 001  8
00000100 (rol &h) -> 010 16
00000100 (rol &h) -> 011 32
00000100 (rol &h) -> 100 64
00000100 (rol &h) -> 101128
00000100 (rol &h) -> 110  1
00000100 (rol &h) -> 111  2
00000101 (rol &h) -> 000  5
00000101 (rol &h) -> 001 10
00000101 (rol &h) -> 010 20
00000101 (rol &h) -> 011 40
00000101 (rol &h) -> 100 80
00000101 (rol &h) -> 101160
00000101 (rol &h) -> 110 65
00000101 (rol &h) -> 111130
00000110 (rol &h) -> 000  6
00000110 (rol &h) -> 001 12
00000110 (rol &h) -> 010 24
00000110 (rol &h) -> 011 48
00000110 (rol &h) -> 100 96
00000110 (rol &h) -> 101192
00000110 (rol &h) -> 110129
00000110 (rol &h) -> 111  3
00000111 (rol &h) -> 000  7
00000111 (rol &h) -> 001 14
00000111 (rol &h) -> 010 28
00000111 (rol &h) -> 011 56
00000111 (rol &h) -> 100112
00000111 (rol &h) -> 101224
00000111 (rol &h) -> 110193
00000111 (rol &h) -> 111131
00001000 (rol &h) -> 000  8
00001000 (rol &h) -> 001 16
00001000 (rol &h) -> 010 32
00001000 (rol &h) -> 011 64
00001000 (rol &h) -> 100128
00001000 (rol &h) -> 101  1
00001000 (rol &h) -> 110  2
00001000 (rol &h) -> 111  4
00001001 (rol &h) -> 000  9
00001001 (rol &h) -> 001 18
00001001 (rol &h) -> 010 36
00001001 (rol &h) -> 011 72
00001001 (rol &h) -> 100144
00001001 (rol &h) -> 101 33
00001001 (rol &h) -> 110 66
00001001 (rol &h) -> 111132
00001010 (rol &h) -> 000 10
00001010 (rol &h) -> 001 20
00001010 (rol &h) -> 010 40
00001010 (rol &h) -> 011 80
00001010 (rol &h) -> 100160
00001010 (rol &h) -> 101 65
00001010 (rol &h) -> 110130
00001010 (rol &h) -> 111  5
00001011 (rol &h) -> 000 11
00001011 (rol &h) -> 001 22
00001011 (rol &h) -> 010 44
00001011 (rol &h) -> 011 88
00001011 (rol &h) -> 100176
00001011 (rol &h) -> 101 97
00001011 (rol &h) -> 110194
00001011 (rol &h) -> 111133
00001100 (rol &h) -> 000 12
00001100 (rol &h) -> 001 24
00001100 (rol &h) -> 010 48
00001100 (rol &h) -> 011 96
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1633.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_rotator_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rotator_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotator_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/incoder_8to3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8to3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_fa16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_rotator8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rotator_8bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_rotator_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/parkj/Desktop/study/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rotator_8bit_behav xil_defaultlib.tb_rotator_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rotator_8bit
Compiling module xil_defaultlib.tb_rotator_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rotator_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
00000000 (rol 000) -> 00000000
00000000 (rol 001) -> 00000000
00000000 (rol 010) -> 00000000
00000000 (rol 011) -> 00000000
00000000 (rol 100) -> 00000000
00000000 (rol 101) -> 00000000
00000000 (rol 110) -> 00000000
00000000 (rol 111) -> 00000000
00000001 (rol 000) -> 00000001
00000001 (rol 001) -> 00000010
00000001 (rol 010) -> 00000100
00000001 (rol 011) -> 00001000
00000001 (rol 100) -> 00010000
00000001 (rol 101) -> 00100000
00000001 (rol 110) -> 01000000
00000001 (rol 111) -> 10000000
00000010 (rol 000) -> 00000010
00000010 (rol 001) -> 00000100
00000010 (rol 010) -> 00001000
00000010 (rol 011) -> 00010000
00000010 (rol 100) -> 00100000
00000010 (rol 101) -> 01000000
00000010 (rol 110) -> 10000000
00000010 (rol 111) -> 00000001
00000011 (rol 000) -> 00000011
00000011 (rol 001) -> 00000110
00000011 (rol 010) -> 00001100
00000011 (rol 011) -> 00011000
00000011 (rol 100) -> 00110000
00000011 (rol 101) -> 01100000
00000011 (rol 110) -> 11000000
00000011 (rol 111) -> 10000001
00000100 (rol 000) -> 00000100
00000100 (rol 001) -> 00001000
00000100 (rol 010) -> 00010000
00000100 (rol 011) -> 00100000
00000100 (rol 100) -> 01000000
00000100 (rol 101) -> 10000000
00000100 (rol 110) -> 00000001
00000100 (rol 111) -> 00000010
00000101 (rol 000) -> 00000101
00000101 (rol 001) -> 00001010
00000101 (rol 010) -> 00010100
00000101 (rol 011) -> 00101000
00000101 (rol 100) -> 01010000
00000101 (rol 101) -> 10100000
00000101 (rol 110) -> 01000001
00000101 (rol 111) -> 10000010
00000110 (rol 000) -> 00000110
00000110 (rol 001) -> 00001100
00000110 (rol 010) -> 00011000
00000110 (rol 011) -> 00110000
00000110 (rol 100) -> 01100000
00000110 (rol 101) -> 11000000
00000110 (rol 110) -> 10000001
00000110 (rol 111) -> 00000011
00000111 (rol 000) -> 00000111
00000111 (rol 001) -> 00001110
00000111 (rol 010) -> 00011100
00000111 (rol 011) -> 00111000
00000111 (rol 100) -> 01110000
00000111 (rol 101) -> 11100000
00000111 (rol 110) -> 11000001
00000111 (rol 111) -> 10000011
00001000 (rol 000) -> 00001000
00001000 (rol 001) -> 00010000
00001000 (rol 010) -> 00100000
00001000 (rol 011) -> 01000000
00001000 (rol 100) -> 10000000
00001000 (rol 101) -> 00000001
00001000 (rol 110) -> 00000010
00001000 (rol 111) -> 00000100
00001001 (rol 000) -> 00001001
00001001 (rol 001) -> 00010010
00001001 (rol 010) -> 00100100
00001001 (rol 011) -> 01001000
00001001 (rol 100) -> 10010000
00001001 (rol 101) -> 00100001
00001001 (rol 110) -> 01000010
00001001 (rol 111) -> 10000100
00001010 (rol 000) -> 00001010
00001010 (rol 001) -> 00010100
00001010 (rol 010) -> 00101000
00001010 (rol 011) -> 01010000
00001010 (rol 100) -> 10100000
00001010 (rol 101) -> 01000001
00001010 (rol 110) -> 10000010
00001010 (rol 111) -> 00000101
00001011 (rol 000) -> 00001011
00001011 (rol 001) -> 00010110
00001011 (rol 010) -> 00101100
00001011 (rol 011) -> 01011000
00001011 (rol 100) -> 10110000
00001011 (rol 101) -> 01100001
00001011 (rol 110) -> 11000010
00001011 (rol 111) -> 10000101
00001100 (rol 000) -> 00001100
00001100 (rol 001) -> 00011000
00001100 (rol 010) -> 00110000
00001100 (rol 011) -> 01100000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1640.723 ; gain = 0.344
