ARM GAS  /tmp/ccy5QhVy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccy5QhVy.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** /**
  61:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f3xx_hal_msp.c ****   */
  63:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f3xx_hal_msp.c **** 
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40              		.loc 1 69 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 69 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccy5QhVy.s 			page 3


  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 69 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 70 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 70 3 view .LVU8
  56              		.loc 1 70 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 70 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 70 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 77 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE130:
  81              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_CAN_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_CAN_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c **** /**
  80:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP Initialization
  81:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
  83:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccy5QhVy.s 			page 4


  84:Core/Src/stm32f3xx_hal_msp.c **** */
  85:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  86:Core/Src/stm32f3xx_hal_msp.c **** {
  92              		.loc 1 86 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 86 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 102 0002 88B0     		sub	sp, sp, #32
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 40
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 87 3 is_stmt 1 view .LVU16
 106              		.loc 1 87 20 is_stmt 0 view .LVU17
 107 0004 0023     		movs	r3, #0
 108 0006 0393     		str	r3, [sp, #12]
 109 0008 0493     		str	r3, [sp, #16]
 110 000a 0593     		str	r3, [sp, #20]
 111 000c 0693     		str	r3, [sp, #24]
 112 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 113              		.loc 1 88 3 is_stmt 1 view .LVU18
 114              		.loc 1 88 10 is_stmt 0 view .LVU19
 115 0010 0268     		ldr	r2, [r0]
 116              		.loc 1 88 5 view .LVU20
 117 0012 1D4B     		ldr	r3, .L9
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L8
 120              	.LVL1:
 121              	.L5:
  89:Core/Src/stm32f3xx_hal_msp.c ****   {
  90:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  91:Core/Src/stm32f3xx_hal_msp.c **** 
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  95:Core/Src/stm32f3xx_hal_msp.c **** 
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
  98:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 100:Core/Src/stm32f3xx_hal_msp.c ****     */
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt Init */
 109:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 110:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
ARM GAS  /tmp/ccy5QhVy.s 			page 5


 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 112:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 113:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 115:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 116:Core/Src/stm32f3xx_hal_msp.c ****   }
 117:Core/Src/stm32f3xx_hal_msp.c **** 
 118:Core/Src/stm32f3xx_hal_msp.c **** }
 122              		.loc 1 118 1 view .LVU21
 123 0018 08B0     		add	sp, sp, #32
 124              	.LCFI4:
 125              		.cfi_remember_state
 126              		.cfi_def_cfa_offset 8
 127              		@ sp needed
 128 001a 10BD     		pop	{r4, pc}
 129              	.LVL2:
 130              	.L8:
 131              	.LCFI5:
 132              		.cfi_restore_state
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 94 5 is_stmt 1 view .LVU22
 134              	.LBB4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 135              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 136              		.loc 1 94 5 view .LVU24
 137 001c 03F5D633 		add	r3, r3, #109568
 138 0020 DA69     		ldr	r2, [r3, #28]
 139 0022 42F00072 		orr	r2, r2, #33554432
 140 0026 DA61     		str	r2, [r3, #28]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 141              		.loc 1 94 5 view .LVU25
 142 0028 DA69     		ldr	r2, [r3, #28]
 143 002a 02F00072 		and	r2, r2, #33554432
 144 002e 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 145              		.loc 1 94 5 view .LVU26
 146 0030 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 148              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 149              		.loc 1 96 5 view .LVU28
 150              	.LBB5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 151              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 152              		.loc 1 96 5 view .LVU30
 153 0032 5A69     		ldr	r2, [r3, #20]
 154 0034 42F40032 		orr	r2, r2, #131072
 155 0038 5A61     		str	r2, [r3, #20]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 156              		.loc 1 96 5 view .LVU31
 157 003a 5B69     		ldr	r3, [r3, #20]
 158 003c 03F40033 		and	r3, r3, #131072
 159 0040 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
ARM GAS  /tmp/ccy5QhVy.s 			page 6


 160              		.loc 1 96 5 view .LVU32
 161 0042 029B     		ldr	r3, [sp, #8]
 162              	.LBE5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 163              		.loc 1 96 5 view .LVU33
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 165              		.loc 1 101 25 is_stmt 0 view .LVU35
 166 0044 4FF4C053 		mov	r3, #6144
 167 0048 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 102 26 is_stmt 0 view .LVU37
 170 004a 0223     		movs	r3, #2
 171 004c 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 172              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 173              		.loc 1 103 26 is_stmt 0 view .LVU39
 174 004e 0024     		movs	r4, #0
 175 0050 0594     		str	r4, [sp, #20]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 176              		.loc 1 104 5 is_stmt 1 view .LVU40
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 177              		.loc 1 104 27 is_stmt 0 view .LVU41
 178 0052 0323     		movs	r3, #3
 179 0054 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 105 31 is_stmt 0 view .LVU43
 182 0056 0923     		movs	r3, #9
 183 0058 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 184              		.loc 1 106 5 is_stmt 1 view .LVU44
 185 005a 03A9     		add	r1, sp, #12
 186 005c 4FF09040 		mov	r0, #1207959552
 187              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 188              		.loc 1 106 5 is_stmt 0 view .LVU45
 189 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL4:
 109:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 191              		.loc 1 109 5 is_stmt 1 view .LVU46
 192 0064 2246     		mov	r2, r4
 193 0066 2146     		mov	r1, r4
 194 0068 1420     		movs	r0, #20
 195 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 196              	.LVL5:
 110:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 197              		.loc 1 110 5 view .LVU47
 198 006e 1420     		movs	r0, #20
 199 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 200              	.LVL6:
 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
ARM GAS  /tmp/ccy5QhVy.s 			page 7


 201              		.loc 1 111 5 view .LVU48
 202 0074 2246     		mov	r2, r4
 203 0076 2146     		mov	r1, r4
 204 0078 1520     		movs	r0, #21
 205 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 206              	.LVL7:
 112:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 207              		.loc 1 112 5 view .LVU49
 208 007e 1520     		movs	r0, #21
 209 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 210              	.LVL8:
 211              		.loc 1 118 1 is_stmt 0 view .LVU50
 212 0084 C8E7     		b	.L5
 213              	.L10:
 214 0086 00BF     		.align	2
 215              	.L9:
 216 0088 00640040 		.word	1073767424
 217              		.cfi_endproc
 218              	.LFE131:
 220              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_CAN_MspDeInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	HAL_CAN_MspDeInit:
 229              	.LVL9:
 230              	.LFB132:
 119:Core/Src/stm32f3xx_hal_msp.c **** 
 120:Core/Src/stm32f3xx_hal_msp.c **** /**
 121:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 122:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
 124:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f3xx_hal_msp.c **** */
 126:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 127:Core/Src/stm32f3xx_hal_msp.c **** {
 231              		.loc 1 127 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		.loc 1 127 1 is_stmt 0 view .LVU52
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI6:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 128:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 241              		.loc 1 128 3 is_stmt 1 view .LVU53
 242              		.loc 1 128 10 is_stmt 0 view .LVU54
 243 0002 0268     		ldr	r2, [r0]
 244              		.loc 1 128 5 view .LVU55
 245 0004 0A4B     		ldr	r3, .L15
 246 0006 9A42     		cmp	r2, r3
 247 0008 00D0     		beq	.L14
 248              	.LVL10:
ARM GAS  /tmp/ccy5QhVy.s 			page 8


 249              	.L11:
 129:Core/Src/stm32f3xx_hal_msp.c ****   {
 130:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 132:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 133:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 136:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 137:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 138:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 139:Core/Src/stm32f3xx_hal_msp.c ****     */
 140:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 141:Core/Src/stm32f3xx_hal_msp.c **** 
 142:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt DeInit */
 143:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN_RX0_IRQn);
 144:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 145:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 146:Core/Src/stm32f3xx_hal_msp.c **** 
 147:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 148:Core/Src/stm32f3xx_hal_msp.c ****   }
 149:Core/Src/stm32f3xx_hal_msp.c **** 
 150:Core/Src/stm32f3xx_hal_msp.c **** }
 250              		.loc 1 150 1 view .LVU56
 251 000a 08BD     		pop	{r3, pc}
 252              	.LVL11:
 253              	.L14:
 134:Core/Src/stm32f3xx_hal_msp.c **** 
 254              		.loc 1 134 5 is_stmt 1 view .LVU57
 255 000c 094A     		ldr	r2, .L15+4
 256 000e D369     		ldr	r3, [r2, #28]
 257 0010 23F00073 		bic	r3, r3, #33554432
 258 0014 D361     		str	r3, [r2, #28]
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 259              		.loc 1 140 5 view .LVU58
 260 0016 4FF4C051 		mov	r1, #6144
 261 001a 4FF09040 		mov	r0, #1207959552
 262              	.LVL12:
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 263              		.loc 1 140 5 is_stmt 0 view .LVU59
 264 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL13:
 143:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 266              		.loc 1 143 5 is_stmt 1 view .LVU60
 267 0022 1420     		movs	r0, #20
 268 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 269              	.LVL14:
 144:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 270              		.loc 1 144 5 view .LVU61
 271 0028 1520     		movs	r0, #21
 272 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 273              	.LVL15:
 274              		.loc 1 150 1 is_stmt 0 view .LVU62
 275 002e ECE7     		b	.L11
 276              	.L16:
 277              		.align	2
 278              	.L15:
ARM GAS  /tmp/ccy5QhVy.s 			page 9


 279 0030 00640040 		.word	1073767424
 280 0034 00100240 		.word	1073876992
 281              		.cfi_endproc
 282              	.LFE132:
 284              		.text
 285              	.Letext0:
 286              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 287              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 288              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 289              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 290              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 291              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 292              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 293              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 294              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /tmp/ccy5QhVy.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccy5QhVy.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccy5QhVy.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccy5QhVy.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccy5QhVy.s:82     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccy5QhVy.s:89     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccy5QhVy.s:216    .text.HAL_CAN_MspInit:0000000000000088 $d
     /tmp/ccy5QhVy.s:221    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccy5QhVy.s:228    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccy5QhVy.s:279    .text.HAL_CAN_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
