--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW2<0>      |    4.235(R)|      SLOW  |    1.504(R)|      SLOW  |clk_BUFGP         |   0.000|
SW2<1>      |    2.555(R)|      SLOW  |    1.772(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<0>       |   -0.227(R)|      FAST  |    1.904(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<1>       |   -0.361(R)|      FAST  |    2.873(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<2>       |   -0.257(R)|      FAST  |    2.605(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<3>       |   -0.447(R)|      FAST  |    2.934(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<4>       |    0.221(R)|      FAST  |    2.138(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<5>       |    0.278(R)|      FAST  |    2.229(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<6>       |    0.332(R)|      FAST  |    1.921(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<7>       |    0.229(R)|      FAST  |    2.200(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<8>       |    0.106(R)|      FAST  |    2.221(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<9>       |    0.461(R)|      FAST  |    2.174(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<10>      |    0.142(R)|      FAST  |    2.253(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<11>      |    0.298(R)|      FAST  |    1.869(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        14.265(R)|      SLOW  |         5.511(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        14.095(R)|      SLOW  |         5.324(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        14.126(R)|      SLOW  |         5.367(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        13.921(R)|      SLOW  |         5.338(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<0>  |        16.234(R)|      SLOW  |         5.750(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<1>  |        15.504(R)|      SLOW  |         5.600(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<2>  |        15.396(R)|      SLOW  |         5.409(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<3>  |        16.030(R)|      SLOW  |         5.626(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<4>  |        15.103(R)|      SLOW  |         5.474(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<5>  |        15.452(R)|      SLOW  |         5.385(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<6>  |        14.977(R)|      SLOW  |         5.622(R)|      FAST  |clk_BUFGP         |   0.000|
SEG_PEN     |        11.661(R)|      SLOW  |         4.430(R)|      FAST  |clk_BUFGP         |   0.000|
seg_clk     |        11.571(R)|      SLOW  |         4.468(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sout    |        11.594(R)|      SLOW  |         4.482(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.369|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW2<0>         |SEGMENT<0>     |   16.929|
SW2<0>         |SEGMENT<1>     |   15.973|
SW2<0>         |SEGMENT<2>     |   15.865|
SW2<0>         |SEGMENT<3>     |   16.725|
SW2<0>         |SEGMENT<4>     |   15.807|
SW2<0>         |SEGMENT<5>     |   16.156|
SW2<0>         |SEGMENT<6>     |   15.452|
SW2<1>         |SEGMENT<0>     |   15.012|
SW2<1>         |SEGMENT<1>     |   14.542|
SW2<1>         |SEGMENT<2>     |   14.434|
SW2<1>         |SEGMENT<3>     |   14.808|
SW2<1>         |SEGMENT<4>     |   14.576|
SW2<1>         |SEGMENT<5>     |   14.925|
SW2<1>         |SEGMENT<6>     |   14.221|
---------------+---------------+---------+


Analysis completed Wed Nov 15 19:15:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5102 MB



