INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/aludecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/maindecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
