0.6
2018.2
Jun 14 2018
20:41:02
E:/w1encode_3/w1encode_3.sim/sim_1/synth/func/xsim/tb_w1encode_func_synth.v,1734948667,verilog,,,,glbl;w1encode,,,,,,,,
E:/w1encode_3/w1encode_3.srcs/sim_1/new/tb.sv,1734948581,systemVerilog,,,,tb_w1encode,,,,,,,,
