{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617575501736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617575501737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  4 19:31:41 2021 " "Processing started: Sun Apr  4 19:31:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617575501737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575501737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake_memory -c handshake_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake_memory -c handshake_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575501737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617575501903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617575501903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "../hdl/memory.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509880 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-rtl " "Found design unit 1: mmu-rtl" {  } { { "../hdl/mmu.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509881 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../hdl/mmu.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509882 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_state_mealy_state_machine-rtl " "Found design unit 1: four_state_mealy_state_machine-rtl" {  } { { "../hdl/mmu_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509882 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_state_mealy_state_machine " "Found entity 1: four_state_mealy_state_machine" {  } { { "../hdl/mmu_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617575509882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509882 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" top.vhd(19) " "VHDL syntax error at top.vhd(19) near text \":\";  expecting \";\", or \")\"" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" top.vhd(72) " "VHDL syntax error at top.vhd(72) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(78) " "VHDL syntax error at top.vhd(78) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" top.vhd(80) " "VHDL syntax error at top.vhd(80) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(88) " "VHDL syntax error at top.vhd(88) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617575509970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  4 19:31:49 2021 " "Processing ended: Sun Apr  4 19:31:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617575509970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617575509970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617575509970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617575509970 ""}
