// Mem file initialization records.
//
// SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
// Vivado v2016.2 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Saturday October 01, 2016 - 09:13:42 pm, from:
//
//     Map file     - /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/block_design.bmm
//     Data file(s) - /opt/Xilinx/Projects/mic_gather_data/mic_gather_data.srcs/sources_1/bd/block_design/ip/block_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'block_design_i_microblaze_0.block_design_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
