

================================================================
== Vivado HLS Report for 'ALU_perform_operation'
================================================================
* Date:           Thu May 15 01:14:32 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ALU_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.97ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %A), !map !37

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B), !map !41

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %op_code), !map !45

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %result), !map !49

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %carry_borrow), !map !53

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str4, i32 0, i32 0, i4* %A) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str5, i32 0, i32 0, i4* %B) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str8, [8 x i8]* @p_str6, i32 0, i32 0, i3* %op_code) nounwind

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [13 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i4* %result) nounwind

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [7 x i8]* @p_str10, [13 x i8]* @p_str11, i32 0, i32 0, i1* %carry_borrow) nounwind

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecProcessDef([4 x i8]* @p_str2, i32 0, [18 x i8]* @p_str3) nounwind

ST_1: tmp [1/1] 0.00ns
:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

ST_1: val_V [1/1] 0.00ns
:13  %val_V = call i3 @_ssdm_op_Read.ap_auto.volatile.i3P(i3* %op_code)

ST_1: stg_16 [1/1] 2.23ns
:14  switch i3 %val_V, label %._crit_edge [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
    i3 -2, label %7
    i3 -1, label %8
  ]

ST_1: val_V_27 [1/1] 0.00ns
:0  %val_V_27 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_28 [1/1] 0.00ns
:1  %val_V_28 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_7 [1/1] 1.37ns
:2  %r_V_7 = xor i4 %val_V_28, %val_V_27

ST_1: stg_20 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_25 [1/1] 0.00ns
:0  %val_V_25 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_26 [1/1] 0.00ns
:1  %val_V_26 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_3 [1/1] 1.37ns
:2  %r_V_3 = and i4 %val_V_26, %val_V_25

ST_1: res_V_6 [1/1] 1.37ns
:3  %res_V_6 = xor i4 %r_V_3, -1

ST_1: stg_25 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_23 [1/1] 0.00ns
:0  %val_V_23 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_24 [1/1] 0.00ns
:1  %val_V_24 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_6 [1/1] 1.37ns
:2  %r_V_6 = or i4 %val_V_24, %val_V_23

ST_1: stg_29 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_21 [1/1] 0.00ns
:0  %val_V_21 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_22 [1/1] 0.00ns
:1  %val_V_22 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_5 [1/1] 1.37ns
:2  %r_V_5 = and i4 %val_V_22, %val_V_21

ST_1: stg_33 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_11 [1/1] 0.00ns
:0  %val_V_11 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: res_V_3 [1/1] 0.80ns
:1  %res_V_3 = add i4 %val_V_11, -1

ST_1: val_V_12 [1/1] 0.00ns
:2  %val_V_12 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: carry_3 [1/1] 1.88ns
:3  %carry_3 = icmp eq i4 %val_V_12, 0

ST_1: stg_38 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_9 [1/1] 0.00ns
:0  %val_V_9 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: res_V_2 [1/1] 0.80ns
:1  %res_V_2 = add i4 %val_V_9, 1

ST_1: val_V_10 [1/1] 0.00ns
:2  %val_V_10 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: carry_2 [1/1] 1.88ns
:3  %carry_2 = icmp eq i4 %val_V_10, -1

ST_1: stg_43 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_5 [1/1] 0.00ns
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_6 [1/1] 0.00ns
:1  %val_V_6 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: res_V_1 [1/1] 0.80ns
:2  %res_V_1 = sub i4 %val_V_5, %val_V_6

ST_1: val_V_7 [1/1] 0.00ns
:3  %val_V_7 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_8 [1/1] 0.00ns
:4  %val_V_8 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: carry_1 [1/1] 1.88ns
:5  %carry_1 = icmp ult i4 %val_V_7, %val_V_8

ST_1: stg_50 [1/1] 2.23ns
:6  br label %._crit_edge

ST_1: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_2 [1/1] 0.00ns
:1  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: res_V [1/1] 0.80ns
:2  %res_V = add i4 %val_V_2, %val_V_1

ST_1: val_V_3 [1/1] 0.00ns
:3  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_4 [1/1] 0.00ns
:4  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: lhs_V [1/1] 0.00ns
:5  %lhs_V = zext i4 %val_V_3 to i5

ST_1: rhs_V [1/1] 0.00ns
:6  %rhs_V = zext i4 %val_V_4 to i5

ST_1: r_V [1/1] 0.80ns
:7  %r_V = add i5 %rhs_V, %lhs_V

ST_1: carry [1/1] 0.00ns
:8  %carry = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V, i32 4)

ST_1: stg_60 [1/1] 2.23ns
:9  br label %._crit_edge

ST_1: v_V [1/1] 0.00ns
._crit_edge:0  %v_V = phi i4 [ %r_V_7, %8 ], [ %res_V_6, %7 ], [ %r_V_6, %6 ], [ %r_V_5, %5 ], [ %res_V_3, %4 ], [ %res_V_2, %3 ], [ %res_V_1, %2 ], [ %res_V, %1 ], [ 0, %0 ]

ST_1: v [1/1] 0.00ns
._crit_edge:1  %v = phi i1 [ false, %8 ], [ false, %7 ], [ false, %6 ], [ false, %5 ], [ %carry_3, %4 ], [ %carry_2, %3 ], [ %carry_1, %2 ], [ %carry, %1 ], [ false, %0 ]

ST_1: stg_63 [1/1] 0.00ns
._crit_edge:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %result, i4 %v_V)

ST_1: stg_64 [1/1] 0.00ns
._crit_edge:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %carry_borrow, i1 %v)

ST_1: empty [1/1] 0.00ns
._crit_edge:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)

ST_1: stg_66 [1/1] 0.00ns
._crit_edge:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d0600; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d07b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op_code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x194135d0840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x194135d1a40; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ carry_borrow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x194135d0960; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2    (specbitsmap    ) [ 00]
stg_3    (specbitsmap    ) [ 00]
stg_4    (specbitsmap    ) [ 00]
stg_5    (specbitsmap    ) [ 00]
stg_6    (specbitsmap    ) [ 00]
stg_7    (specport       ) [ 00]
stg_8    (specport       ) [ 00]
stg_9    (specport       ) [ 00]
stg_10   (specport       ) [ 00]
stg_11   (specport       ) [ 00]
stg_12   (specprocessdef ) [ 00]
tmp      (specregionbegin) [ 00]
stg_14   (specprotocol   ) [ 00]
val_V    (read           ) [ 01]
stg_16   (switch         ) [ 00]
val_V_27 (read           ) [ 00]
val_V_28 (read           ) [ 00]
r_V_7    (xor            ) [ 00]
stg_20   (br             ) [ 00]
val_V_25 (read           ) [ 00]
val_V_26 (read           ) [ 00]
r_V_3    (and            ) [ 00]
res_V_6  (xor            ) [ 00]
stg_25   (br             ) [ 00]
val_V_23 (read           ) [ 00]
val_V_24 (read           ) [ 00]
r_V_6    (or             ) [ 00]
stg_29   (br             ) [ 00]
val_V_21 (read           ) [ 00]
val_V_22 (read           ) [ 00]
r_V_5    (and            ) [ 00]
stg_33   (br             ) [ 00]
val_V_11 (read           ) [ 00]
res_V_3  (add            ) [ 00]
val_V_12 (read           ) [ 00]
carry_3  (icmp           ) [ 00]
stg_38   (br             ) [ 00]
val_V_9  (read           ) [ 00]
res_V_2  (add            ) [ 00]
val_V_10 (read           ) [ 00]
carry_2  (icmp           ) [ 00]
stg_43   (br             ) [ 00]
val_V_5  (read           ) [ 00]
val_V_6  (read           ) [ 00]
res_V_1  (sub            ) [ 00]
val_V_7  (read           ) [ 00]
val_V_8  (read           ) [ 00]
carry_1  (icmp           ) [ 00]
stg_50   (br             ) [ 00]
val_V_1  (read           ) [ 00]
val_V_2  (read           ) [ 00]
res_V    (add            ) [ 00]
val_V_3  (read           ) [ 00]
val_V_4  (read           ) [ 00]
lhs_V    (zext           ) [ 00]
rhs_V    (zext           ) [ 00]
r_V      (add            ) [ 00]
carry    (bitselect      ) [ 00]
stg_60   (br             ) [ 00]
v_V      (phi            ) [ 00]
v        (phi            ) [ 00]
stg_63   (write          ) [ 00]
stg_64   (write          ) [ 00]
empty    (specregionend  ) [ 00]
stg_66   (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op_code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="carry_borrow">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_borrow"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i3P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="val_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_27/1 val_V_25/1 val_V_23/1 val_V_21/1 val_V_11/1 val_V_12/1 val_V_9/1 val_V_10/1 val_V_5/1 val_V_7/1 val_V_1/1 val_V_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_28/1 val_V_26/1 val_V_24/1 val_V_22/1 val_V_6/1 val_V_8/1 val_V_2/1 val_V_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stg_63_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_63/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="stg_64_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="v_V_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="v_V_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="4" bw="4" slack="0"/>
<pin id="125" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="4" slack="0"/>
<pin id="127" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="8" bw="4" slack="0"/>
<pin id="129" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="10" bw="4" slack="0"/>
<pin id="131" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="12" bw="4" slack="0"/>
<pin id="133" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="14" bw="4" slack="0"/>
<pin id="135" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="16" bw="1" slack="0"/>
<pin id="137" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="18" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/1 "/>
</bind>
</comp>

<comp id="141" class="1005" name="v_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="v_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="8" bw="1" slack="0"/>
<pin id="154" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="10" bw="1" slack="0"/>
<pin id="156" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="12" bw="1" slack="0"/>
<pin id="158" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="14" bw="1" slack="0"/>
<pin id="160" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="16" bw="1" slack="0"/>
<pin id="162" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_3/1 r_V_5/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_V_7_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="res_V_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="res_V_6/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_V_6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="res_V_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V_3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="carry_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="res_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="carry_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="res_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_V_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="carry_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="carry_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="res_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="lhs_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="rhs_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="r_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="carry_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="78" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="119" pin=16"/></net>

<net id="140"><net_src comp="119" pin="18"/><net_sink comp="102" pin=2"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="169"><net_src comp="144" pin="18"/><net_sink comp="109" pin=2"/></net>

<net id="174"><net_src comp="96" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="119" pin=6"/></net>

<net id="181"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="90" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="188"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="195"><net_src comp="96" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="90" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="202"><net_src comp="90" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="2"/><net_sink comp="119" pin=8"/></net>

<net id="209"><net_src comp="90" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="144" pin=8"/></net>

<net id="216"><net_src comp="90" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="212" pin="2"/><net_sink comp="119" pin=10"/></net>

<net id="223"><net_src comp="90" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="219" pin="2"/><net_sink comp="144" pin=10"/></net>

<net id="230"><net_src comp="90" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="96" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="2"/><net_sink comp="119" pin=12"/></net>

<net id="237"><net_src comp="90" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="96" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="2"/><net_sink comp="144" pin=12"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="90" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="119" pin=14"/></net>

<net id="250"><net_src comp="90" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="96" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="144" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {1 }
	Port: carry_borrow | {1 }
  - Chain level:
	State 1
		r_V : 1
		carry : 2
		v : 3
		stg_63 : 1
		stg_64 : 4
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    res_V_3_fu_198   |    0    |    4    |
|    add   |    res_V_2_fu_212   |    0    |    4    |
|          |     res_V_fu_240    |    0    |    4    |
|          |      r_V_fu_255     |    0    |    4    |
|----------|---------------------|---------|---------|
|    xor   |     r_V_7_fu_177    |    0    |    7    |
|          |    res_V_6_fu_184   |    0    |    7    |
|----------|---------------------|---------|---------|
|    and   |      grp_fu_170     |    0    |    7    |
|----------|---------------------|---------|---------|
|    or    |     r_V_6_fu_191    |    0    |    7    |
|----------|---------------------|---------|---------|
|          |    carry_3_fu_205   |    0    |    2    |
|   icmp   |    carry_2_fu_219   |    0    |    2    |
|          |    carry_1_fu_233   |    0    |    2    |
|----------|---------------------|---------|---------|
|    sub   |    res_V_1_fu_226   |    0    |    4    |
|----------|---------------------|---------|---------|
|          |   val_V_read_fu_84  |    0    |    0    |
|   read   |    grp_read_fu_90   |    0    |    0    |
|          |    grp_read_fu_96   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  | stg_63_write_fu_102 |    0    |    0    |
|          | stg_64_write_fu_109 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |     lhs_V_fu_247    |    0    |    0    |
|          |     rhs_V_fu_251    |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     carry_fu_261    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    54   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|v_V_reg_116|    4   |
| v_reg_141 |    1   |
+-----------+--------+
|   Total   |    5   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   54   |
+-----------+--------+--------+
