

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Wed Apr 16 07:17:37 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.603 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 29, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_80 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_81 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_82 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_83 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_84 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_85 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_86 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_87 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2049 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_88 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_89 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_90 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_91 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_92 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_93 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_94 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_95 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1039 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read938 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read837 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read736 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read635 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read534 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read433 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read332 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read231 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read130 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read29, i2 0"   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i18 %shl_ln"   --->   Operation 35 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319 = sub i19 0, i19 %sext_ln1319"   --->   Operation 36 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V = sub i19 %sub_ln1319, i19 %sext_ln70"   --->   Operation 37 'sub' 'r_V' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_V = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V, i32 5, i32 18"   --->   Operation 38 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i14 %mult_V"   --->   Operation 39 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %p_read130" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%r_V_1 = sub i17 0, i17 %sext_ln70_1"   --->   Operation 41 'sub' 'r_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_1, i32 5, i32 16"   --->   Operation 42 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i12 %mult_V_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 43 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read231, i2 0"   --->   Operation 44 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i18 %shl_ln1319_1"   --->   Operation 45 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%r_V_2 = sub i19 0, i19 %sext_ln1319_1"   --->   Operation 46 'sub' 'r_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2, i32 5, i32 18"   --->   Operation 47 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i14 %mult_V_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 48 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i16 %p_read332" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read332, i2 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i18 %shl_ln1319_2"   --->   Operation 51 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_4 = sub i19 0, i19 %sext_ln1319_2"   --->   Operation 52 'sub' 'sub_ln1319_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3 = sub i19 %sub_ln1319_4, i19 %sext_ln70_2"   --->   Operation 53 'sub' 'r_V_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3, i32 5, i32 18"   --->   Operation 54 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i14 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 55 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %p_read433" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read433, i2 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i18 %shl_ln1319_3"   --->   Operation 58 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_6 = sub i19 0, i19 %sext_ln1319_3"   --->   Operation 59 'sub' 'sub_ln1319_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_4 = sub i19 %sub_ln1319_6, i19 %sext_ln70_3"   --->   Operation 60 'sub' 'r_V_4' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_4, i32 5, i32 18"   --->   Operation 61 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i14 %mult_V_4" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 62 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read534, i1 0"   --->   Operation 63 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i17 %shl_ln1319_4"   --->   Operation 64 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.79ns)   --->   "%r_V_5 = sub i18 0, i18 %sext_ln1319_4"   --->   Operation 65 'sub' 'r_V_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_5, i32 5, i32 17"   --->   Operation 66 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i13 %mult_V_5"   --->   Operation 67 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read635, i3 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i19 %shl_ln1319_5"   --->   Operation 69 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1319_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read635, i1 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i17 %shl_ln1319_6"   --->   Operation 71 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.80ns)   --->   "%r_V_6 = add i20 %sext_ln1319_5, i20 %sext_ln1319_6"   --->   Operation 72 'add' 'r_V_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_6, i32 5, i32 19"   --->   Operation 73 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i15 %mult_V_6"   --->   Operation 74 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read736, i32 4, i32 15"   --->   Operation 75 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 76 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read837, i32 3, i32 15"   --->   Operation 77 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i13 %mult_V_8"   --->   Operation 78 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i16 %p_read938" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 79 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1319_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read938, i2 0"   --->   Operation 80 'bitconcatenate' 'shl_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i18 %shl_ln1319_7"   --->   Operation 81 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%r_V_7 = sub i19 %sext_ln1319_7, i19 %sext_ln70_4"   --->   Operation 82 'sub' 'r_V_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_7, i32 5, i32 18"   --->   Operation 83 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i14 %mult_V_9"   --->   Operation 84 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i16 %p_read1039" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 85 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1319_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1039, i3 0"   --->   Operation 86 'bitconcatenate' 'shl_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i19 %shl_ln1319_8"   --->   Operation 87 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.80ns)   --->   "%r_V_8 = sub i20 %sext_ln1319_8, i20 %sext_ln70_5"   --->   Operation 88 'sub' 'r_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_8, i32 5, i32 19"   --->   Operation 89 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i15 %mult_V_10"   --->   Operation 90 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i16 %p_read_96" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 91 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1319_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_96, i2 0"   --->   Operation 92 'bitconcatenate' 'shl_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i18 %shl_ln1319_9"   --->   Operation 93 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%r_V_9 = sub i19 %sext_ln1319_9, i19 %sext_ln70_6"   --->   Operation 94 'sub' 'r_V_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_9, i32 5, i32 18"   --->   Operation 95 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i14 %mult_V_11"   --->   Operation 96 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_95, i3 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i19 %shl_ln1319_s"   --->   Operation 98 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.80ns)   --->   "%r_V_10 = sub i20 0, i20 %sext_ln1319_10"   --->   Operation 99 'sub' 'r_V_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_10, i32 5, i32 19"   --->   Operation 100 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i15 %mult_V_12"   --->   Operation 101 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1319_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_94, i3 0"   --->   Operation 102 'bitconcatenate' 'shl_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i19 %shl_ln1319_10"   --->   Operation 103 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1319_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_94, i1 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i17 %shl_ln1319_11"   --->   Operation 105 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.80ns)   --->   "%r_V_11 = sub i20 %sext_ln1319_11, i20 %sext_ln1319_12"   --->   Operation 106 'sub' 'r_V_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_11, i32 5, i32 19"   --->   Operation 107 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i15 %mult_V_13"   --->   Operation 108 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i16 %p_read_93" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 109 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1319_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_93, i2 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i18 %shl_ln1319_12"   --->   Operation 111 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_14 = sub i19 0, i19 %sext_ln1319_13"   --->   Operation 112 'sub' 'sub_ln1319_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_12 = sub i19 %sub_ln1319_14, i19 %sext_ln70_7"   --->   Operation 113 'sub' 'r_V_12' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_12, i32 5, i32 18"   --->   Operation 114 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i14 %mult_V_14"   --->   Operation 115 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i16 %p_read_92" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 116 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1319_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_92, i3 0"   --->   Operation 117 'bitconcatenate' 'shl_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i19 %shl_ln1319_13"   --->   Operation 118 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.80ns)   --->   "%r_V_13 = add i20 %sext_ln1319_14, i20 %sext_ln70_8"   --->   Operation 119 'add' 'r_V_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_13, i32 5, i32 19"   --->   Operation 120 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i15 %mult_V_15"   --->   Operation 121 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i16 %p_read_91" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 122 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1319_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_91, i2 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i18 %shl_ln1319_14"   --->   Operation 124 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.79ns)   --->   "%r_V_14 = add i19 %sext_ln1319_15, i19 %sext_ln70_9"   --->   Operation 125 'add' 'r_V_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_14, i32 5, i32 18"   --->   Operation 126 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i14 %mult_V_16"   --->   Operation 127 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i16 %p_read_90" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 128 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1319_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_90, i3 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i19 %shl_ln1319_15"   --->   Operation 130 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.80ns)   --->   "%r_V_15 = sub i20 %sext_ln1319_16, i20 %sext_ln70_10"   --->   Operation 131 'sub' 'r_V_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_15, i32 5, i32 19"   --->   Operation 132 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i15 %mult_V_17"   --->   Operation 133 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i16 %p_read_89" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 134 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1319_16 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_89, i2 0"   --->   Operation 135 'bitconcatenate' 'shl_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i18 %shl_ln1319_16"   --->   Operation 136 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%r_V_16 = sub i19 %sext_ln1319_17, i19 %sext_ln70_11"   --->   Operation 137 'sub' 'r_V_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_16, i32 5, i32 18"   --->   Operation 138 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i14 %mult_V_18"   --->   Operation 139 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1319_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_88, i3 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i19 %shl_ln1319_17"   --->   Operation 141 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1319_18 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_88, i1 0"   --->   Operation 142 'bitconcatenate' 'shl_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i17 %shl_ln1319_18"   --->   Operation 143 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.80ns)   --->   "%r_V_17 = sub i20 %sext_ln1319_18, i20 %sext_ln1319_19"   --->   Operation 144 'sub' 'r_V_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_17, i32 5, i32 19"   --->   Operation 145 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln864_14 = sext i15 %mult_V_19"   --->   Operation 146 'sext' 'sext_ln864_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read2049, i32 5, i32 15"   --->   Operation 147 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i11 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 148 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i16 %p_read_87" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 149 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln1319_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_87, i3 0"   --->   Operation 150 'bitconcatenate' 'shl_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i19 %shl_ln1319_19"   --->   Operation 151 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.80ns)   --->   "%r_V_18 = sub i20 %sext_ln1319_20, i20 %sext_ln70_12"   --->   Operation 152 'sub' 'r_V_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_18, i32 5, i32 19"   --->   Operation 153 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln864_15 = sext i15 %mult_V_21"   --->   Operation 154 'sext' 'sext_ln864_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i16 %p_read_86" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 155 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1319_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_86, i2 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i18 %shl_ln1319_20"   --->   Operation 157 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.79ns)   --->   "%r_V_19 = sub i19 %sext_ln1319_21, i19 %sext_ln70_13"   --->   Operation 158 'sub' 'r_V_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_19, i32 5, i32 18"   --->   Operation 159 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i14 %mult_V_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i16 %p_read_85" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 161 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1319_21 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_85, i2 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i18 %shl_ln1319_21"   --->   Operation 163 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_21 = sub i19 0, i19 %sext_ln1319_22"   --->   Operation 164 'sub' 'sub_ln1319_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 165 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_20 = sub i19 %sub_ln1319_21, i19 %sext_ln70_14"   --->   Operation 165 'sub' 'r_V_20' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_20, i32 5, i32 18"   --->   Operation 166 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i14 %mult_V_23" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 167 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1319_22 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_84, i1 0"   --->   Operation 168 'bitconcatenate' 'shl_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i17 %shl_ln1319_22"   --->   Operation 169 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.79ns)   --->   "%r_V_21 = sub i18 0, i18 %sext_ln1319_23"   --->   Operation 170 'sub' 'r_V_21' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_21, i32 5, i32 17"   --->   Operation 171 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln864_16 = sext i13 %mult_V_24"   --->   Operation 172 'sext' 'sext_ln864_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1319_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_83, i3 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i19 %shl_ln1319_23"   --->   Operation 174 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1319_24 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_83, i1 0"   --->   Operation 175 'bitconcatenate' 'shl_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i17 %shl_ln1319_24"   --->   Operation 176 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.80ns)   --->   "%r_V_22 = sub i20 %sext_ln1319_25, i20 %sext_ln1319_24"   --->   Operation 177 'sub' 'r_V_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_22, i32 5, i32 19"   --->   Operation 178 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln864_17 = sext i15 %mult_V_25"   --->   Operation 179 'sext' 'sext_ln864_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i16 %p_read_82" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 180 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1319_25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_82, i3 0"   --->   Operation 181 'bitconcatenate' 'shl_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i19 %shl_ln1319_25"   --->   Operation 182 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.80ns)   --->   "%r_V_23 = add i20 %sext_ln1319_26, i20 %sext_ln70_15"   --->   Operation 183 'add' 'r_V_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_23, i32 5, i32 19"   --->   Operation 184 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln864_18 = sext i15 %mult_V_26"   --->   Operation 185 'sext' 'sext_ln864_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i16 %p_read_81" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 186 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1319_26 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_81, i3 0"   --->   Operation 187 'bitconcatenate' 'shl_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i19 %shl_ln1319_26"   --->   Operation 188 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.80ns)   --->   "%r_V_24 = sub i20 %sext_ln1319_27, i20 %sext_ln70_16"   --->   Operation 189 'sub' 'r_V_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_24, i32 5, i32 19"   --->   Operation 190 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln864_19 = sext i15 %mult_V_27"   --->   Operation 191 'sext' 'sext_ln864_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1319_27 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_80, i3 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i19 %shl_ln1319_27"   --->   Operation 193 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1319_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_80, i1 0"   --->   Operation 194 'bitconcatenate' 'shl_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i17 %shl_ln1319_28"   --->   Operation 195 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.80ns)   --->   "%r_V_25 = sub i20 %sext_ln1319_29, i20 %sext_ln1319_28"   --->   Operation 196 'sub' 'r_V_25' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_25, i32 5, i32 19"   --->   Operation 197 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln864_20 = sext i15 %mult_V_28"   --->   Operation 198 'sext' 'sext_ln864_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.76ns)   --->   "%add_ln859 = add i15 %sext_ln17_2, i15 %sext_ln17_3"   --->   Operation 199 'add' 'add_ln859' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i15 %add_ln859"   --->   Operation 200 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i16 %sext_ln859_1, i16 %sext_ln864_1"   --->   Operation 201 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln859_2 = add i15 %sext_ln17_4, i15 %sext_ln17_5"   --->   Operation 202 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i15 %add_ln859_2"   --->   Operation 203 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_3 = add i16 %sext_ln864_2, i16 %sext_ln864_3"   --->   Operation 204 'add' 'add_ln859_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_3, i16 %sext_ln859_2"   --->   Operation 205 'add' 'add_ln859_4' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_1"   --->   Operation 206 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 207 [1/1] (0.77ns)   --->   "%add_ln859_6 = add i16 %sext_ln864_5, i16 %sext_ln864_6"   --->   Operation 207 'add' 'add_ln859_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_7 = add i16 %add_ln859_6, i16 %sext_ln864_4"   --->   Operation 208 'add' 'add_ln859_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_8 = add i16 %sext_ln864_7, i16 %sext_ln864_8"   --->   Operation 209 'add' 'add_ln859_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 210 [1/1] (0.77ns)   --->   "%add_ln859_9 = add i16 %sext_ln864_9, i16 %sext_ln864_10"   --->   Operation 210 'add' 'add_ln859_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_10 = add i16 %add_ln859_9, i16 %add_ln859_8"   --->   Operation 211 'add' 'add_ln859_10' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_11 = add i16 %add_ln859_10, i16 %add_ln859_7"   --->   Operation 212 'add' 'add_ln859_11' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_12 = add i16 %add_ln859_11, i16 %add_ln859_5"   --->   Operation 213 'add' 'add_ln859_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_13 = add i16 %sext_ln864_12, i16 %sext_ln864_13"   --->   Operation 214 'add' 'add_ln859_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_14 = add i16 %add_ln859_13, i16 %sext_ln864_11"   --->   Operation 215 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_15 = add i16 %sext_ln864_14, i16 %sext_ln864_15"   --->   Operation 216 'add' 'add_ln859_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 217 [1/1] (0.76ns)   --->   "%add_ln859_16 = add i15 %sext_ln17_6, i15 %sext_ln17_7"   --->   Operation 217 'add' 'add_ln859_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i15 %add_ln859_16"   --->   Operation 218 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_17 = add i16 %sext_ln859_3, i16 %add_ln859_15"   --->   Operation 219 'add' 'add_ln859_17' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_18 = add i16 %add_ln859_17, i16 %add_ln859_14"   --->   Operation 220 'add' 'add_ln859_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 221 [1/1] (0.77ns)   --->   "%add_ln859_19 = add i16 %sext_ln864_16, i16 %sext_ln864_17"   --->   Operation 221 'add' 'add_ln859_19' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.77ns)   --->   "%add_ln859_20 = add i16 %sext_ln864_18, i16 %sext_ln864_19"   --->   Operation 222 'add' 'add_ln859_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_21 = add i16 %add_ln859_20, i16 %add_ln859_19"   --->   Operation 223 'add' 'add_ln859_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_22 = add i16 %sext_ln864_20, i16 %sext_ln864"   --->   Operation 224 'add' 'add_ln859_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 225 [1/1] (0.74ns)   --->   "%add_ln859_23 = add i13 %sext_ln17, i13 %sext_ln17_1"   --->   Operation 225 'add' 'add_ln859_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i13 %add_ln859_23"   --->   Operation 226 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_24 = add i16 %sext_ln859, i16 %add_ln859_22"   --->   Operation 227 'add' 'add_ln859_24' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_25 = add i16 %add_ln859_24, i16 %add_ln859_21"   --->   Operation 228 'add' 'add_ln859_25' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_26 = add i16 %add_ln859_25, i16 %add_ln859_18"   --->   Operation 229 'add' 'add_ln859_26' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 230 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln859_27 = add i16 %add_ln859_26, i16 %add_ln859_12"   --->   Operation 230 'add' 'add_ln859_27' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i16 %add_ln859_27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 231 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.6ns
The critical path consists of the following:
	wire read operation ('p_read_81', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read27' (firmware/nnet_utils/nnet_mult.h:70) [33]  (0 ns)
	'sub' operation ('r.V') [217]  (0.803 ns)
	'add' operation ('add_ln859_20') [250]  (0.775 ns)
	'add' operation ('add_ln859_21') [251]  (0 ns)
	'add' operation ('add_ln859_25') [256]  (0.675 ns)
	'add' operation ('add_ln859_26') [257]  (0.675 ns)
	'add' operation ('add_ln859_27') [258]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
