$date
	Tue Jun 03 14:49:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! led $end
$var reg 1 " button_in $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " button_in $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! led $end
$var reg 1 % led_status $end
$upscope $end
$upscope $end
$scope module tb_top_module $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
1$
0#
0"
0!
$end
#5000
1#
#10000
0#
#12000
0%
0$
#15000
1#
#20000
0#
#22000
1"
#25000
1%
1!
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#62000
0"
#65000
0%
0!
1#
#70000
0#
#75000
1#
#80000
0#
#82000
1"
#85000
1%
1!
1#
#90000
0#
#95000
1#
#97000
0"
#100000
0#
#105000
0%
0!
1#
#110000
0#
#115000
1#
#117000
1"
#120000
0#
#125000
1%
1!
1#
#127000
0!
1$
#130000
0#
#135000
1#
#137000
0%
0"
0$
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#157000
1"
#160000
0#
#162000
0"
#165000
1#
#167000
1"
#170000
0#
#172000
0"
#175000
1#
#180000
0#
#182000
