@N|Running in 64-bit mode
@N: CG364 :"C:\ispLEVER_Classic1_7\ispcpld\..\cae_library\synthesis\verilog\mach.v":417:7:417:14|Synthesizing module OSCTIMER
@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":194:7:194:23|Synthesizing module bounceless_switch
@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":167:7:167:10|Synthesizing module cla4
@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":1:7:1:10|Synthesizing module myLP

