--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May  6 14:10:34 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     JtagBackplane
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.333333 -name clk0 [get_nets io_jtag_tck_c]
            1371 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 32.410ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i7  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_73  (to io_jtag_tck_c -)

   Delay:                   9.123ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.123ns data_path ctrl_tap_instruction_i7 to ctrl_tap_tdoUnbufferd_regNext_73 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.410ns

 Path Details: ctrl_tap_instruction_i7 to ctrl_tap_tdoUnbufferd_regNext_73

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i7 (from io_jtag_tck_c)
Route         3   e 1.339                                  ctrl_tap_instruction[7]
LUT4        ---     0.408             I0 to O              i1_4_lut_adj_21
Route         1   e 1.020                                  n4_adj_16
LUT4        ---     0.408             I2 to O              i1_3_lut
Route         4   e 1.297                                  n2699
LUT4        ---     0.408             I0 to O              i2_3_lut_4_lut
Route         1   e 1.020                                  n2628
LUT4        ---     0.408             I3 to O              mux_258_i1_4_lut
Route         1   e 1.020                                  n923
LUT4        ---     0.408             I0 to O              mux_260_i1_3_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.123  (26.4% logic, 73.6% route), 6 logic levels.


Passed:  The following path meets requirements by 32.410ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i7  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_73  (to io_jtag_tck_c -)

   Delay:                   9.123ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.123ns data_path ctrl_tap_instruction_i7 to ctrl_tap_tdoUnbufferd_regNext_73 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.410ns

 Path Details: ctrl_tap_instruction_i7 to ctrl_tap_tdoUnbufferd_regNext_73

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i7 (from io_jtag_tck_c)
Route         3   e 1.339                                  ctrl_tap_instruction[7]
LUT4        ---     0.408             I0 to O              i1_4_lut_adj_21
Route         1   e 1.020                                  n4_adj_16
LUT4        ---     0.408             I2 to O              i1_3_lut
Route         4   e 1.297                                  n2699
LUT4        ---     0.408             I0 to O              i2178_2_lut_3_lut_4_lut
Route         1   e 1.020                                  n2787
LUT4        ---     0.408             I1 to O              mux_258_i1_4_lut
Route         1   e 1.020                                  n923
LUT4        ---     0.408             I0 to O              mux_260_i1_3_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.123  (26.4% logic, 73.6% route), 6 logic levels.


Passed:  The following path meets requirements by 32.410ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i6  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_73  (to io_jtag_tck_c -)

   Delay:                   9.123ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.123ns data_path ctrl_tap_instruction_i6 to ctrl_tap_tdoUnbufferd_regNext_73 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.410ns

 Path Details: ctrl_tap_instruction_i6 to ctrl_tap_tdoUnbufferd_regNext_73

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i6 (from io_jtag_tck_c)
Route         3   e 1.339                                  ctrl_tap_instruction[6]
LUT4        ---     0.408             I2 to O              i1_4_lut_adj_21
Route         1   e 1.020                                  n4_adj_16
LUT4        ---     0.408             I2 to O              i1_3_lut
Route         4   e 1.297                                  n2699
LUT4        ---     0.408             I0 to O              i2_3_lut_4_lut
Route         1   e 1.020                                  n2628
LUT4        ---     0.408             I3 to O              mux_258_i1_4_lut
Route         1   e 1.020                                  n923
LUT4        ---     0.408             I0 to O              mux_260_i1_3_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.123  (26.4% logic, 73.6% route), 6 logic levels.

Report: 9.256 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.333333 -name    |             |             |
clk0 [get_nets io_jtag_tck_c]           |    83.333 ns|    18.512 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1371 paths, 197 nets, and 610 connections (96.2% coverage)


Peak memory: 163196928 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
