#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT1` reader"]
pub type R = crate::R<McanWrap_McanCfgVbp_McanRegsNdat1Spec>;
#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT1` writer"]
pub type W = crate::W<McanWrap_McanCfgVbp_McanRegsNdat1Spec>;
#[doc = "Field `ND0` reader - 0:0\\]
New Data"]
pub type Nd0R = crate::BitReader;
#[doc = "Field `ND0` writer - 0:0\\]
New Data"]
pub type Nd0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND1` reader - 1:1\\]
New Data"]
pub type Nd1R = crate::BitReader;
#[doc = "Field `ND1` writer - 1:1\\]
New Data"]
pub type Nd1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND2` reader - 2:2\\]
New Data"]
pub type Nd2R = crate::BitReader;
#[doc = "Field `ND2` writer - 2:2\\]
New Data"]
pub type Nd2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND3` reader - 3:3\\]
New Data"]
pub type Nd3R = crate::BitReader;
#[doc = "Field `ND3` writer - 3:3\\]
New Data"]
pub type Nd3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND4` reader - 4:4\\]
New Data"]
pub type Nd4R = crate::BitReader;
#[doc = "Field `ND4` writer - 4:4\\]
New Data"]
pub type Nd4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND5` reader - 5:5\\]
New Data"]
pub type Nd5R = crate::BitReader;
#[doc = "Field `ND5` writer - 5:5\\]
New Data"]
pub type Nd5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND6` reader - 6:6\\]
New Data"]
pub type Nd6R = crate::BitReader;
#[doc = "Field `ND6` writer - 6:6\\]
New Data"]
pub type Nd6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND7` reader - 7:7\\]
New Data"]
pub type Nd7R = crate::BitReader;
#[doc = "Field `ND7` writer - 7:7\\]
New Data"]
pub type Nd7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND8` reader - 8:8\\]
New Data"]
pub type Nd8R = crate::BitReader;
#[doc = "Field `ND8` writer - 8:8\\]
New Data"]
pub type Nd8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND9` reader - 9:9\\]
New Data"]
pub type Nd9R = crate::BitReader;
#[doc = "Field `ND9` writer - 9:9\\]
New Data"]
pub type Nd9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND10` reader - 10:10\\]
New Data"]
pub type Nd10R = crate::BitReader;
#[doc = "Field `ND10` writer - 10:10\\]
New Data"]
pub type Nd10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND11` reader - 11:11\\]
New Data"]
pub type Nd11R = crate::BitReader;
#[doc = "Field `ND11` writer - 11:11\\]
New Data"]
pub type Nd11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND12` reader - 12:12\\]
New Data"]
pub type Nd12R = crate::BitReader;
#[doc = "Field `ND12` writer - 12:12\\]
New Data"]
pub type Nd12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND13` reader - 13:13\\]
New Data"]
pub type Nd13R = crate::BitReader;
#[doc = "Field `ND13` writer - 13:13\\]
New Data"]
pub type Nd13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND14` reader - 14:14\\]
New Data"]
pub type Nd14R = crate::BitReader;
#[doc = "Field `ND14` writer - 14:14\\]
New Data"]
pub type Nd14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND15` reader - 15:15\\]
New Data"]
pub type Nd15R = crate::BitReader;
#[doc = "Field `ND15` writer - 15:15\\]
New Data"]
pub type Nd15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND16` reader - 16:16\\]
New Data"]
pub type Nd16R = crate::BitReader;
#[doc = "Field `ND16` writer - 16:16\\]
New Data"]
pub type Nd16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND17` reader - 17:17\\]
New Data"]
pub type Nd17R = crate::BitReader;
#[doc = "Field `ND17` writer - 17:17\\]
New Data"]
pub type Nd17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND18` reader - 18:18\\]
New Data"]
pub type Nd18R = crate::BitReader;
#[doc = "Field `ND18` writer - 18:18\\]
New Data"]
pub type Nd18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND19` reader - 19:19\\]
New Data"]
pub type Nd19R = crate::BitReader;
#[doc = "Field `ND19` writer - 19:19\\]
New Data"]
pub type Nd19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND20` reader - 20:20\\]
New Data"]
pub type Nd20R = crate::BitReader;
#[doc = "Field `ND20` writer - 20:20\\]
New Data"]
pub type Nd20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND21` reader - 21:21\\]
New Data"]
pub type Nd21R = crate::BitReader;
#[doc = "Field `ND21` writer - 21:21\\]
New Data"]
pub type Nd21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND22` reader - 22:22\\]
New Data"]
pub type Nd22R = crate::BitReader;
#[doc = "Field `ND22` writer - 22:22\\]
New Data"]
pub type Nd22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND23` reader - 23:23\\]
New Data"]
pub type Nd23R = crate::BitReader;
#[doc = "Field `ND23` writer - 23:23\\]
New Data"]
pub type Nd23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND24` reader - 24:24\\]
New Data"]
pub type Nd24R = crate::BitReader;
#[doc = "Field `ND24` writer - 24:24\\]
New Data"]
pub type Nd24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND25` reader - 25:25\\]
New Data"]
pub type Nd25R = crate::BitReader;
#[doc = "Field `ND25` writer - 25:25\\]
New Data"]
pub type Nd25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND26` reader - 26:26\\]
New Data"]
pub type Nd26R = crate::BitReader;
#[doc = "Field `ND26` writer - 26:26\\]
New Data"]
pub type Nd26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND27` reader - 27:27\\]
New Data"]
pub type Nd27R = crate::BitReader;
#[doc = "Field `ND27` writer - 27:27\\]
New Data"]
pub type Nd27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND28` reader - 28:28\\]
New Data"]
pub type Nd28R = crate::BitReader;
#[doc = "Field `ND28` writer - 28:28\\]
New Data"]
pub type Nd28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND29` reader - 29:29\\]
New Data"]
pub type Nd29R = crate::BitReader;
#[doc = "Field `ND29` writer - 29:29\\]
New Data"]
pub type Nd29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND30` reader - 30:30\\]
New Data"]
pub type Nd30R = crate::BitReader;
#[doc = "Field `ND30` writer - 30:30\\]
New Data"]
pub type Nd30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ND31` reader - 31:31\\]
New Data"]
pub type Nd31R = crate::BitReader;
#[doc = "Field `ND31` writer - 31:31\\]
New Data"]
pub type Nd31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
New Data"]
    #[inline(always)]
    pub fn nd0(&self) -> Nd0R {
        Nd0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
New Data"]
    #[inline(always)]
    pub fn nd1(&self) -> Nd1R {
        Nd1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
New Data"]
    #[inline(always)]
    pub fn nd2(&self) -> Nd2R {
        Nd2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
New Data"]
    #[inline(always)]
    pub fn nd3(&self) -> Nd3R {
        Nd3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
New Data"]
    #[inline(always)]
    pub fn nd4(&self) -> Nd4R {
        Nd4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
New Data"]
    #[inline(always)]
    pub fn nd5(&self) -> Nd5R {
        Nd5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
New Data"]
    #[inline(always)]
    pub fn nd6(&self) -> Nd6R {
        Nd6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
New Data"]
    #[inline(always)]
    pub fn nd7(&self) -> Nd7R {
        Nd7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
New Data"]
    #[inline(always)]
    pub fn nd8(&self) -> Nd8R {
        Nd8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
New Data"]
    #[inline(always)]
    pub fn nd9(&self) -> Nd9R {
        Nd9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
New Data"]
    #[inline(always)]
    pub fn nd10(&self) -> Nd10R {
        Nd10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
New Data"]
    #[inline(always)]
    pub fn nd11(&self) -> Nd11R {
        Nd11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
New Data"]
    #[inline(always)]
    pub fn nd12(&self) -> Nd12R {
        Nd12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
New Data"]
    #[inline(always)]
    pub fn nd13(&self) -> Nd13R {
        Nd13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
New Data"]
    #[inline(always)]
    pub fn nd14(&self) -> Nd14R {
        Nd14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
New Data"]
    #[inline(always)]
    pub fn nd15(&self) -> Nd15R {
        Nd15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
New Data"]
    #[inline(always)]
    pub fn nd16(&self) -> Nd16R {
        Nd16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
New Data"]
    #[inline(always)]
    pub fn nd17(&self) -> Nd17R {
        Nd17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
New Data"]
    #[inline(always)]
    pub fn nd18(&self) -> Nd18R {
        Nd18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
New Data"]
    #[inline(always)]
    pub fn nd19(&self) -> Nd19R {
        Nd19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
New Data"]
    #[inline(always)]
    pub fn nd20(&self) -> Nd20R {
        Nd20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
New Data"]
    #[inline(always)]
    pub fn nd21(&self) -> Nd21R {
        Nd21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
New Data"]
    #[inline(always)]
    pub fn nd22(&self) -> Nd22R {
        Nd22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
New Data"]
    #[inline(always)]
    pub fn nd23(&self) -> Nd23R {
        Nd23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
New Data"]
    #[inline(always)]
    pub fn nd24(&self) -> Nd24R {
        Nd24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
New Data"]
    #[inline(always)]
    pub fn nd25(&self) -> Nd25R {
        Nd25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
New Data"]
    #[inline(always)]
    pub fn nd26(&self) -> Nd26R {
        Nd26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
New Data"]
    #[inline(always)]
    pub fn nd27(&self) -> Nd27R {
        Nd27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
New Data"]
    #[inline(always)]
    pub fn nd28(&self) -> Nd28R {
        Nd28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
New Data"]
    #[inline(always)]
    pub fn nd29(&self) -> Nd29R {
        Nd29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
New Data"]
    #[inline(always)]
    pub fn nd30(&self) -> Nd30R {
        Nd30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
New Data"]
    #[inline(always)]
    pub fn nd31(&self) -> Nd31R {
        Nd31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd0(&mut self) -> Nd0W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd1(&mut self) -> Nd1W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd2(&mut self) -> Nd2W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd3(&mut self) -> Nd3W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd4(&mut self) -> Nd4W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd5(&mut self) -> Nd5W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd6(&mut self) -> Nd6W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd7(&mut self) -> Nd7W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd8(&mut self) -> Nd8W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd9(&mut self) -> Nd9W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd10(&mut self) -> Nd10W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd11(&mut self) -> Nd11W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd12(&mut self) -> Nd12W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd13(&mut self) -> Nd13W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd14(&mut self) -> Nd14W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd15(&mut self) -> Nd15W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd16(&mut self) -> Nd16W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd17(&mut self) -> Nd17W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd18(&mut self) -> Nd18W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd19(&mut self) -> Nd19W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd20(&mut self) -> Nd20W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd21(&mut self) -> Nd21W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd22(&mut self) -> Nd22W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd23(&mut self) -> Nd23W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd24(&mut self) -> Nd24W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd25(&mut self) -> Nd25W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd26(&mut self) -> Nd26W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd27(&mut self) -> Nd27W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd28(&mut self) -> Nd28W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd29(&mut self) -> Nd29W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd30(&mut self) -> Nd30W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
New Data"]
    #[inline(always)]
    #[must_use]
    pub fn nd31(&mut self) -> Nd31W<McanWrap_McanCfgVbp_McanRegsNdat1Spec> {
        Nd31W::new(self, 31)
    }
}
#[doc = "NewDat flags of dedicated Rx buffers 0-31\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mcan_wrap__mcan_cfg_vbp__mcan_regs_ndat1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mcan_wrap__mcan_cfg_vbp__mcan_regs_ndat1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct McanWrap_McanCfgVbp_McanRegsNdat1Spec;
impl crate::RegisterSpec for McanWrap_McanCfgVbp_McanRegsNdat1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mcan_wrap__mcan_cfg_vbp__mcan_regs_ndat1::R`](R) reader structure"]
impl crate::Readable for McanWrap_McanCfgVbp_McanRegsNdat1Spec {}
#[doc = "`write(|w| ..)` method takes [`mcan_wrap__mcan_cfg_vbp__mcan_regs_ndat1::W`](W) writer structure"]
impl crate::Writable for McanWrap_McanCfgVbp_McanRegsNdat1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_NDAT1 to value 0"]
impl crate::Resettable for McanWrap_McanCfgVbp_McanRegsNdat1Spec {
    const RESET_VALUE: u32 = 0;
}
