<stg><name>extendedKalmanFilter_Pipeline_VITIS_LOOP_67_7</name>


<trans_list>

<trans id="381" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_0154382 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_0154382"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_1155385 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_1155385"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_2156388 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2156388"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_3157391 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_3157391"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %p_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_reload

]]></Node>
<StgValue><ssdm name="p_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %p_reload40_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_reload40

]]></Node>
<StgValue><ssdm name="p_reload40_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %p_reload41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_reload41

]]></Node>
<StgValue><ssdm name="p_reload41_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %p_reload42_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_reload42

]]></Node>
<StgValue><ssdm name="p_reload42_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %P_0_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_0_load

]]></Node>
<StgValue><ssdm name="P_0_0_load_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %P_0_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_1_load

]]></Node>
<StgValue><ssdm name="P_0_1_load_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %P_0_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_2_load

]]></Node>
<StgValue><ssdm name="P_0_2_load_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %P_0_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_3_load

]]></Node>
<StgValue><ssdm name="P_0_3_load_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 %P_0_3_load_read, i64 %mux_case_3157391

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i64 %P_0_2_load_read, i64 %mux_case_2156388

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i64 %P_0_1_load_read, i64 %mux_case_1155385

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i64 %P_0_0_load_read, i64 %mux_case_0154382

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln67 = store i3 0, i3 %j_4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %VITIS_LOOP_69_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8:0 %j = load i3 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_69_8:1 %icmp_ln67 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_69_8:2 %add_ln67 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_69_8:3 %br_ln67 = br i1 %icmp_ln67, void %VITIS_LOOP_69_8.split, void %VITIS_LOOP_69_8.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_69_8.split:3 %trunc_ln67 = trunc i3 %j

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
VITIS_LOOP_69_8.split:4 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_69_8.split:16 %switch_ln70 = switch i2 %trunc_ln67, void %arrayidx6327.case.3, i2 0, void %arrayidx6327.case.0, i2 1, void %arrayidx6327.case.1, i2 2, void %arrayidx6327.case.2

]]></Node>
<StgValue><ssdm name="switch_ln70"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6327.exit:0 %store_ln67 = store i3 %add_ln67, i3 %j_4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6327.exit:1 %br_ln67 = br void %VITIS_LOOP_69_8

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="100" st_id="2" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="101" st_id="3" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="102" st_id="4" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="103" st_id="5" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="104" st_id="6" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="105" st_id="7" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="106" st_id="8" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="107" st_id="9" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="108" st_id="10" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="109" st_id="11" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="110" st_id="12" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="111" st_id="13" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="112" st_id="14" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
VITIS_LOOP_69_8.split:7 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 0, i64 1, i64 0, i64 0, i2 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="114" st_id="15" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="116" st_id="16" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:5 %mul = dmul i64 %p_reload42_read, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="118" st_id="17" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="120" st_id="18" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="122" st_id="19" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="124" st_id="20" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="126" st_id="21" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="128" st_id="22" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="130" st_id="23" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="132" st_id="24" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="134" st_id="25" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="136" st_id="26" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="138" st_id="27" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
VITIS_LOOP_69_8.split:10 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 0, i64 0, i64 1, i64 0, i2 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="141" st_id="28" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="144" st_id="29" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:6 %add1 = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:8 %mul77_s = dmul i64 %p_reload41_read, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul77_s"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="147" st_id="30" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="148" st_id="30" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="149" st_id="31" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="150" st_id="31" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="151" st_id="32" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="153" st_id="33" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="154" st_id="33" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="155" st_id="34" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="156" st_id="34" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="157" st_id="35" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="158" st_id="35" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="159" st_id="36" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="161" st_id="37" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="162" st_id="37" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="163" st_id="38" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="165" st_id="39" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="167" st_id="40" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="168" st_id="40" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>

<operation id="169" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
VITIS_LOOP_69_8.split:13 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 0, i64 0, i64 0, i64 1, i2 %trunc_ln67

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="170" st_id="41" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="171" st_id="41" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="173" st_id="42" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:9 %add82_s = dadd i64 %add1, i64 %mul77_s

]]></Node>
<StgValue><ssdm name="add82_s"/></StgValue>
</operation>

<operation id="174" st_id="42" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:11 %mul77_4 = dmul i64 %p_reload40_read, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul77_4"/></StgValue>
</operation>

<operation id="175" st_id="42" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="176" st_id="43" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="178" st_id="44" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="179" st_id="44" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="180" st_id="45" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="181" st_id="45" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="182" st_id="46" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="183" st_id="46" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="184" st_id="47" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="185" st_id="47" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="186" st_id="48" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="187" st_id="48" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="188" st_id="49" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="189" st_id="49" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="190" st_id="50" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="191" st_id="50" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="192" st_id="51" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="193" st_id="51" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="194" st_id="52" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="195" st_id="52" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="196" st_id="53" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="197" st_id="53" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="198" st_id="54" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="199" st_id="54" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="200" st_id="55" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:12 %add82_4 = dadd i64 %add82_s, i64 %mul77_4

]]></Node>
<StgValue><ssdm name="add82_4"/></StgValue>
</operation>

<operation id="201" st_id="55" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:14 %mul77_5 = dmul i64 %p_reload_read, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul77_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="202" st_id="56" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="203" st_id="57" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="204" st_id="58" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="205" st_id="59" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="206" st_id="60" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="207" st_id="61" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="208" st_id="62" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="209" st_id="63" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="210" st_id="64" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="211" st_id="65" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="212" st_id="66" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="213" st_id="67" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="214" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_69_8.split:0 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="215" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:1 %speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln67"/></StgValue>
</operation>

<operation id="216" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8.split:2 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="217" st_id="68" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_69_8.split:15 %add82_5 = dadd i64 %add82_4, i64 %mul77_5

]]></Node>
<StgValue><ssdm name="add82_5"/></StgValue>
</operation>

<operation id="230" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:0 %mux_case_0154382_load = load i64 %mux_case_0154382

]]></Node>
<StgValue><ssdm name="mux_case_0154382_load"/></StgValue>
</operation>

<operation id="231" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:1 %mux_case_1155385_load = load i64 %mux_case_1155385

]]></Node>
<StgValue><ssdm name="mux_case_1155385_load"/></StgValue>
</operation>

<operation id="232" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:2 %mux_case_2156388_load = load i64 %mux_case_2156388

]]></Node>
<StgValue><ssdm name="mux_case_2156388_load"/></StgValue>
</operation>

<operation id="233" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:3 %mux_case_3157391_load = load i64 %mux_case_3157391

]]></Node>
<StgValue><ssdm name="mux_case_3157391_load"/></StgValue>
</operation>

<operation id="234" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_3157391_out, i64 %mux_case_3157391_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="235" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_2156388_out, i64 %mux_case_2156388_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="236" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_1155385_out, i64 %mux_case_1155385_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="237" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_0154382_out, i64 %mux_case_0154382_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="238" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
VITIS_LOOP_69_8.1.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="218" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6327.case.2:0 %store_ln70 = store i64 %add82_5, i64 %P_0_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="219" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx6327.case.2:1 %store_ln70 = store i64 %add82_5, i64 %mux_case_2156388

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="220" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6327.case.2:2 %br_ln70 = br void %arrayidx6327.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="221" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6327.case.1:0 %store_ln70 = store i64 %add82_5, i64 %P_0_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="222" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx6327.case.1:1 %store_ln70 = store i64 %add82_5, i64 %mux_case_1155385

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="223" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6327.case.1:2 %br_ln70 = br void %arrayidx6327.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="224" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6327.case.0:0 %store_ln70 = store i64 %add82_5, i64 %P_0_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="225" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx6327.case.0:1 %store_ln70 = store i64 %add82_5, i64 %mux_case_0154382

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="226" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6327.case.0:2 %br_ln70 = br void %arrayidx6327.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="227" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6327.case.3:0 %store_ln70 = store i64 %add82_5, i64 %P_0_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="228" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
arrayidx6327.case.3:1 %store_ln70 = store i64 %add82_5, i64 %mux_case_3157391

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="229" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6327.case.3:2 %br_ln70 = br void %arrayidx6327.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="382" name="P_0_3_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_3_load"/></StgValue>
</port>
<port id="383" name="P_0_2_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_2_load"/></StgValue>
</port>
<port id="384" name="P_0_1_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_1_load"/></StgValue>
</port>
<port id="385" name="P_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_0_load"/></StgValue>
</port>
<port id="386" name="p_reload42" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_reload42"/></StgValue>
</port>
<port id="387" name="p_reload41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_reload41"/></StgValue>
</port>
<port id="388" name="p_reload40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_reload40"/></StgValue>
</port>
<port id="389" name="p_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_reload"/></StgValue>
</port>
<port id="390" name="mux_case_3157391_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_3157391_out"/></StgValue>
</port>
<port id="391" name="mux_case_2156388_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_2156388_out"/></StgValue>
</port>
<port id="392" name="mux_case_1155385_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_1155385_out"/></StgValue>
</port>
<port id="393" name="mux_case_0154382_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_0154382_out"/></StgValue>
</port>
<port id="394" name="P_0_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_0"/></StgValue>
</port>
<port id="395" name="P_0_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_1"/></StgValue>
</port>
<port id="396" name="P_0_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_2"/></StgValue>
</port>
<port id="397" name="P_0_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="P_0_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="399" from="StgValue_398" to="j_4" fromId="398" toId="72">
</dataflow>
<dataflow id="400" from="StgValue_398" to="mux_case_0154382" fromId="398" toId="73">
</dataflow>
<dataflow id="401" from="StgValue_398" to="mux_case_1155385" fromId="398" toId="74">
</dataflow>
<dataflow id="402" from="StgValue_398" to="mux_case_2156388" fromId="398" toId="75">
</dataflow>
<dataflow id="403" from="StgValue_398" to="mux_case_3157391" fromId="398" toId="76">
</dataflow>
<dataflow id="405" from="_ssdm_op_Read.ap_auto.double" to="p_reload_read" fromId="404" toId="77">
</dataflow>
<dataflow id="406" from="p_reload" to="p_reload_read" fromId="389" toId="77">
</dataflow>
<dataflow id="407" from="_ssdm_op_Read.ap_auto.double" to="p_reload40_read" fromId="404" toId="78">
</dataflow>
<dataflow id="408" from="p_reload40" to="p_reload40_read" fromId="388" toId="78">
</dataflow>
<dataflow id="409" from="_ssdm_op_Read.ap_auto.double" to="p_reload41_read" fromId="404" toId="79">
</dataflow>
<dataflow id="410" from="p_reload41" to="p_reload41_read" fromId="387" toId="79">
</dataflow>
<dataflow id="411" from="_ssdm_op_Read.ap_auto.double" to="p_reload42_read" fromId="404" toId="80">
</dataflow>
<dataflow id="412" from="p_reload42" to="p_reload42_read" fromId="386" toId="80">
</dataflow>
<dataflow id="413" from="_ssdm_op_Read.ap_auto.double" to="P_0_0_load_read" fromId="404" toId="81">
</dataflow>
<dataflow id="414" from="P_0_0_load" to="P_0_0_load_read" fromId="385" toId="81">
</dataflow>
<dataflow id="415" from="_ssdm_op_Read.ap_auto.double" to="P_0_1_load_read" fromId="404" toId="82">
</dataflow>
<dataflow id="416" from="P_0_1_load" to="P_0_1_load_read" fromId="384" toId="82">
</dataflow>
<dataflow id="417" from="_ssdm_op_Read.ap_auto.double" to="P_0_2_load_read" fromId="404" toId="83">
</dataflow>
<dataflow id="418" from="P_0_2_load" to="P_0_2_load_read" fromId="383" toId="83">
</dataflow>
<dataflow id="419" from="_ssdm_op_Read.ap_auto.double" to="P_0_3_load_read" fromId="404" toId="84">
</dataflow>
<dataflow id="420" from="P_0_3_load" to="P_0_3_load_read" fromId="382" toId="84">
</dataflow>
<dataflow id="421" from="P_0_3_load_read" to="store_ln0" fromId="84" toId="85">
</dataflow>
<dataflow id="422" from="mux_case_3157391" to="store_ln0" fromId="76" toId="85">
</dataflow>
<dataflow id="423" from="P_0_2_load_read" to="store_ln0" fromId="83" toId="86">
</dataflow>
<dataflow id="424" from="mux_case_2156388" to="store_ln0" fromId="75" toId="86">
</dataflow>
<dataflow id="425" from="P_0_1_load_read" to="store_ln0" fromId="82" toId="87">
</dataflow>
<dataflow id="426" from="mux_case_1155385" to="store_ln0" fromId="74" toId="87">
</dataflow>
<dataflow id="427" from="P_0_0_load_read" to="store_ln0" fromId="81" toId="88">
</dataflow>
<dataflow id="428" from="mux_case_0154382" to="store_ln0" fromId="73" toId="88">
</dataflow>
<dataflow id="430" from="StgValue_429" to="store_ln67" fromId="429" toId="89">
</dataflow>
<dataflow id="431" from="j_4" to="store_ln67" fromId="72" toId="89">
</dataflow>
<dataflow id="432" from="j_4" to="j" fromId="72" toId="91">
</dataflow>
<dataflow id="433" from="j" to="icmp_ln67" fromId="91" toId="92">
</dataflow>
<dataflow id="435" from="StgValue_434" to="icmp_ln67" fromId="434" toId="92">
</dataflow>
<dataflow id="436" from="j" to="add_ln67" fromId="91" toId="93">
</dataflow>
<dataflow id="438" from="StgValue_437" to="add_ln67" fromId="437" toId="93">
</dataflow>
<dataflow id="439" from="icmp_ln67" to="br_ln67" fromId="92" toId="94">
</dataflow>
<dataflow id="440" from="j" to="trunc_ln67" fromId="91" toId="95">
</dataflow>
<dataflow id="442" from="_ssdm_op_Mux.ap_auto.4double.i2" to="tmp_s" fromId="441" toId="96">
</dataflow>
<dataflow id="444" from="StgValue_443" to="tmp_s" fromId="443" toId="96">
</dataflow>
<dataflow id="446" from="StgValue_445" to="tmp_s" fromId="445" toId="96">
</dataflow>
<dataflow id="447" from="StgValue_445" to="tmp_s" fromId="445" toId="96">
</dataflow>
<dataflow id="448" from="StgValue_445" to="tmp_s" fromId="445" toId="96">
</dataflow>
<dataflow id="449" from="trunc_ln67" to="tmp_s" fromId="95" toId="96">
</dataflow>
<dataflow id="450" from="trunc_ln67" to="switch_ln70" fromId="95" toId="97">
</dataflow>
<dataflow id="452" from="StgValue_451" to="switch_ln70" fromId="451" toId="97">
</dataflow>
<dataflow id="454" from="StgValue_453" to="switch_ln70" fromId="453" toId="97">
</dataflow>
<dataflow id="456" from="StgValue_455" to="switch_ln70" fromId="455" toId="97">
</dataflow>
<dataflow id="457" from="add_ln67" to="store_ln67" fromId="93" toId="98">
</dataflow>
<dataflow id="458" from="j_4" to="store_ln67" fromId="72" toId="98">
</dataflow>
<dataflow id="459" from="p_reload42_read" to="mul" fromId="80" toId="100">
</dataflow>
<dataflow id="460" from="tmp_s" to="mul" fromId="96" toId="100">
</dataflow>
<dataflow id="461" from="p_reload42_read" to="mul" fromId="80" toId="101">
</dataflow>
<dataflow id="462" from="tmp_s" to="mul" fromId="96" toId="101">
</dataflow>
<dataflow id="463" from="p_reload42_read" to="mul" fromId="80" toId="102">
</dataflow>
<dataflow id="464" from="tmp_s" to="mul" fromId="96" toId="102">
</dataflow>
<dataflow id="465" from="p_reload42_read" to="mul" fromId="80" toId="103">
</dataflow>
<dataflow id="466" from="tmp_s" to="mul" fromId="96" toId="103">
</dataflow>
<dataflow id="467" from="p_reload42_read" to="mul" fromId="80" toId="104">
</dataflow>
<dataflow id="468" from="tmp_s" to="mul" fromId="96" toId="104">
</dataflow>
<dataflow id="469" from="p_reload42_read" to="mul" fromId="80" toId="105">
</dataflow>
<dataflow id="470" from="tmp_s" to="mul" fromId="96" toId="105">
</dataflow>
<dataflow id="471" from="p_reload42_read" to="mul" fromId="80" toId="106">
</dataflow>
<dataflow id="472" from="tmp_s" to="mul" fromId="96" toId="106">
</dataflow>
<dataflow id="473" from="p_reload42_read" to="mul" fromId="80" toId="107">
</dataflow>
<dataflow id="474" from="tmp_s" to="mul" fromId="96" toId="107">
</dataflow>
<dataflow id="475" from="p_reload42_read" to="mul" fromId="80" toId="108">
</dataflow>
<dataflow id="476" from="tmp_s" to="mul" fromId="96" toId="108">
</dataflow>
<dataflow id="477" from="p_reload42_read" to="mul" fromId="80" toId="109">
</dataflow>
<dataflow id="478" from="tmp_s" to="mul" fromId="96" toId="109">
</dataflow>
<dataflow id="479" from="p_reload42_read" to="mul" fromId="80" toId="110">
</dataflow>
<dataflow id="480" from="tmp_s" to="mul" fromId="96" toId="110">
</dataflow>
<dataflow id="481" from="p_reload42_read" to="mul" fromId="80" toId="111">
</dataflow>
<dataflow id="482" from="tmp_s" to="mul" fromId="96" toId="111">
</dataflow>
<dataflow id="483" from="p_reload42_read" to="mul" fromId="80" toId="112">
</dataflow>
<dataflow id="484" from="tmp_s" to="mul" fromId="96" toId="112">
</dataflow>
<dataflow id="485" from="_ssdm_op_Mux.ap_auto.4double.i2" to="tmp_10" fromId="441" toId="113">
</dataflow>
<dataflow id="486" from="StgValue_445" to="tmp_10" fromId="445" toId="113">
</dataflow>
<dataflow id="487" from="StgValue_443" to="tmp_10" fromId="443" toId="113">
</dataflow>
<dataflow id="488" from="StgValue_445" to="tmp_10" fromId="445" toId="113">
</dataflow>
<dataflow id="489" from="StgValue_445" to="tmp_10" fromId="445" toId="113">
</dataflow>
<dataflow id="490" from="trunc_ln67" to="tmp_10" fromId="95" toId="113">
</dataflow>
<dataflow id="491" from="p_reload42_read" to="mul" fromId="80" toId="114">
</dataflow>
<dataflow id="492" from="tmp_s" to="mul" fromId="96" toId="114">
</dataflow>
<dataflow id="493" from="p_reload41_read" to="mul77_s" fromId="79" toId="115">
</dataflow>
<dataflow id="494" from="tmp_10" to="mul77_s" fromId="113" toId="115">
</dataflow>
<dataflow id="495" from="p_reload42_read" to="mul" fromId="80" toId="116">
</dataflow>
<dataflow id="496" from="tmp_s" to="mul" fromId="96" toId="116">
</dataflow>
<dataflow id="497" from="p_reload41_read" to="mul77_s" fromId="79" toId="117">
</dataflow>
<dataflow id="498" from="tmp_10" to="mul77_s" fromId="113" toId="117">
</dataflow>
<dataflow id="499" from="mul" to="add1" fromId="116" toId="118">
</dataflow>
<dataflow id="500" from="StgValue_445" to="add1" fromId="445" toId="118">
</dataflow>
<dataflow id="501" from="p_reload41_read" to="mul77_s" fromId="79" toId="119">
</dataflow>
<dataflow id="502" from="tmp_10" to="mul77_s" fromId="113" toId="119">
</dataflow>
<dataflow id="503" from="mul" to="add1" fromId="116" toId="120">
</dataflow>
<dataflow id="504" from="StgValue_445" to="add1" fromId="445" toId="120">
</dataflow>
<dataflow id="505" from="p_reload41_read" to="mul77_s" fromId="79" toId="121">
</dataflow>
<dataflow id="506" from="tmp_10" to="mul77_s" fromId="113" toId="121">
</dataflow>
<dataflow id="507" from="mul" to="add1" fromId="116" toId="122">
</dataflow>
<dataflow id="508" from="StgValue_445" to="add1" fromId="445" toId="122">
</dataflow>
<dataflow id="509" from="p_reload41_read" to="mul77_s" fromId="79" toId="123">
</dataflow>
<dataflow id="510" from="tmp_10" to="mul77_s" fromId="113" toId="123">
</dataflow>
<dataflow id="511" from="mul" to="add1" fromId="116" toId="124">
</dataflow>
<dataflow id="512" from="StgValue_445" to="add1" fromId="445" toId="124">
</dataflow>
<dataflow id="513" from="p_reload41_read" to="mul77_s" fromId="79" toId="125">
</dataflow>
<dataflow id="514" from="tmp_10" to="mul77_s" fromId="113" toId="125">
</dataflow>
<dataflow id="515" from="mul" to="add1" fromId="116" toId="126">
</dataflow>
<dataflow id="516" from="StgValue_445" to="add1" fromId="445" toId="126">
</dataflow>
<dataflow id="517" from="p_reload41_read" to="mul77_s" fromId="79" toId="127">
</dataflow>
<dataflow id="518" from="tmp_10" to="mul77_s" fromId="113" toId="127">
</dataflow>
<dataflow id="519" from="mul" to="add1" fromId="116" toId="128">
</dataflow>
<dataflow id="520" from="StgValue_445" to="add1" fromId="445" toId="128">
</dataflow>
<dataflow id="521" from="p_reload41_read" to="mul77_s" fromId="79" toId="129">
</dataflow>
<dataflow id="522" from="tmp_10" to="mul77_s" fromId="113" toId="129">
</dataflow>
<dataflow id="523" from="mul" to="add1" fromId="116" toId="130">
</dataflow>
<dataflow id="524" from="StgValue_445" to="add1" fromId="445" toId="130">
</dataflow>
<dataflow id="525" from="p_reload41_read" to="mul77_s" fromId="79" toId="131">
</dataflow>
<dataflow id="526" from="tmp_10" to="mul77_s" fromId="113" toId="131">
</dataflow>
<dataflow id="527" from="mul" to="add1" fromId="116" toId="132">
</dataflow>
<dataflow id="528" from="StgValue_445" to="add1" fromId="445" toId="132">
</dataflow>
<dataflow id="529" from="p_reload41_read" to="mul77_s" fromId="79" toId="133">
</dataflow>
<dataflow id="530" from="tmp_10" to="mul77_s" fromId="113" toId="133">
</dataflow>
<dataflow id="531" from="mul" to="add1" fromId="116" toId="134">
</dataflow>
<dataflow id="532" from="StgValue_445" to="add1" fromId="445" toId="134">
</dataflow>
<dataflow id="533" from="p_reload41_read" to="mul77_s" fromId="79" toId="135">
</dataflow>
<dataflow id="534" from="tmp_10" to="mul77_s" fromId="113" toId="135">
</dataflow>
<dataflow id="535" from="mul" to="add1" fromId="116" toId="136">
</dataflow>
<dataflow id="536" from="StgValue_445" to="add1" fromId="445" toId="136">
</dataflow>
<dataflow id="537" from="p_reload41_read" to="mul77_s" fromId="79" toId="137">
</dataflow>
<dataflow id="538" from="tmp_10" to="mul77_s" fromId="113" toId="137">
</dataflow>
<dataflow id="539" from="mul" to="add1" fromId="116" toId="138">
</dataflow>
<dataflow id="540" from="StgValue_445" to="add1" fromId="445" toId="138">
</dataflow>
<dataflow id="541" from="p_reload41_read" to="mul77_s" fromId="79" toId="139">
</dataflow>
<dataflow id="542" from="tmp_10" to="mul77_s" fromId="113" toId="139">
</dataflow>
<dataflow id="543" from="_ssdm_op_Mux.ap_auto.4double.i2" to="tmp_11" fromId="441" toId="140">
</dataflow>
<dataflow id="544" from="StgValue_445" to="tmp_11" fromId="445" toId="140">
</dataflow>
<dataflow id="545" from="StgValue_445" to="tmp_11" fromId="445" toId="140">
</dataflow>
<dataflow id="546" from="StgValue_443" to="tmp_11" fromId="443" toId="140">
</dataflow>
<dataflow id="547" from="StgValue_445" to="tmp_11" fromId="445" toId="140">
</dataflow>
<dataflow id="548" from="trunc_ln67" to="tmp_11" fromId="95" toId="140">
</dataflow>
<dataflow id="549" from="mul" to="add1" fromId="116" toId="141">
</dataflow>
<dataflow id="550" from="StgValue_445" to="add1" fromId="445" toId="141">
</dataflow>
<dataflow id="551" from="p_reload41_read" to="mul77_s" fromId="79" toId="142">
</dataflow>
<dataflow id="552" from="tmp_10" to="mul77_s" fromId="113" toId="142">
</dataflow>
<dataflow id="553" from="p_reload40_read" to="mul77_4" fromId="78" toId="143">
</dataflow>
<dataflow id="554" from="tmp_11" to="mul77_4" fromId="140" toId="143">
</dataflow>
<dataflow id="555" from="mul" to="add1" fromId="116" toId="144">
</dataflow>
<dataflow id="556" from="StgValue_445" to="add1" fromId="445" toId="144">
</dataflow>
<dataflow id="557" from="p_reload41_read" to="mul77_s" fromId="79" toId="145">
</dataflow>
<dataflow id="558" from="tmp_10" to="mul77_s" fromId="113" toId="145">
</dataflow>
<dataflow id="559" from="p_reload40_read" to="mul77_4" fromId="78" toId="146">
</dataflow>
<dataflow id="560" from="tmp_11" to="mul77_4" fromId="140" toId="146">
</dataflow>
<dataflow id="561" from="add1" to="add82_s" fromId="144" toId="147">
</dataflow>
<dataflow id="562" from="mul77_s" to="add82_s" fromId="145" toId="147">
</dataflow>
<dataflow id="563" from="p_reload40_read" to="mul77_4" fromId="78" toId="148">
</dataflow>
<dataflow id="564" from="tmp_11" to="mul77_4" fromId="140" toId="148">
</dataflow>
<dataflow id="565" from="add1" to="add82_s" fromId="144" toId="149">
</dataflow>
<dataflow id="566" from="mul77_s" to="add82_s" fromId="145" toId="149">
</dataflow>
<dataflow id="567" from="p_reload40_read" to="mul77_4" fromId="78" toId="150">
</dataflow>
<dataflow id="568" from="tmp_11" to="mul77_4" fromId="140" toId="150">
</dataflow>
<dataflow id="569" from="add1" to="add82_s" fromId="144" toId="151">
</dataflow>
<dataflow id="570" from="mul77_s" to="add82_s" fromId="145" toId="151">
</dataflow>
<dataflow id="571" from="p_reload40_read" to="mul77_4" fromId="78" toId="152">
</dataflow>
<dataflow id="572" from="tmp_11" to="mul77_4" fromId="140" toId="152">
</dataflow>
<dataflow id="573" from="add1" to="add82_s" fromId="144" toId="153">
</dataflow>
<dataflow id="574" from="mul77_s" to="add82_s" fromId="145" toId="153">
</dataflow>
<dataflow id="575" from="p_reload40_read" to="mul77_4" fromId="78" toId="154">
</dataflow>
<dataflow id="576" from="tmp_11" to="mul77_4" fromId="140" toId="154">
</dataflow>
<dataflow id="577" from="add1" to="add82_s" fromId="144" toId="155">
</dataflow>
<dataflow id="578" from="mul77_s" to="add82_s" fromId="145" toId="155">
</dataflow>
<dataflow id="579" from="p_reload40_read" to="mul77_4" fromId="78" toId="156">
</dataflow>
<dataflow id="580" from="tmp_11" to="mul77_4" fromId="140" toId="156">
</dataflow>
<dataflow id="581" from="add1" to="add82_s" fromId="144" toId="157">
</dataflow>
<dataflow id="582" from="mul77_s" to="add82_s" fromId="145" toId="157">
</dataflow>
<dataflow id="583" from="p_reload40_read" to="mul77_4" fromId="78" toId="158">
</dataflow>
<dataflow id="584" from="tmp_11" to="mul77_4" fromId="140" toId="158">
</dataflow>
<dataflow id="585" from="add1" to="add82_s" fromId="144" toId="159">
</dataflow>
<dataflow id="586" from="mul77_s" to="add82_s" fromId="145" toId="159">
</dataflow>
<dataflow id="587" from="p_reload40_read" to="mul77_4" fromId="78" toId="160">
</dataflow>
<dataflow id="588" from="tmp_11" to="mul77_4" fromId="140" toId="160">
</dataflow>
<dataflow id="589" from="add1" to="add82_s" fromId="144" toId="161">
</dataflow>
<dataflow id="590" from="mul77_s" to="add82_s" fromId="145" toId="161">
</dataflow>
<dataflow id="591" from="p_reload40_read" to="mul77_4" fromId="78" toId="162">
</dataflow>
<dataflow id="592" from="tmp_11" to="mul77_4" fromId="140" toId="162">
</dataflow>
<dataflow id="593" from="add1" to="add82_s" fromId="144" toId="163">
</dataflow>
<dataflow id="594" from="mul77_s" to="add82_s" fromId="145" toId="163">
</dataflow>
<dataflow id="595" from="p_reload40_read" to="mul77_4" fromId="78" toId="164">
</dataflow>
<dataflow id="596" from="tmp_11" to="mul77_4" fromId="140" toId="164">
</dataflow>
<dataflow id="597" from="add1" to="add82_s" fromId="144" toId="165">
</dataflow>
<dataflow id="598" from="mul77_s" to="add82_s" fromId="145" toId="165">
</dataflow>
<dataflow id="599" from="p_reload40_read" to="mul77_4" fromId="78" toId="166">
</dataflow>
<dataflow id="600" from="tmp_11" to="mul77_4" fromId="140" toId="166">
</dataflow>
<dataflow id="601" from="add1" to="add82_s" fromId="144" toId="167">
</dataflow>
<dataflow id="602" from="mul77_s" to="add82_s" fromId="145" toId="167">
</dataflow>
<dataflow id="603" from="p_reload40_read" to="mul77_4" fromId="78" toId="168">
</dataflow>
<dataflow id="604" from="tmp_11" to="mul77_4" fromId="140" toId="168">
</dataflow>
<dataflow id="605" from="_ssdm_op_Mux.ap_auto.4double.i2" to="tmp_12" fromId="441" toId="169">
</dataflow>
<dataflow id="606" from="StgValue_445" to="tmp_12" fromId="445" toId="169">
</dataflow>
<dataflow id="607" from="StgValue_445" to="tmp_12" fromId="445" toId="169">
</dataflow>
<dataflow id="608" from="StgValue_445" to="tmp_12" fromId="445" toId="169">
</dataflow>
<dataflow id="609" from="StgValue_443" to="tmp_12" fromId="443" toId="169">
</dataflow>
<dataflow id="610" from="trunc_ln67" to="tmp_12" fromId="95" toId="169">
</dataflow>
<dataflow id="611" from="add1" to="add82_s" fromId="144" toId="170">
</dataflow>
<dataflow id="612" from="mul77_s" to="add82_s" fromId="145" toId="170">
</dataflow>
<dataflow id="613" from="p_reload40_read" to="mul77_4" fromId="78" toId="171">
</dataflow>
<dataflow id="614" from="tmp_11" to="mul77_4" fromId="140" toId="171">
</dataflow>
<dataflow id="615" from="p_reload_read" to="mul77_5" fromId="77" toId="172">
</dataflow>
<dataflow id="616" from="tmp_12" to="mul77_5" fromId="169" toId="172">
</dataflow>
<dataflow id="617" from="add1" to="add82_s" fromId="144" toId="173">
</dataflow>
<dataflow id="618" from="mul77_s" to="add82_s" fromId="145" toId="173">
</dataflow>
<dataflow id="619" from="p_reload40_read" to="mul77_4" fromId="78" toId="174">
</dataflow>
<dataflow id="620" from="tmp_11" to="mul77_4" fromId="140" toId="174">
</dataflow>
<dataflow id="621" from="p_reload_read" to="mul77_5" fromId="77" toId="175">
</dataflow>
<dataflow id="622" from="tmp_12" to="mul77_5" fromId="169" toId="175">
</dataflow>
<dataflow id="623" from="add82_s" to="add82_4" fromId="173" toId="176">
</dataflow>
<dataflow id="624" from="mul77_4" to="add82_4" fromId="174" toId="176">
</dataflow>
<dataflow id="625" from="p_reload_read" to="mul77_5" fromId="77" toId="177">
</dataflow>
<dataflow id="626" from="tmp_12" to="mul77_5" fromId="169" toId="177">
</dataflow>
<dataflow id="627" from="add82_s" to="add82_4" fromId="173" toId="178">
</dataflow>
<dataflow id="628" from="mul77_4" to="add82_4" fromId="174" toId="178">
</dataflow>
<dataflow id="629" from="p_reload_read" to="mul77_5" fromId="77" toId="179">
</dataflow>
<dataflow id="630" from="tmp_12" to="mul77_5" fromId="169" toId="179">
</dataflow>
<dataflow id="631" from="add82_s" to="add82_4" fromId="173" toId="180">
</dataflow>
<dataflow id="632" from="mul77_4" to="add82_4" fromId="174" toId="180">
</dataflow>
<dataflow id="633" from="p_reload_read" to="mul77_5" fromId="77" toId="181">
</dataflow>
<dataflow id="634" from="tmp_12" to="mul77_5" fromId="169" toId="181">
</dataflow>
<dataflow id="635" from="add82_s" to="add82_4" fromId="173" toId="182">
</dataflow>
<dataflow id="636" from="mul77_4" to="add82_4" fromId="174" toId="182">
</dataflow>
<dataflow id="637" from="p_reload_read" to="mul77_5" fromId="77" toId="183">
</dataflow>
<dataflow id="638" from="tmp_12" to="mul77_5" fromId="169" toId="183">
</dataflow>
<dataflow id="639" from="add82_s" to="add82_4" fromId="173" toId="184">
</dataflow>
<dataflow id="640" from="mul77_4" to="add82_4" fromId="174" toId="184">
</dataflow>
<dataflow id="641" from="p_reload_read" to="mul77_5" fromId="77" toId="185">
</dataflow>
<dataflow id="642" from="tmp_12" to="mul77_5" fromId="169" toId="185">
</dataflow>
<dataflow id="643" from="add82_s" to="add82_4" fromId="173" toId="186">
</dataflow>
<dataflow id="644" from="mul77_4" to="add82_4" fromId="174" toId="186">
</dataflow>
<dataflow id="645" from="p_reload_read" to="mul77_5" fromId="77" toId="187">
</dataflow>
<dataflow id="646" from="tmp_12" to="mul77_5" fromId="169" toId="187">
</dataflow>
<dataflow id="647" from="add82_s" to="add82_4" fromId="173" toId="188">
</dataflow>
<dataflow id="648" from="mul77_4" to="add82_4" fromId="174" toId="188">
</dataflow>
<dataflow id="649" from="p_reload_read" to="mul77_5" fromId="77" toId="189">
</dataflow>
<dataflow id="650" from="tmp_12" to="mul77_5" fromId="169" toId="189">
</dataflow>
<dataflow id="651" from="add82_s" to="add82_4" fromId="173" toId="190">
</dataflow>
<dataflow id="652" from="mul77_4" to="add82_4" fromId="174" toId="190">
</dataflow>
<dataflow id="653" from="p_reload_read" to="mul77_5" fromId="77" toId="191">
</dataflow>
<dataflow id="654" from="tmp_12" to="mul77_5" fromId="169" toId="191">
</dataflow>
<dataflow id="655" from="add82_s" to="add82_4" fromId="173" toId="192">
</dataflow>
<dataflow id="656" from="mul77_4" to="add82_4" fromId="174" toId="192">
</dataflow>
<dataflow id="657" from="p_reload_read" to="mul77_5" fromId="77" toId="193">
</dataflow>
<dataflow id="658" from="tmp_12" to="mul77_5" fromId="169" toId="193">
</dataflow>
<dataflow id="659" from="add82_s" to="add82_4" fromId="173" toId="194">
</dataflow>
<dataflow id="660" from="mul77_4" to="add82_4" fromId="174" toId="194">
</dataflow>
<dataflow id="661" from="p_reload_read" to="mul77_5" fromId="77" toId="195">
</dataflow>
<dataflow id="662" from="tmp_12" to="mul77_5" fromId="169" toId="195">
</dataflow>
<dataflow id="663" from="add82_s" to="add82_4" fromId="173" toId="196">
</dataflow>
<dataflow id="664" from="mul77_4" to="add82_4" fromId="174" toId="196">
</dataflow>
<dataflow id="665" from="p_reload_read" to="mul77_5" fromId="77" toId="197">
</dataflow>
<dataflow id="666" from="tmp_12" to="mul77_5" fromId="169" toId="197">
</dataflow>
<dataflow id="667" from="add82_s" to="add82_4" fromId="173" toId="198">
</dataflow>
<dataflow id="668" from="mul77_4" to="add82_4" fromId="174" toId="198">
</dataflow>
<dataflow id="669" from="p_reload_read" to="mul77_5" fromId="77" toId="199">
</dataflow>
<dataflow id="670" from="tmp_12" to="mul77_5" fromId="169" toId="199">
</dataflow>
<dataflow id="671" from="add82_s" to="add82_4" fromId="173" toId="200">
</dataflow>
<dataflow id="672" from="mul77_4" to="add82_4" fromId="174" toId="200">
</dataflow>
<dataflow id="673" from="p_reload_read" to="mul77_5" fromId="77" toId="201">
</dataflow>
<dataflow id="674" from="tmp_12" to="mul77_5" fromId="169" toId="201">
</dataflow>
<dataflow id="675" from="add82_4" to="add82_5" fromId="200" toId="202">
</dataflow>
<dataflow id="676" from="mul77_5" to="add82_5" fromId="201" toId="202">
</dataflow>
<dataflow id="677" from="add82_4" to="add82_5" fromId="200" toId="203">
</dataflow>
<dataflow id="678" from="mul77_5" to="add82_5" fromId="201" toId="203">
</dataflow>
<dataflow id="679" from="add82_4" to="add82_5" fromId="200" toId="204">
</dataflow>
<dataflow id="680" from="mul77_5" to="add82_5" fromId="201" toId="204">
</dataflow>
<dataflow id="681" from="add82_4" to="add82_5" fromId="200" toId="205">
</dataflow>
<dataflow id="682" from="mul77_5" to="add82_5" fromId="201" toId="205">
</dataflow>
<dataflow id="683" from="add82_4" to="add82_5" fromId="200" toId="206">
</dataflow>
<dataflow id="684" from="mul77_5" to="add82_5" fromId="201" toId="206">
</dataflow>
<dataflow id="685" from="add82_4" to="add82_5" fromId="200" toId="207">
</dataflow>
<dataflow id="686" from="mul77_5" to="add82_5" fromId="201" toId="207">
</dataflow>
<dataflow id="687" from="add82_4" to="add82_5" fromId="200" toId="208">
</dataflow>
<dataflow id="688" from="mul77_5" to="add82_5" fromId="201" toId="208">
</dataflow>
<dataflow id="689" from="add82_4" to="add82_5" fromId="200" toId="209">
</dataflow>
<dataflow id="690" from="mul77_5" to="add82_5" fromId="201" toId="209">
</dataflow>
<dataflow id="691" from="add82_4" to="add82_5" fromId="200" toId="210">
</dataflow>
<dataflow id="692" from="mul77_5" to="add82_5" fromId="201" toId="210">
</dataflow>
<dataflow id="693" from="add82_4" to="add82_5" fromId="200" toId="211">
</dataflow>
<dataflow id="694" from="mul77_5" to="add82_5" fromId="201" toId="211">
</dataflow>
<dataflow id="695" from="add82_4" to="add82_5" fromId="200" toId="212">
</dataflow>
<dataflow id="696" from="mul77_5" to="add82_5" fromId="201" toId="212">
</dataflow>
<dataflow id="697" from="add82_4" to="add82_5" fromId="200" toId="213">
</dataflow>
<dataflow id="698" from="mul77_5" to="add82_5" fromId="201" toId="213">
</dataflow>
<dataflow id="700" from="_ssdm_op_SpecPipeline" to="specpipeline_ln67" fromId="699" toId="214">
</dataflow>
<dataflow id="702" from="StgValue_701" to="specpipeline_ln67" fromId="701" toId="214">
</dataflow>
<dataflow id="704" from="StgValue_703" to="specpipeline_ln67" fromId="703" toId="214">
</dataflow>
<dataflow id="705" from="StgValue_703" to="specpipeline_ln67" fromId="703" toId="214">
</dataflow>
<dataflow id="706" from="StgValue_703" to="specpipeline_ln67" fromId="703" toId="214">
</dataflow>
<dataflow id="708" from="empty_8" to="specpipeline_ln67" fromId="707" toId="214">
</dataflow>
<dataflow id="710" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln67" fromId="709" toId="215">
</dataflow>
<dataflow id="712" from="StgValue_711" to="speclooptripcount_ln67" fromId="711" toId="215">
</dataflow>
<dataflow id="713" from="StgValue_711" to="speclooptripcount_ln67" fromId="711" toId="215">
</dataflow>
<dataflow id="714" from="StgValue_711" to="speclooptripcount_ln67" fromId="711" toId="215">
</dataflow>
<dataflow id="716" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="715" toId="216">
</dataflow>
<dataflow id="718" from="empty_3" to="specloopname_ln67" fromId="717" toId="216">
</dataflow>
<dataflow id="719" from="add82_4" to="add82_5" fromId="200" toId="217">
</dataflow>
<dataflow id="720" from="mul77_5" to="add82_5" fromId="201" toId="217">
</dataflow>
<dataflow id="721" from="add82_5" to="store_ln70" fromId="217" toId="218">
</dataflow>
<dataflow id="722" from="P_0_2" to="store_ln70" fromId="396" toId="218">
</dataflow>
<dataflow id="723" from="add82_5" to="store_ln70" fromId="217" toId="219">
</dataflow>
<dataflow id="724" from="mux_case_2156388" to="store_ln70" fromId="75" toId="219">
</dataflow>
<dataflow id="725" from="add82_5" to="store_ln70" fromId="217" toId="221">
</dataflow>
<dataflow id="726" from="P_0_1" to="store_ln70" fromId="395" toId="221">
</dataflow>
<dataflow id="727" from="add82_5" to="store_ln70" fromId="217" toId="222">
</dataflow>
<dataflow id="728" from="mux_case_1155385" to="store_ln70" fromId="74" toId="222">
</dataflow>
<dataflow id="729" from="add82_5" to="store_ln70" fromId="217" toId="224">
</dataflow>
<dataflow id="730" from="P_0_0" to="store_ln70" fromId="394" toId="224">
</dataflow>
<dataflow id="731" from="add82_5" to="store_ln70" fromId="217" toId="225">
</dataflow>
<dataflow id="732" from="mux_case_0154382" to="store_ln70" fromId="73" toId="225">
</dataflow>
<dataflow id="733" from="add82_5" to="store_ln70" fromId="217" toId="227">
</dataflow>
<dataflow id="734" from="P_0_3" to="store_ln70" fromId="397" toId="227">
</dataflow>
<dataflow id="735" from="add82_5" to="store_ln70" fromId="217" toId="228">
</dataflow>
<dataflow id="736" from="mux_case_3157391" to="store_ln70" fromId="76" toId="228">
</dataflow>
<dataflow id="737" from="mux_case_0154382" to="mux_case_0154382_load" fromId="73" toId="230">
</dataflow>
<dataflow id="738" from="mux_case_1155385" to="mux_case_1155385_load" fromId="74" toId="231">
</dataflow>
<dataflow id="739" from="mux_case_2156388" to="mux_case_2156388_load" fromId="75" toId="232">
</dataflow>
<dataflow id="740" from="mux_case_3157391" to="mux_case_3157391_load" fromId="76" toId="233">
</dataflow>
<dataflow id="742" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="741" toId="234">
</dataflow>
<dataflow id="743" from="mux_case_3157391_out" to="write_ln0" fromId="390" toId="234">
</dataflow>
<dataflow id="744" from="mux_case_3157391_load" to="write_ln0" fromId="233" toId="234">
</dataflow>
<dataflow id="745" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="741" toId="235">
</dataflow>
<dataflow id="746" from="mux_case_2156388_out" to="write_ln0" fromId="391" toId="235">
</dataflow>
<dataflow id="747" from="mux_case_2156388_load" to="write_ln0" fromId="232" toId="235">
</dataflow>
<dataflow id="748" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="741" toId="236">
</dataflow>
<dataflow id="749" from="mux_case_1155385_out" to="write_ln0" fromId="392" toId="236">
</dataflow>
<dataflow id="750" from="mux_case_1155385_load" to="write_ln0" fromId="231" toId="236">
</dataflow>
<dataflow id="751" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="741" toId="237">
</dataflow>
<dataflow id="752" from="mux_case_0154382_out" to="write_ln0" fromId="393" toId="237">
</dataflow>
<dataflow id="753" from="mux_case_0154382_load" to="write_ln0" fromId="230" toId="237">
</dataflow>
<dataflow id="754" from="icmp_ln67" to="StgValue_2" fromId="92" toId="2">
</dataflow>
<dataflow id="755" from="trunc_ln67" to="StgValue_70" fromId="95" toId="70">
</dataflow>
<dataflow id="756" from="icmp_ln67" to="StgValue_69" fromId="92" toId="69">
</dataflow>
</dataflows>


</stg>
