$date
	Sat Oct 22 23:09:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#215233
b10000 !
1"
#215234
b10000 &
b10000 %
1$
#215235
0"
#215238
b1000 &
b1000 %
#215242
b100 &
b100 %
#215246
b10 &
b10 %
#215250
b1 &
b1 %
1#
#215254
b0 &
0#
b0 %
0$
#1184559
b101 !
1"
#1184562
b101 &
b101 %
1$
#1184563
0"
#1184566
b10000 &
b10000 %
#1184570
b1000 &
b1000 %
#1184574
b100 &
b100 %
#1184578
b10 &
b10 %
#1184582
b1 &
1#
b1 %
#1184586
b0 &
b0 %
0#
0$
#2233452
b100 !
1"
#2233454
b100 &
b100 %
1$
#2233455
0"
#2233458
b10 &
b10 %
#2233462
b1 &
1#
b1 %
#2233466
b0 &
b0 %
0#
0$
#4500012
