<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_s_p_i___type_def" xml:lang="en-US">
<title>SPI_TypeDef Struct Reference</title>
<indexterm><primary>SPI_TypeDef</primary></indexterm>
<para>

<para>Serial Peripheral Interface. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a61400ce239355b62aa25c95fcc18a5e1">CR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1a149feba01f9c4a49570c6d88619f504f">RESERVED0</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1a8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a44962ea5442d203bf4954035d1bfeb9d">SR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1a5573848497a716a9947fd87487709feb">RESERVED2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a0a1acc0425516ff7969709d118b96a3b">DR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a942ae09a7662bad70ef336f2bed43a19">CRCPR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1aa0223808025f5bf9c056185038c9d545">RESERVED4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a7ad53aa3735ccdd785e3eec02faf5eb9">RXCRCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1abd36010ac282682d1f3c641b183b1b6f">RESERVED5</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a0238d40f977d03709c97033b8379f98f">TXCRCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1acb40abca5ca4cd2b2855adf2186effe8">I2SCFGR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1ab1820c97e368d349f5f4121f015d9fab">RESERVED7</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t <link linkend="_struct_s_p_i___type_def_1a02ce1ece243cc4ce1d66ebeca247fee1">I2SPR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_struct_s_p_i___type_def_1afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Serial Peripheral Interface. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_s_p_i___type_def_1a61400ce239355b62aa25c95fcc18a5e1"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t CR1</computeroutput></para>
<para>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a2a3e81bd118d1bc52d24a0b0772e6a0c"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t CR2</computeroutput></para>
<para>SPI control register 2, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a942ae09a7662bad70ef336f2bed43a19"/><section>
    <title>CRCPR</title>
<indexterm><primary>CRCPR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>CRCPR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t CRCPR</computeroutput></para>
<para>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a0a1acc0425516ff7969709d118b96a3b"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t DR</computeroutput></para>
<para>SPI data register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1acb40abca5ca4cd2b2855adf2186effe8"/><section>
    <title>I2SCFGR</title>
<indexterm><primary>I2SCFGR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>I2SCFGR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t I2SCFGR</computeroutput></para>
<para>SPI_I2S configuration register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a02ce1ece243cc4ce1d66ebeca247fee1"/><section>
    <title>I2SPR</title>
<indexterm><primary>I2SPR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>I2SPR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t I2SPR</computeroutput></para>
<para>SPI_I2S prescaler register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a149feba01f9c4a49570c6d88619f504f"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED0</computeroutput></para>
<para>Reserved, 0x02 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1</title>
<indexterm><primary>RESERVED1</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a5573848497a716a9947fd87487709feb"/><section>
    <title>RESERVED2</title>
<indexterm><primary>RESERVED2</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED2</computeroutput></para>
<para>Reserved, 0x0A <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a6c3b31022e6f59b800e9f5cc2a89d54c"/><section>
    <title>RESERVED3</title>
<indexterm><primary>RESERVED3</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED3</computeroutput></para>
<para>Reserved, 0x0E <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1aa0223808025f5bf9c056185038c9d545"/><section>
    <title>RESERVED4</title>
<indexterm><primary>RESERVED4</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED4</computeroutput></para>
<para>Reserved, 0x12 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1abd36010ac282682d1f3c641b183b1b6f"/><section>
    <title>RESERVED5</title>
<indexterm><primary>RESERVED5</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED5</computeroutput></para>
<para>Reserved, 0x16 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1aab502dde158ab7da8e7823d1f8a06edb"/><section>
    <title>RESERVED6</title>
<indexterm><primary>RESERVED6</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED6</computeroutput></para>
<para>Reserved, 0x1A <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1ab1820c97e368d349f5f4121f015d9fab"/><section>
    <title>RESERVED7</title>
<indexterm><primary>RESERVED7</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED7</computeroutput></para>
<para>Reserved, 0x1E <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1afc22764fbf9ee7ce28174d65d0260f18"/><section>
    <title>RESERVED8</title>
<indexterm><primary>RESERVED8</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED8</computeroutput></para>
<para>Reserved, 0x22 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a7ad53aa3735ccdd785e3eec02faf5eb9"/><section>
    <title>RXCRCR</title>
<indexterm><primary>RXCRCR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>RXCRCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t RXCRCR</computeroutput></para>
<para>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a44962ea5442d203bf4954035d1bfeb9d"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t SR</computeroutput></para>
<para>SPI status register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_s_p_i___type_def_1a0238d40f977d03709c97033b8379f98f"/><section>
    <title>TXCRCR</title>
<indexterm><primary>TXCRCR</primary><secondary>SPI_TypeDef</secondary></indexterm>
<indexterm><primary>SPI_TypeDef</primary><secondary>TXCRCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint16_t TXCRCR</computeroutput></para>
<para>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
