

================================================================
== Vivado HLS Report for 'pretest'
================================================================
* Date:           Mon Mar  4 15:01:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.097|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %y_V)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 21 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = sext i40 %y_V_read to i80" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 22 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [6/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 23 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_V)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 24 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [5/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 25 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %x_V_read to i41" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 26 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.88ns)   --->   "%ret_V_5 = add nsw i41 -8589934592, %lhs_V" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 27 'add' 'ret_V_5' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_5, i32 40)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 28 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.88ns)   --->   "%x_1_V = add i40 -8589934592, %x_V_read" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 29 'add' 'x_1_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x_1_V, i32 39)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 30 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_6)   --->   "%tmp_1 = xor i1 %p_Result_5, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 31 'xor' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_6)   --->   "%underflow_1 = and i1 %p_Result_4, %tmp_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 32 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%brmerge5 = xor i1 %p_Result_4, %p_Result_5" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 33 'xor' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%signbit_i_i_i_i169 = xor i1 %p_Result_4, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 34 'xor' 'signbit_i_i_i_i169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%brmerge6 = or i1 %p_Result_5, %signbit_i_i_i_i169" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 35 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%p_mux1 = select i1 %brmerge5, i40 549755813887, i40 %x_1_V" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 36 'select' 'p_mux1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_6 = select i1 %underflow_1, i40 -549755813888, i40 %x_1_V" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 37 'select' 'p_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_13 = select i1 %brmerge6, i40 %p_mux1, i40 %p_6" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 38 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.88ns)   --->   "%ret_V_7 = add i41 34359738368, %lhs_V" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 39 'add' 'ret_V_7' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_7, i32 40)" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 40 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.88ns)   --->   "%xp1_V = add i40 34359738368, %x_V_read" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 41 'add' 'xp1_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %xp1_V, i32 39)" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 42 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_7, i32 40)" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 43 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 44 [4/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 44 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_mux3)   --->   "%brmerge1 = or i1 %p_Result_10, %tmp_31" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 45 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns)   --->   "%tmp_10 = xor i1 %p_Result_9, true" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 46 'xor' 'tmp_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_mux3)   --->   "%overflow_2 = and i1 %brmerge1, %tmp_10" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%brmerge12_demorgan = and i1 %tmp_31, %p_Result_10" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 48 'and' 'brmerge12_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%brmerge3 = xor i1 %brmerge12_demorgan, true" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 49 'xor' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_9, %brmerge3" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 50 'and' 'underflow_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_mux3)   --->   "%brmerge4 = or i1 %underflow_3, %overflow_2" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 51 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_0424_1)   --->   "%p_997_not = or i1 %brmerge12_demorgan, %tmp_10" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 52 'or' 'p_997_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux3 = select i1 %brmerge4, i40 549755813887, i40 %xp1_V" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 53 'select' 'p_mux3' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_0424_1)   --->   "%p_2 = select i1 %underflow_3, i40 -549755813888, i40 %xp1_V" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 54 'select' 'p_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0424_1 = select i1 %p_997_not, i40 %p_mux3, i40 %p_2" [mandelbrotHLS/pretest.cpp:16]   --->   Operation 55 'select' 'p_0424_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 56 [3/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 56 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_2 = sext i40 %p_Val2_13 to i80" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 57 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [6/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 58 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_7 = sext i40 %p_0424_1 to i80" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 59 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [6/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 60 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 61 [2/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 61 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [5/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 62 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [5/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 63 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 64 [1/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 64 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 79)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 65 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i80 %r_V_9 to i34" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 66 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_9, i32 76, i32 79)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 67 'partselect' 'p_Result_s_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %r_V_9, i32 75, i32 79)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 68 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [4/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 69 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [4/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 70 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 71 [1/1] (2.49ns)   --->   "%r_1 = icmp ne i34 %tmp_3, 0" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 71 'icmp' 'r_1' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.44ns)   --->   "%Range2_all_ones = icmp eq i4 %p_Result_s_15, -1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 72 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i5 %p_Result_1, -1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 73 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i5 %p_Result_1, 0" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 74 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 75 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [3/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 76 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.85>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%y2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_9, i32 35, i32 74)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 77 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 35)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 74)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 79 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%r = or i1 %r_1, %tmp" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 80 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 34)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 81 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_7 = and i1 %tmp_11, %r" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 82 'and' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_8 = zext i1 %tmp_7 to i40" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 83 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (2.88ns) (out node of the LUT)   --->   "%y2_V_1 = add nsw i40 %y2_V, %tmp_8" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 84 'add' 'y2_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 85 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%rev = xor i1 %tmp_13, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 86 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_2, %rev" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 87 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 88 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node brmerge968_demorgan)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 75)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 89 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node brmerge968_demorgan)   --->   "%rev1 = xor i1 %tmp_18, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 90 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node brmerge968_demorgan)   --->   "%p_s = and i1 %Range2_all_ones, %rev1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 91 'and' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node brmerge968_demorgan)   --->   "%deleted_ones = select i1 %carry_1, i1 %p_s, i1 %Range1_all_ones" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 92 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge968_demorgan = and i1 %p_Result_3, %deleted_ones" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 93 'and' 'brmerge968_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 94 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [2/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 95 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.09>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 96 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.97ns)   --->   "%phitmp966_demorgan = and i1 %carry_1, %Range1_all_ones" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 97 'and' 'phitmp966_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%p_not = xor i1 %deleted_zeros, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 98 'xor' 'p_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%brmerge = or i1 %p_Result_3, %p_not" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 99 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.97ns)   --->   "%tmp_9 = xor i1 %p_Result_s, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 100 'xor' 'tmp_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%overflow = and i1 %brmerge, %tmp_9" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 101 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp2_demorgan = or i1 %phitmp966_demorgan, %brmerge968_demorgan" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 102 'or' 'tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp2 = xor i1 %tmp2_demorgan, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 103 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp2" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 104 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %underflow, %overflow" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 105 'or' 'brmerge2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp3 = or i1 %brmerge968_demorgan, %tmp_9" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 106 'or' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_1000_not = or i1 %tmp3, %phitmp966_demorgan" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 107 'or' 'p_1000_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge2, i40 549755813887, i40 %y2_V_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 108 'select' 'p_mux' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_3 = select i1 %underflow, i40 -549755813888, i40 %y2_V_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 109 'select' 'p_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %p_1000_not, i40 %p_mux, i40 %p_3" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 110 'select' 'p_Val2_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 111 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i80 %r_V_10 to i34" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 112 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 113 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.01>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V = call i75 @_ssdm_op_BitConcatenate.i75.i40.i35(i40 %p_Val2_6, i35 0)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 114 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i75 %rhs_V to i80" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 115 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (4.01ns)   --->   "%ret_V_6 = add i80 %rhs_V_1_cast, %r_V_10" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 116 'add' 'ret_V_6' <Predicate = true> <Delay = 4.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 79)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 117 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (2.49ns)   --->   "%r_3 = icmp ne i34 %tmp_23, 0" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 118 'icmp' 'r_3' <Predicate = true> <Delay = 2.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %ret_V_6, i32 76, i32 79)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 119 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %ret_V_6, i32 75, i32 79)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 120 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (4.01ns)   --->   "%ret_V_1 = add i80 %rhs_V_1_cast, %r_V_11" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 121 'add' 'ret_V_1' <Predicate = true> <Delay = 4.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.85>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%q_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %ret_V_6, i32 35, i32 74)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 122 'partselect' 'q_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 35)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 123 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 74)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 124 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%r_2 = or i1 %r_3, %tmp_22" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 125 'or' 'r_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 34)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 126 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_6 = and i1 %tmp_25, %r_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 127 'and' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_2 = zext i1 %tmp_6 to i40" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 128 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (2.88ns) (out node of the LUT)   --->   "%q_V_1 = add nsw i40 %q_V, %tmp_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 129 'add' 'q_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %q_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 130 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%rev2 = xor i1 %tmp_26, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 131 'xor' 'rev2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_7, %rev2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 132 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %q_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 133 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.44ns)   --->   "%Range2_all_ones_1 = icmp eq i4 %tmp_5, -1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 134 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.44ns)   --->   "%Range1_all_ones_2 = icmp eq i5 %tmp_s, -1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 135 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.44ns)   --->   "%Range1_all_zeros_1 = icmp eq i5 %tmp_s, 0" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 136 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node brmerge980_demorgan)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 75)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 137 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node brmerge980_demorgan)   --->   "%rev3 = xor i1 %tmp_28, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 138 'xor' 'rev3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node brmerge980_demorgan)   --->   "%p_7 = and i1 %Range2_all_ones_1, %rev3" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 139 'and' 'p_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node brmerge980_demorgan)   --->   "%deleted_ones_2 = select i1 %carry_3, i1 %p_7, i1 %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 140 'select' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge980_demorgan = and i1 %p_Result_8, %deleted_ones_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 141 'and' 'brmerge980_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (2.98ns)   --->   "%notrhs = icmp slt i80 %ret_V_1, 73786976294838206465" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 142 'icmp' 'notrhs' <Predicate = true> <Delay = 2.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.09>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 143 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.97ns)   --->   "%phitmp964_demorgan = and i1 %carry_3, %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 144 'and' 'phitmp964_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%p_not2 = xor i1 %deleted_zeros_1, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 145 'xor' 'p_not2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%brmerge7 = or i1 %p_Result_8, %p_not2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 146 'or' 'brmerge7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.97ns)   --->   "%tmp_4 = xor i1 %p_Result_6, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 147 'xor' 'tmp_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node brmerge9)   --->   "%overflow_1 = and i1 %brmerge7, %tmp_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 148 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp4_demorgan = or i1 %phitmp964_demorgan, %brmerge980_demorgan" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 149 'or' 'tmp4_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp4 = xor i1 %tmp4_demorgan, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 150 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_6, %tmp4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 151 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge9 = or i1 %underflow_2, %overflow_1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 152 'or' 'brmerge9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp5 = or i1 %brmerge980_demorgan, %tmp_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 153 'or' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_1001_not = or i1 %tmp5, %phitmp964_demorgan" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 154 'or' 'p_1001_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux2 = select i1 %brmerge9, i40 549755813887, i40 %q_V_1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 155 'select' 'p_mux2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_1 = select i1 %underflow_2, i40 -549755813888, i40 %q_V_1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 156 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %p_1001_not, i40 %p_mux2, i40 %p_1" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 157 'select' 'p_Val2_10' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i40 %p_Val2_10 to i41" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 158 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i40 %p_Val2_13 to i41" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 159 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (2.88ns)   --->   "%ret_V = add nsw i41 %lhs_V_1, %rhs_V_1" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 160 'add' 'ret_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_4 = sext i40 %p_Val2_10 to i81" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 161 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_12 = sext i41 %ret_V to i81" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 162 'sext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [6/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 163 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 164 [5/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 164 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 165 [4/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 165 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 166 [3/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 166 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 167 [2/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 167 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 168 [1/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %tmp_12, %r_V_4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 168 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.97>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_6 = call i73 @_ssdm_op_BitConcatenate.i73.i40.i33(i40 %p_Val2_6, i33 0)" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 169 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = sext i73 %r_V_6 to i81" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 170 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (2.99ns)   --->   "%slt = icmp slt i81 %tmp_14, %r_V_5" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 171 'icmp' 'slt' <Predicate = true> <Delay = 2.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp)   --->   "%rev4 = xor i1 %slt, true" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 172 'xor' 'rev4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_sel_tmp = or i1 %notrhs, %rev4" [mandelbrotHLS/pretest.cpp:18]   --->   Operation 173 'or' 'not_sel_tmp' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "ret i1 %not_sel_tmp" [mandelbrotHLS/pretest.cpp:27]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read            (read          ) [ 000000000000000000000]
r_V                 (sext          ) [ 001111100000000000000]
x_V_read            (read          ) [ 000000000000000000000]
lhs_V               (sext          ) [ 000000000000000000000]
ret_V_5             (add           ) [ 000000000000000000000]
p_Result_4          (bitselect     ) [ 000000000000000000000]
x_1_V               (add           ) [ 000000000000000000000]
p_Result_5          (bitselect     ) [ 000000000000000000000]
tmp_1               (xor           ) [ 000000000000000000000]
underflow_1         (and           ) [ 000000000000000000000]
brmerge5            (xor           ) [ 000000000000000000000]
signbit_i_i_i_i169  (xor           ) [ 000000000000000000000]
brmerge6            (or            ) [ 000000000000000000000]
p_mux1              (select        ) [ 000000000000000000000]
p_6                 (select        ) [ 000000000000000000000]
p_Val2_13           (select        ) [ 000111111111110000000]
ret_V_7             (add           ) [ 000000000000000000000]
p_Result_9          (bitselect     ) [ 000100000000000000000]
xp1_V               (add           ) [ 000100000000000000000]
p_Result_10         (bitselect     ) [ 000100000000000000000]
tmp_31              (bitselect     ) [ 000100000000000000000]
brmerge1            (or            ) [ 000000000000000000000]
tmp_10              (xor           ) [ 000000000000000000000]
overflow_2          (and           ) [ 000000000000000000000]
brmerge12_demorgan  (and           ) [ 000000000000000000000]
brmerge3            (xor           ) [ 000000000000000000000]
underflow_3         (and           ) [ 000000000000000000000]
brmerge4            (or            ) [ 000000000000000000000]
p_997_not           (or            ) [ 000000000000000000000]
p_mux3              (select        ) [ 000000000000000000000]
p_2                 (select        ) [ 000000000000000000000]
p_0424_1            (select        ) [ 000010000000000000000]
r_V_2               (sext          ) [ 000001111100000000000]
r_V_7               (sext          ) [ 000001111100000000000]
r_V_9               (mul           ) [ 000000011000000000000]
p_Result_s          (bitselect     ) [ 000000011100000000000]
tmp_3               (trunc         ) [ 000000010000000000000]
p_Result_s_15       (partselect    ) [ 000000010000000000000]
p_Result_1          (partselect    ) [ 000000010000000000000]
r_1                 (icmp          ) [ 000000001000000000000]
Range2_all_ones     (icmp          ) [ 000000001000000000000]
Range1_all_ones     (icmp          ) [ 000000001100000000000]
Range1_all_zeros    (icmp          ) [ 000000001100000000000]
y2_V                (partselect    ) [ 000000000000000000000]
tmp                 (bitselect     ) [ 000000000000000000000]
p_Result_2          (bitselect     ) [ 000000000000000000000]
r                   (or            ) [ 000000000000000000000]
tmp_11              (bitselect     ) [ 000000000000000000000]
tmp_7               (and           ) [ 000000000000000000000]
tmp_8               (zext          ) [ 000000000000000000000]
y2_V_1              (add           ) [ 000000000100000000000]
tmp_13              (bitselect     ) [ 000000000000000000000]
rev                 (xor           ) [ 000000000000000000000]
carry_1             (and           ) [ 000000000100000000000]
p_Result_3          (bitselect     ) [ 000000000100000000000]
tmp_18              (bitselect     ) [ 000000000000000000000]
rev1                (xor           ) [ 000000000000000000000]
p_s                 (and           ) [ 000000000000000000000]
deleted_ones        (select        ) [ 000000000000000000000]
brmerge968_demorgan (and           ) [ 000000000100000000000]
deleted_zeros       (select        ) [ 000000000000000000000]
phitmp966_demorgan  (and           ) [ 000000000000000000000]
p_not               (xor           ) [ 000000000000000000000]
brmerge             (or            ) [ 000000000000000000000]
tmp_9               (xor           ) [ 000000000000000000000]
overflow            (and           ) [ 000000000000000000000]
tmp2_demorgan       (or            ) [ 000000000000000000000]
tmp2                (xor           ) [ 000000000000000000000]
underflow           (and           ) [ 000000000000000000000]
brmerge2            (or            ) [ 000000000000000000000]
tmp3                (or            ) [ 000000000000000000000]
p_1000_not          (or            ) [ 000000000000000000000]
p_mux               (select        ) [ 000000000000000000000]
p_3                 (select        ) [ 000000000000000000000]
p_Val2_6            (select        ) [ 000000000011111111111]
r_V_10              (mul           ) [ 000000000010000000000]
tmp_23              (trunc         ) [ 000000000010000000000]
r_V_11              (mul           ) [ 000000000010000000000]
rhs_V               (bitconcatenate) [ 000000000000000000000]
rhs_V_1_cast        (sext          ) [ 000000000000000000000]
ret_V_6             (add           ) [ 000000000001000000000]
p_Result_6          (bitselect     ) [ 000000000001100000000]
r_3                 (icmp          ) [ 000000000001000000000]
tmp_5               (partselect    ) [ 000000000001000000000]
tmp_s               (partselect    ) [ 000000000001000000000]
ret_V_1             (add           ) [ 000000000001000000000]
q_V                 (partselect    ) [ 000000000000000000000]
tmp_22              (bitselect     ) [ 000000000000000000000]
p_Result_7          (bitselect     ) [ 000000000000000000000]
r_2                 (or            ) [ 000000000000000000000]
tmp_25              (bitselect     ) [ 000000000000000000000]
tmp_6               (and           ) [ 000000000000000000000]
tmp_2               (zext          ) [ 000000000000000000000]
q_V_1               (add           ) [ 000000000000100000000]
tmp_26              (bitselect     ) [ 000000000000000000000]
rev2                (xor           ) [ 000000000000000000000]
carry_3             (and           ) [ 000000000000100000000]
p_Result_8          (bitselect     ) [ 000000000000100000000]
Range2_all_ones_1   (icmp          ) [ 000000000000000000000]
Range1_all_ones_2   (icmp          ) [ 000000000000100000000]
Range1_all_zeros_1  (icmp          ) [ 000000000000100000000]
tmp_28              (bitselect     ) [ 000000000000000000000]
rev3                (xor           ) [ 000000000000000000000]
p_7                 (and           ) [ 000000000000000000000]
deleted_ones_2      (select        ) [ 000000000000000000000]
brmerge980_demorgan (and           ) [ 000000000000100000000]
notrhs              (icmp          ) [ 000000000000111111111]
deleted_zeros_1     (select        ) [ 000000000000000000000]
phitmp964_demorgan  (and           ) [ 000000000000000000000]
p_not2              (xor           ) [ 000000000000000000000]
brmerge7            (or            ) [ 000000000000000000000]
tmp_4               (xor           ) [ 000000000000000000000]
overflow_1          (and           ) [ 000000000000000000000]
tmp4_demorgan       (or            ) [ 000000000000000000000]
tmp4                (xor           ) [ 000000000000000000000]
underflow_2         (and           ) [ 000000000000000000000]
brmerge9            (or            ) [ 000000000000000000000]
tmp5                (or            ) [ 000000000000000000000]
p_1001_not          (or            ) [ 000000000000000000000]
p_mux2              (select        ) [ 000000000000000000000]
p_1                 (select        ) [ 000000000000000000000]
p_Val2_10           (select        ) [ 000000000000011000000]
lhs_V_1             (sext          ) [ 000000000000000000000]
rhs_V_1             (sext          ) [ 000000000000000000000]
ret_V               (add           ) [ 000000000000001000000]
r_V_4               (sext          ) [ 000000000000000111110]
tmp_12              (sext          ) [ 000000000000000111110]
r_V_5               (mul           ) [ 000000000000000000001]
r_V_6               (bitconcatenate) [ 000000000000000000000]
tmp_14              (sext          ) [ 000000000000000000000]
slt                 (icmp          ) [ 000000000000000000000]
rev4                (xor           ) [ 000000000000000000000]
not_sel_tmp         (or            ) [ 000000000000000000000]
StgValue_174        (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i40.i35"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i40.i33"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="y_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="40" slack="0"/>
<pin id="68" dir="0" index="1" bw="40" slack="0"/>
<pin id="69" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="40" slack="0"/>
<pin id="74" dir="0" index="1" bw="40" slack="0"/>
<pin id="75" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_V_fu_78">
<pin_list>
<pin id="657505" dir="0" index="0" bw="40" slack="0"/>
<pin id="657506" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="42522" dir="0" index="0" bw="41" slack="0"/>
<pin id="42523" dir="0" index="1" bw="40" slack="0"/>
<pin id="42524" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/4 r_V_9/1 r_V_5/14 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lhs_V_fu_88">
<pin_list>
<pin id="657511" dir="0" index="0" bw="40" slack="0"/>
<pin id="657512" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="45958" dir="0" index="0" bw="75" slack="0"/>
<pin id="45959" dir="0" index="1" bw="80" slack="0"/>
<pin id="45960" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp1_V/2 q_V_1/11 y2_V_1/8 ret_V_6/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_4_fu_98">
<pin_list>
<pin id="657627" dir="0" index="0" bw="1" slack="0"/>
<pin id="657628" dir="0" index="1" bw="41" slack="0"/>
<pin id="657629" dir="0" index="2" bw="7" slack="0"/>
<pin id="657630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Result_5_fu_112">
<pin_list>
<pin id="657637" dir="0" index="0" bw="1" slack="0"/>
<pin id="657638" dir="0" index="1" bw="40" slack="0"/>
<pin id="657639" dir="0" index="2" bw="7" slack="0"/>
<pin id="657640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_1_fu_120">
<pin_list>
<pin id="658201" dir="0" index="0" bw="1" slack="0"/>
<pin id="658202" dir="0" index="1" bw="1" slack="0"/>
<pin id="658203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="underflow_1_fu_126">
<pin_list>
<pin id="670544" dir="0" index="0" bw="1" slack="0"/>
<pin id="670545" dir="0" index="1" bw="1" slack="0"/>
<pin id="670546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="brmerge5_fu_132">
<pin_list>
<pin id="658207" dir="0" index="0" bw="1" slack="0"/>
<pin id="658208" dir="0" index="1" bw="1" slack="0"/>
<pin id="658209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="signbit_i_i_i_i169_fu_138">
<pin_list>
<pin id="663884" dir="0" index="0" bw="1" slack="0"/>
<pin id="663885" dir="0" index="1" bw="1" slack="0"/>
<pin id="663886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_i_i_i_i169/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="brmerge6_fu_144">
<pin_list>
<pin id="670522" dir="0" index="0" bw="1" slack="0"/>
<pin id="670523" dir="0" index="1" bw="1" slack="0"/>
<pin id="670524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge6/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="42326" dir="0" index="0" bw="1" slack="0"/>
<pin id="42327" dir="0" index="1" bw="40" slack="0"/>
<pin id="42328" dir="0" index="2" bw="40" slack="0"/>
<pin id="42329" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/2 p_0424_1/3 p_Val2_6/9 p_Val2_10/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_7_fu_174">
<pin_list>
<pin id="655295" dir="0" index="0" bw="37" slack="0"/>
<pin id="655296" dir="0" index="1" bw="40" slack="0"/>
<pin id="655297" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_9_fu_180">
<pin_list>
<pin id="667494" dir="0" index="0" bw="1" slack="0"/>
<pin id="667495" dir="0" index="1" bw="41" slack="0"/>
<pin id="667496" dir="0" index="2" bw="7" slack="0"/>
<pin id="667497" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ret_V_5_fu_188">
<pin_list>
<pin id="656576" dir="0" index="0" bw="34" slack="0"/>
<pin id="656577" dir="0" index="1" bw="40" slack="0"/>
<pin id="656578" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="177625" dir="0" index="0" bw="1" slack="0"/>
<pin id="177626" dir="0" index="1" bw="40" slack="0"/>
<pin id="177627" dir="0" index="2" bw="7" slack="0"/>
<pin id="177628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/8 tmp_26/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_31_fu_202">
<pin_list>
<pin id="667506" dir="0" index="0" bw="1" slack="0"/>
<pin id="667507" dir="0" index="1" bw="41" slack="0"/>
<pin id="667508" dir="0" index="2" bw="7" slack="0"/>
<pin id="667509" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="brmerge1_fu_210">
<pin_list>
<pin id="659048" dir="0" index="0" bw="1" slack="1"/>
<pin id="659049" dir="0" index="1" bw="1" slack="1"/>
<pin id="659050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_10_fu_214">
<pin_list>
<pin id="659515" dir="0" index="0" bw="1" slack="1"/>
<pin id="659516" dir="0" index="1" bw="1" slack="0"/>
<pin id="659517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="overflow_2_fu_219">
<pin_list>
<pin id="659840" dir="0" index="0" bw="1" slack="0"/>
<pin id="659841" dir="0" index="1" bw="1" slack="0"/>
<pin id="659842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="brmerge12_demorgan_fu_225">
<pin_list>
<pin id="659846" dir="0" index="0" bw="1" slack="1"/>
<pin id="659847" dir="0" index="1" bw="1" slack="1"/>
<pin id="659848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge12_demorgan/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="brmerge3_fu_229">
<pin_list>
<pin id="659522" dir="0" index="0" bw="1" slack="0"/>
<pin id="659523" dir="0" index="1" bw="1" slack="0"/>
<pin id="659524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="underflow_3_fu_235">
<pin_list>
<pin id="663455" dir="0" index="0" bw="1" slack="1"/>
<pin id="663456" dir="0" index="1" bw="1" slack="0"/>
<pin id="663457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="brmerge4_fu_240">
<pin_list>
<pin id="664296" dir="0" index="0" bw="1" slack="0"/>
<pin id="664297" dir="0" index="1" bw="1" slack="0"/>
<pin id="664298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge4/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_997_not_fu_246">
<pin_list>
<pin id="659054" dir="0" index="0" bw="1" slack="0"/>
<pin id="659055" dir="0" index="1" bw="1" slack="0"/>
<pin id="659056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_997_not/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="deleted_zeros_fu_252">
<pin_list>
<pin id="670481" dir="0" index="0" bw="1" slack="1"/>
<pin id="670482" dir="0" index="1" bw="1" slack="2"/>
<pin id="670483" dir="0" index="2" bw="1" slack="2"/>
<pin id="670484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_V_2_fu_274">
<pin_list>
<pin id="655375" dir="0" index="0" bw="40" slack="2"/>
<pin id="655376" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="654109" dir="0" index="0" bw="40" slack="0"/>
<pin id="654110" dir="0" index="1" bw="40" slack="0"/>
<pin id="654111" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_V_7_fu_283">
<pin_list>
<pin id="655423" dir="0" index="0" bw="40" slack="1"/>
<pin id="655424" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_fu_292">
<pin_list>
<pin id="670552" dir="0" index="0" bw="1" slack="0"/>
<pin id="670553" dir="0" index="1" bw="80" slack="0"/>
<pin id="670554" dir="0" index="2" bw="8" slack="0"/>
<pin id="670555" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_3_fu_300">
<pin_list>
<pin id="660074" dir="0" index="0" bw="80" slack="0"/>
<pin id="660075" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_s_15_fu_304">
<pin_list>
<pin id="654623" dir="0" index="0" bw="4" slack="0"/>
<pin id="654624" dir="0" index="1" bw="80" slack="0"/>
<pin id="654625" dir="0" index="2" bw="8" slack="0"/>
<pin id="654626" dir="0" index="3" bw="8" slack="0"/>
<pin id="654627" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_15/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_1_fu_314">
<pin_list>
<pin id="654645" dir="0" index="0" bw="5" slack="0"/>
<pin id="654646" dir="0" index="1" bw="80" slack="0"/>
<pin id="654647" dir="0" index="2" bw="8" slack="0"/>
<pin id="654648" dir="0" index="3" bw="8" slack="0"/>
<pin id="654649" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="y2_V_fu_344">
<pin_list>
<pin id="655495" dir="0" index="0" bw="40" slack="0"/>
<pin id="655496" dir="0" index="1" bw="80" slack="2"/>
<pin id="655497" dir="0" index="2" bw="7" slack="0"/>
<pin id="655498" dir="0" index="3" bw="8" slack="0"/>
<pin id="655499" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="660482" dir="0" index="0" bw="1" slack="0"/>
<pin id="660483" dir="0" index="1" bw="80" slack="2"/>
<pin id="660484" dir="0" index="2" bw="7" slack="0"/>
<pin id="660485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_2_fu_360">
<pin_list>
<pin id="660490" dir="0" index="0" bw="1" slack="0"/>
<pin id="660491" dir="0" index="1" bw="80" slack="2"/>
<pin id="660492" dir="0" index="2" bw="8" slack="0"/>
<pin id="660493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_fu_367">
<pin_list>
<pin id="670516" dir="0" index="0" bw="1" slack="1"/>
<pin id="670517" dir="0" index="1" bw="1" slack="0"/>
<pin id="670518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_11_fu_372">
<pin_list>
<pin id="667517" dir="0" index="0" bw="1" slack="0"/>
<pin id="667518" dir="0" index="1" bw="80" slack="2"/>
<pin id="667519" dir="0" index="2" bw="7" slack="0"/>
<pin id="667520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_7_fu_379">
<pin_list>
<pin id="660712" dir="0" index="0" bw="1" slack="0"/>
<pin id="660713" dir="0" index="1" bw="1" slack="0"/>
<pin id="660714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_8_fu_385">
<pin_list>
<pin id="661062" dir="0" index="0" bw="1" slack="0"/>
<pin id="661063" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="6149" dir="0" index="0" bw="75" slack="0"/>
<pin id="6150" dir="0" index="1" bw="80" slack="0"/>
<pin id="6151" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1_V/2 ret_V/13 ret_V_1/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="carry_1_fu_409">
<pin_list>
<pin id="663466" dir="0" index="0" bw="1" slack="0"/>
<pin id="663467" dir="0" index="1" bw="1" slack="0"/>
<pin id="663468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="657700" dir="0" index="0" bw="1" slack="0"/>
<pin id="657701" dir="0" index="1" bw="40" slack="0"/>
<pin id="657702" dir="0" index="2" bw="7" slack="0"/>
<pin id="657703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 p_Result_8/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_18_fu_423">
<pin_list>
<pin id="667532" dir="0" index="0" bw="1" slack="0"/>
<pin id="667533" dir="0" index="1" bw="80" slack="2"/>
<pin id="667534" dir="0" index="2" bw="8" slack="0"/>
<pin id="667535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="rev1_fu_430">
<pin_list>
<pin id="670566" dir="0" index="0" bw="1" slack="0"/>
<pin id="670567" dir="0" index="1" bw="1" slack="0"/>
<pin id="670568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_s_fu_436">
<pin_list>
<pin id="660718" dir="0" index="0" bw="1" slack="1"/>
<pin id="660719" dir="0" index="1" bw="1" slack="0"/>
<pin id="660720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="deleted_ones_fu_441">
<pin_list>
<pin id="670489" dir="0" index="0" bw="1" slack="0"/>
<pin id="670490" dir="0" index="1" bw="1" slack="0"/>
<pin id="670491" dir="0" index="2" bw="1" slack="1"/>
<pin id="670492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="brmerge968_demorgan_fu_448">
<pin_list>
<pin id="670538" dir="0" index="0" bw="1" slack="0"/>
<pin id="670539" dir="0" index="1" bw="1" slack="0"/>
<pin id="670540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge968_demorgan/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="43438" dir="0" index="0" bw="1" slack="0"/>
<pin id="43439" dir="0" index="1" bw="40" slack="0"/>
<pin id="43440" dir="0" index="2" bw="40" slack="0"/>
<pin id="43441" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/3 p_6/2 p_1/12 p_3/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="phitmp966_demorgan_fu_459">
<pin_list>
<pin id="661455" dir="0" index="0" bw="1" slack="1"/>
<pin id="661456" dir="0" index="1" bw="1" slack="2"/>
<pin id="661457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp966_demorgan/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_not_fu_463">
<pin_list>
<pin id="661935" dir="0" index="0" bw="1" slack="0"/>
<pin id="661936" dir="0" index="1" bw="1" slack="0"/>
<pin id="661937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="brmerge_fu_469">
<pin_list>
<pin id="662282" dir="0" index="0" bw="1" slack="1"/>
<pin id="662283" dir="0" index="1" bw="1" slack="0"/>
<pin id="662284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_9_fu_474">
<pin_list>
<pin id="661941" dir="0" index="0" bw="1" slack="3"/>
<pin id="661942" dir="0" index="1" bw="1" slack="0"/>
<pin id="661943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="overflow_fu_479">
<pin_list>
<pin id="661462" dir="0" index="0" bw="1" slack="0"/>
<pin id="661463" dir="0" index="1" bw="1" slack="0"/>
<pin id="661464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp2_demorgan_fu_485">
<pin_list>
<pin id="662288" dir="0" index="0" bw="1" slack="0"/>
<pin id="662289" dir="0" index="1" bw="1" slack="1"/>
<pin id="662290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp2_fu_490">
<pin_list>
<pin id="663903" dir="0" index="0" bw="1" slack="0"/>
<pin id="663904" dir="0" index="1" bw="1" slack="0"/>
<pin id="663905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="underflow_fu_496">
<pin_list>
<pin id="663486" dir="0" index="0" bw="1" slack="3"/>
<pin id="663487" dir="0" index="1" bw="1" slack="0"/>
<pin id="663488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="brmerge2_fu_501">
<pin_list>
<pin id="662392" dir="0" index="0" bw="1" slack="0"/>
<pin id="662393" dir="0" index="1" bw="1" slack="0"/>
<pin id="662394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp3_fu_507">
<pin_list>
<pin id="662398" dir="0" index="0" bw="1" slack="1"/>
<pin id="662399" dir="0" index="1" bw="1" slack="0"/>
<pin id="662400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_1000_not_fu_512">
<pin_list>
<pin id="664314" dir="0" index="0" bw="1" slack="0"/>
<pin id="664315" dir="0" index="1" bw="1" slack="0"/>
<pin id="664316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_1000_not/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_23_fu_540">
<pin_list>
<pin id="660078" dir="0" index="0" bw="80" slack="0"/>
<pin id="660079" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="rhs_V_fu_544">
<pin_list>
<pin id="662690" dir="0" index="0" bw="75" slack="0"/>
<pin id="662691" dir="0" index="1" bw="40" slack="1"/>
<pin id="662692" dir="0" index="2" bw="1" slack="0"/>
<pin id="662693" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="rhs_V_1_cast_fu_551">
<pin_list>
<pin id="657197" dir="0" index="0" bw="75" slack="0"/>
<pin id="657198" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_6_fu_560">
<pin_list>
<pin id="667323" dir="0" index="0" bw="1" slack="0"/>
<pin id="667324" dir="0" index="1" bw="80" slack="0"/>
<pin id="667325" dir="0" index="2" bw="8" slack="0"/>
<pin id="667326" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="23228" dir="0" index="0" bw="34" slack="1"/>
<pin id="23229" dir="0" index="1" bw="1" slack="0"/>
<pin id="23230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/7 r_3/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_5_fu_573">
<pin_list>
<pin id="662725" dir="0" index="0" bw="4" slack="0"/>
<pin id="662726" dir="0" index="1" bw="80" slack="0"/>
<pin id="662727" dir="0" index="2" bw="8" slack="0"/>
<pin id="662728" dir="0" index="3" bw="8" slack="0"/>
<pin id="662729" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_s_fu_583">
<pin_list>
<pin id="662875" dir="0" index="0" bw="5" slack="0"/>
<pin id="662876" dir="0" index="1" bw="80" slack="0"/>
<pin id="662877" dir="0" index="2" bw="8" slack="0"/>
<pin id="662878" dir="0" index="3" bw="8" slack="0"/>
<pin id="662879" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="q_V_fu_598">
<pin_list>
<pin id="655961" dir="0" index="0" bw="40" slack="0"/>
<pin id="655962" dir="0" index="1" bw="80" slack="1"/>
<pin id="655963" dir="0" index="2" bw="7" slack="0"/>
<pin id="655964" dir="0" index="3" bw="8" slack="0"/>
<pin id="655965" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_V/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_22_fu_607">
<pin_list>
<pin id="663036" dir="0" index="0" bw="1" slack="0"/>
<pin id="663037" dir="0" index="1" bw="80" slack="1"/>
<pin id="663038" dir="0" index="2" bw="7" slack="0"/>
<pin id="663039" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_7_fu_614">
<pin_list>
<pin id="663044" dir="0" index="0" bw="1" slack="0"/>
<pin id="663045" dir="0" index="1" bw="80" slack="1"/>
<pin id="663046" dir="0" index="2" bw="8" slack="0"/>
<pin id="663047" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="r_2_fu_621">
<pin_list>
<pin id="670510" dir="0" index="0" bw="1" slack="1"/>
<pin id="670511" dir="0" index="1" bw="1" slack="0"/>
<pin id="670512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_2/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_25_fu_626">
<pin_list>
<pin id="667543" dir="0" index="0" bw="1" slack="0"/>
<pin id="667544" dir="0" index="1" bw="80" slack="1"/>
<pin id="667545" dir="0" index="2" bw="7" slack="0"/>
<pin id="667546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_6_fu_633">
<pin_list>
<pin id="663245" dir="0" index="0" bw="1" slack="0"/>
<pin id="663246" dir="0" index="1" bw="1" slack="0"/>
<pin id="663247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_2_fu_639">
<pin_list>
<pin id="661066" dir="0" index="0" bw="1" slack="0"/>
<pin id="661067" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="202241" dir="0" index="0" bw="1" slack="0"/>
<pin id="202242" dir="0" index="1" bw="1" slack="0"/>
<pin id="202243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/8 rev2/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="carry_3_fu_663">
<pin_list>
<pin id="663497" dir="0" index="0" bw="1" slack="0"/>
<pin id="663498" dir="0" index="1" bw="1" slack="0"/>
<pin id="663499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_Result_3_fu_669">
<pin_list>
<pin id="661262" dir="0" index="0" bw="1" slack="0"/>
<pin id="661263" dir="0" index="1" bw="40" slack="0"/>
<pin id="661264" dir="0" index="2" bw="7" slack="0"/>
<pin id="661265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="202059" dir="0" index="0" bw="5" slack="1"/>
<pin id="202060" dir="0" index="1" bw="1" slack="0"/>
<pin id="202061" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/11 Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="202065" dir="0" index="0" bw="5" slack="1"/>
<pin id="202066" dir="0" index="1" bw="1" slack="0"/>
<pin id="202067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/11 Range1_all_ones/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="grp_fu_687">
<pin_list>
<pin id="265331" dir="0" index="0" bw="4" slack="1"/>
<pin id="265332" dir="0" index="1" bw="1" slack="0"/>
<pin id="265333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/7 Range2_all_ones_1/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_28_fu_692">
<pin_list>
<pin id="667558" dir="0" index="0" bw="1" slack="0"/>
<pin id="667559" dir="0" index="1" bw="80" slack="1"/>
<pin id="667560" dir="0" index="2" bw="8" slack="0"/>
<pin id="667561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="rev3_fu_699">
<pin_list>
<pin id="670560" dir="0" index="0" bw="1" slack="0"/>
<pin id="670561" dir="0" index="1" bw="1" slack="0"/>
<pin id="670562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/11 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_7_fu_705">
<pin_list>
<pin id="663251" dir="0" index="0" bw="1" slack="0"/>
<pin id="663252" dir="0" index="1" bw="1" slack="0"/>
<pin id="663253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_7/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="deleted_ones_2_fu_711">
<pin_list>
<pin id="670473" dir="0" index="0" bw="1" slack="0"/>
<pin id="670474" dir="0" index="1" bw="1" slack="0"/>
<pin id="670475" dir="0" index="2" bw="1" slack="0"/>
<pin id="670476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="brmerge980_demorgan_fu_719">
<pin_list>
<pin id="670504" dir="0" index="0" bw="1" slack="0"/>
<pin id="670505" dir="0" index="1" bw="1" slack="0"/>
<pin id="670506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge980_demorgan/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="deleted_zeros_1_fu_730">
<pin_list>
<pin id="670465" dir="0" index="0" bw="1" slack="1"/>
<pin id="670466" dir="0" index="1" bw="1" slack="1"/>
<pin id="670467" dir="0" index="2" bw="1" slack="1"/>
<pin id="670468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="phitmp964_demorgan_fu_735">
<pin_list>
<pin id="663429" dir="0" index="0" bw="1" slack="1"/>
<pin id="663430" dir="0" index="1" bw="1" slack="1"/>
<pin id="663431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp964_demorgan/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_not2_fu_739">
<pin_list>
<pin id="663869" dir="0" index="0" bw="1" slack="0"/>
<pin id="663870" dir="0" index="1" bw="1" slack="0"/>
<pin id="663871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not2/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="brmerge7_fu_745">
<pin_list>
<pin id="664198" dir="0" index="0" bw="1" slack="1"/>
<pin id="664199" dir="0" index="1" bw="1" slack="0"/>
<pin id="664200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge7/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_4_fu_750">
<pin_list>
<pin id="663875" dir="0" index="0" bw="1" slack="2"/>
<pin id="663876" dir="0" index="1" bw="1" slack="0"/>
<pin id="663877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="overflow_1_fu_755">
<pin_list>
<pin id="663436" dir="0" index="0" bw="1" slack="0"/>
<pin id="663437" dir="0" index="1" bw="1" slack="0"/>
<pin id="663438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp4_demorgan_fu_761">
<pin_list>
<pin id="664204" dir="0" index="0" bw="1" slack="0"/>
<pin id="664205" dir="0" index="1" bw="1" slack="1"/>
<pin id="664206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp4_fu_766">
<pin_list>
<pin id="661998" dir="0" index="0" bw="1" slack="0"/>
<pin id="661999" dir="0" index="1" bw="1" slack="0"/>
<pin id="662000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="underflow_2_fu_772">
<pin_list>
<pin id="663332" dir="0" index="0" bw="1" slack="2"/>
<pin id="663333" dir="0" index="1" bw="1" slack="0"/>
<pin id="663334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="brmerge9_fu_777">
<pin_list>
<pin id="664272" dir="0" index="0" bw="1" slack="0"/>
<pin id="664273" dir="0" index="1" bw="1" slack="0"/>
<pin id="664274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp5_fu_783">
<pin_list>
<pin id="664278" dir="0" index="0" bw="1" slack="1"/>
<pin id="664279" dir="0" index="1" bw="1" slack="0"/>
<pin id="664280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_1001_not_fu_788">
<pin_list>
<pin id="664180" dir="0" index="0" bw="1" slack="0"/>
<pin id="664181" dir="0" index="1" bw="1" slack="0"/>
<pin id="664182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_1001_not/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="82063" dir="0" index="0" bw="1" slack="0"/>
<pin id="82064" dir="0" index="1" bw="40" slack="0"/>
<pin id="82065" dir="0" index="2" bw="40" slack="0"/>
<pin id="82066" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux3/3 p_mux1/2 p_mux2/12 p_mux/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lhs_V_1_fu_816">
<pin_list>
<pin id="657368" dir="0" index="0" bw="40" slack="1"/>
<pin id="657369" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="rhs_V_1_fu_819">
<pin_list>
<pin id="657408" dir="0" index="0" bw="40" slack="11"/>
<pin id="657409" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="r_V_4_fu_828">
<pin_list>
<pin id="656386" dir="0" index="0" bw="40" slack="2"/>
<pin id="656387" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_12_fu_831">
<pin_list>
<pin id="656430" dir="0" index="0" bw="41" slack="1"/>
<pin id="656431" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_6_fu_840">
<pin_list>
<pin id="662698" dir="0" index="0" bw="73" slack="0"/>
<pin id="662699" dir="0" index="1" bw="40" slack="11"/>
<pin id="662700" dir="0" index="2" bw="1" slack="0"/>
<pin id="662701" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/20 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_14_fu_847">
<pin_list>
<pin id="656481" dir="0" index="0" bw="73" slack="0"/>
<pin id="656482" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="851" class="1004" name="grp_fu_851">
<pin_list>
<pin id="35210" dir="0" index="0" bw="80" slack="0"/>
<pin id="35211" dir="0" index="1" bw="81" slack="0"/>
<pin id="35212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/11 slt/20 "/>
</bind>
</comp>

<comp id="856" class="1004" name="rev4_fu_856">
<pin_list>
<pin id="670572" dir="0" index="0" bw="1" slack="0"/>
<pin id="670573" dir="0" index="1" bw="1" slack="0"/>
<pin id="670574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/20 "/>
</bind>
</comp>

<comp id="862" class="1004" name="not_sel_tmp_fu_862">
<pin_list>
<pin id="669457" dir="0" index="0" bw="1" slack="9"/>
<pin id="669458" dir="0" index="1" bw="1" slack="0"/>
<pin id="669459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/20 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Result_9_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_Val2_13_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="40" slack="2"/>
<pin id="881" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_31_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Result_10_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="903" class="1005" name="reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="80" slack="1"/>
<pin id="905" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 p_0424_1 p_Val2_6 "/>
</bind>
</comp>

<comp id="914" class="1005" name="reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 tmp_s "/>
</bind>
</comp>

<comp id="929" class="1005" name="reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="40" slack="1"/>
<pin id="931" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 p_Val2_10 tmp_23 y2_V_1 q_V_1 xp1_V "/>
</bind>
</comp>

<comp id="935" class="1005" name="p_Result_s_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="3"/>
<pin id="937" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="951" class="1005" name="Range2_all_ones_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="956" class="1005" name="r_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="Range1_all_zeros_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="2"/>
<pin id="963" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="968" class="1005" name="Range1_all_ones_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_Result_3_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="985" class="1005" name="carry_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="brmerge968_demorgan_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge968_demorgan "/>
</bind>
</comp>

<comp id="1002" class="1005" name="reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="81" slack="1"/>
<pin id="1004" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 r_V_7 r_V_4 ret_V_6 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="r_3_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="p_Result_6_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="2"/>
<pin id="1034" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="4" slack="1"/>
<pin id="1039" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_15 tmp_5 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="p_Result_8_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="carry_3_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_3 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="Range1_all_zeros_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="Range1_all_ones_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_2 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="notrhs_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="9"/>
<pin id="1083" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="1087" class="1005" name="brmerge980_demorgan_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge980_demorgan "/>
</bind>
</comp>

<comp id="1113" class="1005" name="reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="81" slack="1"/>
<pin id="1115" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 r_V_9 r_V r_V_5 ret_V tmp_12 ret_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="23232"><net_src comp="40" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="38836"><net_src comp="60" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="82463"><net_src comp="82" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="177629"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="177631"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202245"><net_src comp="18" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="229377"><net_src comp="194" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="265335"><net_src comp="42" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="646610"><net_src comp="914" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="646611"><net_src comp="914" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="646776"><net_src comp="929" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="654628"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="654630"><net_src comp="34" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="654631"><net_src comp="30" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="654650"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="654652"><net_src comp="38" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="654653"><net_src comp="30" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="655042"><net_src comp="277" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="655298"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="655324"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="655325"><net_src comp="72" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="655378"><net_src comp="274" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="655379"><net_src comp="274" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="655426"><net_src comp="283" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="655427"><net_src comp="283" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="655500"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="655502"><net_src comp="50" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="655503"><net_src comp="52" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="655966"><net_src comp="48" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="655968"><net_src comp="50" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="655969"><net_src comp="52" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="656484"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="656571"><net_src comp="12" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="656572"><net_src comp="72" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="656579"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="657507"><net_src comp="66" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="657513"><net_src comp="72" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="657514"><net_src comp="88" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="657515"><net_src comp="88" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="657631"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="657632"><net_src comp="188" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="657633"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="657641"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="657642"><net_src comp="389" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="657643"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="657704"><net_src comp="14" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="657706"><net_src comp="16" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="658004"><net_src comp="92" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="658204"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="658205"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="658210"><net_src comp="98" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="658211"><net_src comp="112" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="659519"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="659521"><net_src comp="214" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="659526"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="659843"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="659844"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="659851"><net_src comp="225" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="659852"><net_src comp="225" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="660080"><net_src comp="82" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="660486"><net_src comp="28" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="660488"><net_src comp="50" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="660494"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="660496"><net_src comp="52" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="661064"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="661266"><net_src comp="14" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="661268"><net_src comp="16" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="661939"><net_src comp="18" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="661945"><net_src comp="18" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="661946"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="662002"><net_src comp="18" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="662286"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="662287"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="662291"><net_src comp="459" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="662396"><net_src comp="479" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="662402"><net_src comp="474" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="662694"><net_src comp="56" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="662696"><net_src comp="58" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="662697"><net_src comp="544" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="662702"><net_src comp="62" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="662704"><net_src comp="64" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="662705"><net_src comp="840" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="662730"><net_src comp="32" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="662732"><net_src comp="34" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="662733"><net_src comp="30" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="662880"><net_src comp="36" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="662882"><net_src comp="38" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="662883"><net_src comp="30" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="663040"><net_src comp="28" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="663042"><net_src comp="50" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="663048"><net_src comp="28" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="663050"><net_src comp="52" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="663250"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="663336"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="663459"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="663469"><net_src comp="360" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="663491"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="663500"><net_src comp="614" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="663873"><net_src comp="18" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="663879"><net_src comp="18" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="663880"><net_src comp="750" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="663887"><net_src comp="98" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="663888"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="663906"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="663907"><net_src comp="18" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="663908"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="664184"><net_src comp="735" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="664202"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="664203"><net_src comp="745" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="664207"><net_src comp="735" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="664209"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="664275"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="664276"><net_src comp="755" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="664282"><net_src comp="750" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="664283"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="664299"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="664300"><net_src comp="219" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="664317"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="664318"><net_src comp="459" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="664534"><net_src comp="283" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="664535"><net_src comp="1002" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="664536"><net_src comp="1002" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="664537"><net_src comp="274" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="664538"><net_src comp="903" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="664539"><net_src comp="903" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="664767"><net_src comp="879" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="664768"><net_src comp="879" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="664773"><net_src comp="867" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="664774"><net_src comp="867" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="664779"><net_src comp="891" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="664780"><net_src comp="891" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="664784"><net_src comp="415" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="664785"><net_src comp="897" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="664786"><net_src comp="897" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="664796"><net_src comp="314" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="664803"><net_src comp="300" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="664820"><net_src comp="935" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="664821"><net_src comp="935" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="664825"><net_src comp="951" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="664828"><net_src comp="568" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="664841"><net_src comp="968" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="664844"><net_src comp="669" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="664845"><net_src comp="979" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="664849"><net_src comp="409" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="664851"><net_src comp="985" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="664856"><net_src comp="990" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="664857"><net_src comp="990" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="664884"><net_src comp="568" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="664890"><net_src comp="1032" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="664891"><net_src comp="1032" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="664894"><net_src comp="304" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="664900"><net_src comp="415" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="664901"><net_src comp="1059" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="664905"><net_src comp="663" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="664907"><net_src comp="1065" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="664917"><net_src comp="1076" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="664920"><net_src comp="851" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="664926"><net_src comp="1087" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="664927"><net_src comp="1087" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="664934"><net_src comp="1113" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="664935"><net_src comp="1113" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="664936"><net_src comp="1113" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="664989"><net_src comp="150" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="665005"><net_src comp="903" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="665228"><net_src comp="929" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="665229"><net_src comp="929" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="665668"><net_src comp="903" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="665669"><net_src comp="903" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="665673"><net_src comp="583" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="666271"><net_src comp="389" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="667327"><net_src comp="28" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="667329"><net_src comp="30" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="667351"><net_src comp="657" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="667395"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="667498"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="667499"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="667500"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="667501"><net_src comp="180" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="667510"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="667511"><net_src comp="174" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="667512"><net_src comp="10" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="667513"><net_src comp="202" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="667521"><net_src comp="28" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="667522"><net_src comp="1113" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="667523"><net_src comp="54" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="667524"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="667536"><net_src comp="28" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="667537"><net_src comp="1113" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="667538"><net_src comp="38" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="667547"><net_src comp="28" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="667549"><net_src comp="54" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="667550"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="667562"><net_src comp="28" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="667564"><net_src comp="38" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="668703"><net_src comp="1037" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="668704"><net_src comp="687" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="669460"><net_src comp="1081" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="669653"><net_src comp="687" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="669812"><net_src comp="150" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="669858"><net_src comp="246" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="669956"><net_src comp="512" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="670061"><net_src comp="788" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="670062"><net_src comp="150" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="670446"><net_src comp="78" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="670449"><net_src comp="540" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="670450"><net_src comp="235" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="670451"><net_src comp="22" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="670452"><net_src comp="454" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="670453"><net_src comp="240" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="670454"><net_src comp="20" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="670455"><net_src comp="794" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="670456"><net_src comp="389" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="670457"><net_src comp="132" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="670458"><net_src comp="389" pin="2"/><net_sink comp="794" pin=2"/></net>

<net id="670459"><net_src comp="772" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="670460"><net_src comp="777" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="670461"><net_src comp="496" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="670463"><net_src comp="501" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="670469"><net_src comp="1065" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="670470"><net_src comp="1076" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="670471"><net_src comp="1070" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="670472"><net_src comp="730" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="670477"><net_src comp="663" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="670478"><net_src comp="705" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="670485"><net_src comp="985" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="670486"><net_src comp="968" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="670487"><net_src comp="961" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="670488"><net_src comp="252" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="670493"><net_src comp="409" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="670494"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="670495"><net_src comp="968" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="670497"><net_src comp="44" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="670498"><net_src comp="682" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="670499"><net_src comp="682" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="670500"><net_src comp="46" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="670501"><net_src comp="677" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="670502"><net_src comp="682" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="670503"><net_src comp="677" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="670507"><net_src comp="415" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="670508"><net_src comp="711" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="670509"><net_src comp="719" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="670513"><net_src comp="1026" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="670514"><net_src comp="607" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="670515"><net_src comp="621" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="670519"><net_src comp="956" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="670520"><net_src comp="353" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="670521"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="670525"><net_src comp="112" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="670526"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="670527"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="670528"><net_src comp="598" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="670529"><net_src comp="639" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="670530"><net_src comp="92" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="670531"><net_src comp="344" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="670532"><net_src comp="385" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="670533"><net_src comp="92" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="670535"><net_src comp="92" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="670536"><net_src comp="929" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="670537"><net_src comp="929" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="670541"><net_src comp="669" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="670542"><net_src comp="441" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="670543"><net_src comp="448" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="670547"><net_src comp="98" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="670548"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="670549"><net_src comp="126" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="670551"><net_src comp="560" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="670556"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="670558"><net_src comp="30" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="670559"><net_src comp="292" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="670563"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="670564"><net_src comp="18" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="670565"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="670569"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="670570"><net_src comp="18" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="670571"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="670575"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="670576"><net_src comp="18" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="670577"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="670578"><net_src comp="82" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="670579"><net_src comp="82" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="670580"><net_src comp="82" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="670581"><net_src comp="82" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="670582"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="670583"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="670585"><net_src comp="831" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="670586"><net_src comp="828" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="670587"><net_src comp="1113" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="670588"><net_src comp="816" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="670589"><net_src comp="819" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="670591"><net_src comp="1113" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="670592"><net_src comp="828" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="670593"><net_src comp="1002" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="670594"><net_src comp="831" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="670595"><net_src comp="1113" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="670596"><net_src comp="551" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="670597"><net_src comp="1002" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="670599"><net_src comp="551" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="670600"><net_src comp="1113" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="670601"><net_src comp="92" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="670602"><net_src comp="92" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="670603"><net_src comp="92" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="670605"><net_src comp="92" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="670606"><net_src comp="1002" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="670607"><net_src comp="1002" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="670608"><net_src comp="1002" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="670609"><net_src comp="1002" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="670610"><net_src comp="1002" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="670611"><net_src comp="1113" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="670612"><net_src comp="573" pin="4"/><net_sink comp="1037" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pretest : x_V | {2 }
	Port: pretest : y_V | {1 }
  - Chain level:
	State 1
		r_V_9 : 1
	State 2
		ret_V_5 : 1
		p_Result_4 : 2
		p_Result_5 : 1
		tmp_1 : 2
		underflow_1 : 2
		brmerge5 : 3
		signbit_i_i_i_i169 : 3
		brmerge6 : 3
		p_mux1 : 3
		p_6 : 2
		p_Val2_13 : 3
		ret_V_7 : 1
		p_Result_9 : 2
		p_Result_10 : 1
		tmp_31 : 2
	State 3
		p_0424_1 : 1
	State 4
		r_V_10 : 1
		r_V_11 : 1
	State 5
	State 6
		p_Result_s : 1
		tmp_3 : 1
		p_Result_s_15 : 1
		p_Result_1 : 1
	State 7
	State 8
		r : 1
		tmp_7 : 1
		tmp_8 : 1
		y2_V_1 : 2
		tmp_13 : 3
		rev : 4
		carry_1 : 4
		p_Result_3 : 3
		rev1 : 1
		p_s : 1
		deleted_ones : 4
		brmerge968_demorgan : 5
	State 9
		p_not : 1
		brmerge : 1
		overflow : 1
		p_Val2_6 : 1
		tmp_23 : 1
	State 10
		rhs_V_1_cast : 1
		ret_V_6 : 2
		p_Result_6 : 3
		tmp_5 : 3
		tmp_s : 3
		ret_V_1 : 2
	State 11
		r_2 : 1
		tmp_6 : 1
		tmp_2 : 1
		q_V_1 : 2
		tmp_26 : 3
		rev2 : 4
		carry_3 : 4
		p_Result_8 : 3
		rev3 : 1
		p_7 : 1
		deleted_ones_2 : 4
		brmerge980_demorgan : 5
	State 12
		p_not2 : 1
		brmerge7 : 1
		overflow_1 : 1
		p_Val2_10 : 1
	State 13
		ret_V : 1
	State 14
		r_V_5 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_14 : 1
		slt : 2
		rev4 : 3
		not_sel_tmp : 3
		StgValue_174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          grp_fu_82         |    5    |   287   |    19   |
|          |         grp_fu_277         |    5    |   281   |    19   |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_92         |    0    |    0    |    87   |
|    add   |       ret_V_7_fu_174       |    0    |    0    |    47   |
|          |       ret_V_5_fu_188       |    0    |    0    |    47   |
|          |         grp_fu_389         |    0    |    0    |    87   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_150         |    0    |    0    |    40   |
|          |    deleted_zeros_fu_252    |    0    |    0    |    2    |
|          |     deleted_ones_fu_441    |    0    |    0    |    2    |
|  select  |         grp_fu_454         |    0    |    0    |    40   |
|          |    deleted_ones_2_fu_711   |    0    |    0    |    2    |
|          |   deleted_zeros_1_fu_730   |    0    |    0    |    2    |
|          |         grp_fu_794         |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_568         |    0    |    0    |    21   |
|          |         grp_fu_677         |    0    |    0    |    11   |
|   icmp   |         grp_fu_682         |    0    |    0    |    11   |
|          |         grp_fu_687         |    0    |    0    |    9    |
|          |         grp_fu_851         |    0    |    0    |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     underflow_1_fu_126     |    0    |    0    |    2    |
|          |      overflow_2_fu_219     |    0    |    0    |    2    |
|          |  brmerge12_demorgan_fu_225 |    0    |    0    |    2    |
|          |     underflow_3_fu_235     |    0    |    0    |    2    |
|          |        tmp_7_fu_379        |    0    |    0    |    2    |
|          |       carry_1_fu_409       |    0    |    0    |    2    |
|          |         p_s_fu_436         |    0    |    0    |    2    |
|          | brmerge968_demorgan_fu_448 |    0    |    0    |    2    |
|    and   |  phitmp966_demorgan_fu_459 |    0    |    0    |    2    |
|          |       overflow_fu_479      |    0    |    0    |    2    |
|          |      underflow_fu_496      |    0    |    0    |    2    |
|          |        tmp_6_fu_633        |    0    |    0    |    2    |
|          |       carry_3_fu_663       |    0    |    0    |    2    |
|          |         p_7_fu_705         |    0    |    0    |    2    |
|          | brmerge980_demorgan_fu_719 |    0    |    0    |    2    |
|          |  phitmp964_demorgan_fu_735 |    0    |    0    |    2    |
|          |      overflow_1_fu_755     |    0    |    0    |    2    |
|          |     underflow_2_fu_772     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       brmerge6_fu_144      |    0    |    0    |    2    |
|          |       brmerge1_fu_210      |    0    |    0    |    2    |
|          |       brmerge4_fu_240      |    0    |    0    |    2    |
|          |      p_997_not_fu_246      |    0    |    0    |    2    |
|          |          r_fu_367          |    0    |    0    |    2    |
|          |       brmerge_fu_469       |    0    |    0    |    2    |
|          |    tmp2_demorgan_fu_485    |    0    |    0    |    2    |
|          |       brmerge2_fu_501      |    0    |    0    |    2    |
|    or    |         tmp3_fu_507        |    0    |    0    |    2    |
|          |      p_1000_not_fu_512     |    0    |    0    |    2    |
|          |         r_2_fu_621         |    0    |    0    |    2    |
|          |       brmerge7_fu_745      |    0    |    0    |    2    |
|          |    tmp4_demorgan_fu_761    |    0    |    0    |    2    |
|          |       brmerge9_fu_777      |    0    |    0    |    2    |
|          |         tmp5_fu_783        |    0    |    0    |    2    |
|          |      p_1001_not_fu_788     |    0    |    0    |    2    |
|          |     not_sel_tmp_fu_862     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_120        |    0    |    0    |    2    |
|          |       brmerge5_fu_132      |    0    |    0    |    2    |
|          |  signbit_i_i_i_i169_fu_138 |    0    |    0    |    2    |
|          |        tmp_10_fu_214       |    0    |    0    |    2    |
|          |       brmerge3_fu_229      |    0    |    0    |    2    |
|          |         rev1_fu_430        |    0    |    0    |    2    |
|          |        p_not_fu_463        |    0    |    0    |    2    |
|    xor   |        tmp_9_fu_474        |    0    |    0    |    2    |
|          |         tmp2_fu_490        |    0    |    0    |    2    |
|          |         grp_fu_657         |    0    |    0    |    2    |
|          |         rev3_fu_699        |    0    |    0    |    2    |
|          |        p_not2_fu_739       |    0    |    0    |    2    |
|          |        tmp_4_fu_750        |    0    |    0    |    2    |
|          |         tmp4_fu_766        |    0    |    0    |    2    |
|          |         rev4_fu_856        |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |     y_V_read_read_fu_66    |    0    |    0    |    0    |
|          |     x_V_read_read_fu_72    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          r_V_fu_78         |    0    |    0    |    0    |
|          |         lhs_V_fu_88        |    0    |    0    |    0    |
|          |        r_V_2_fu_274        |    0    |    0    |    0    |
|          |        r_V_7_fu_283        |    0    |    0    |    0    |
|   sext   |     rhs_V_1_cast_fu_551    |    0    |    0    |    0    |
|          |       lhs_V_1_fu_816       |    0    |    0    |    0    |
|          |       rhs_V_1_fu_819       |    0    |    0    |    0    |
|          |        r_V_4_fu_828        |    0    |    0    |    0    |
|          |        tmp_12_fu_831       |    0    |    0    |    0    |
|          |        tmp_14_fu_847       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_4_fu_98      |    0    |    0    |    0    |
|          |      p_Result_5_fu_112     |    0    |    0    |    0    |
|          |      p_Result_9_fu_180     |    0    |    0    |    0    |
|          |         grp_fu_194         |    0    |    0    |    0    |
|          |        tmp_31_fu_202       |    0    |    0    |    0    |
|          |      p_Result_s_fu_292     |    0    |    0    |    0    |
|          |         tmp_fu_353         |    0    |    0    |    0    |
|          |      p_Result_2_fu_360     |    0    |    0    |    0    |
| bitselect|        tmp_11_fu_372       |    0    |    0    |    0    |
|          |         grp_fu_415         |    0    |    0    |    0    |
|          |        tmp_18_fu_423       |    0    |    0    |    0    |
|          |      p_Result_6_fu_560     |    0    |    0    |    0    |
|          |        tmp_22_fu_607       |    0    |    0    |    0    |
|          |      p_Result_7_fu_614     |    0    |    0    |    0    |
|          |        tmp_25_fu_626       |    0    |    0    |    0    |
|          |      p_Result_3_fu_669     |    0    |    0    |    0    |
|          |        tmp_28_fu_692       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_3_fu_300        |    0    |    0    |    0    |
|          |        tmp_23_fu_540       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    p_Result_s_15_fu_304    |    0    |    0    |    0    |
|          |      p_Result_1_fu_314     |    0    |    0    |    0    |
|partselect|         y2_V_fu_344        |    0    |    0    |    0    |
|          |        tmp_5_fu_573        |    0    |    0    |    0    |
|          |        tmp_s_fu_583        |    0    |    0    |    0    |
|          |         q_V_fu_598         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_8_fu_385        |    0    |    0    |    0    |
|          |        tmp_2_fu_639        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        rhs_V_fu_544        |    0    |    0    |    0    |
|          |        r_V_6_fu_840        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    10   |   568   |   636   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| Range1_all_ones_2_reg_1076 |    1   |
|   Range1_all_ones_reg_968  |    1   |
| Range1_all_zeros_1_reg_1070|    1   |
|  Range1_all_zeros_reg_961  |    1   |
|   Range2_all_ones_reg_951  |    1   |
| brmerge968_demorgan_reg_990|    1   |
|brmerge980_demorgan_reg_1087|    1   |
|       carry_1_reg_985      |    1   |
|      carry_3_reg_1065      |    1   |
|       notrhs_reg_1081      |    1   |
|     p_Result_10_reg_897    |    1   |
|     p_Result_3_reg_979     |    1   |
|     p_Result_6_reg_1032    |    1   |
|     p_Result_8_reg_1059    |    1   |
|     p_Result_9_reg_867     |    1   |
|     p_Result_s_reg_935     |    1   |
|      p_Val2_13_reg_879     |   40   |
|         r_1_reg_956        |    1   |
|        r_3_reg_1026        |    1   |
|          reg_1002          |   81   |
|          reg_1037          |    4   |
|          reg_1113          |   81   |
|           reg_903          |   80   |
|           reg_914          |    5   |
|           reg_929          |   40   |
|       tmp_31_reg_891       |    1   |
+----------------------------+--------+
|            Total           |   350  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_82 |  p0  |   5  |  41  |   205  ||    27   |
|  grp_fu_82 |  p1  |   5  |  40  |   200  ||    27   |
|  grp_fu_92 |  p0  |   4  |  75  |   300  ||    21   |
|  grp_fu_92 |  p1  |   4  |  80  |   320  ||    21   |
| grp_fu_150 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_277 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_277 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_389 |  p0  |   3  |  75  |   225  ||    15   |
| grp_fu_389 |  p1  |   3  |  80  |   240  ||    15   |
| grp_fu_454 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_454 |  p2  |   2  |  40  |   80   ||    9    |
| grp_fu_794 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_794 |  p2  |   2  |  40  |   80   ||    9    |
| grp_fu_851 |  p0  |   2  |  80  |   160  ||    9    |
| grp_fu_851 |  p1  |   2  |  81  |   162  ||    9    |
|   reg_903  |  p0  |   2  |  80  |   160  ||    9    |
|   reg_914  |  p0  |   2  |   5  |   10   ||    9    |
|   reg_929  |  p0  |   4  |  40  |   160  ||    21   |
|  reg_1002  |  p0  |   4  |  81  |   324  ||    21   |
|  reg_1037  |  p0  |   2  |   4  |    8   ||    9    |
|  reg_1113  |  p0  |   4  |  81  |   324  ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  3130  ||  36.018 ||   333   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   568  |   636  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    -   |   333  |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   36   |   918  |   969  |
+-----------+--------+--------+--------+--------+
