INOUT DEBUG[3] 	 location (0, 11, 1) 	 H1 	 SB_LVCMOS
OUTPUT ADV_R[2] 	 location (0, 22, 0) 	 D1 	 SB_LVCMOS
OUTPUT ADV_G[0] 	 location (2, 33, 0) 	 A1 	 SB_LVCMOS
OUTPUT ADV_B[1] 	 location (19, 33, 1) 	 A7 	 SB_LVCMOS
INPUT  TVP_CLK 	 location (17, 0, 0) 	 K6 	 SB_LVCMOS
OUTPUT ADV_G[7] 	 location (11, 33, 0) 	 A5 	 SB_LVCMOS
INOUT DEBUG[1] 	 location (0, 6, 1) 	 J1 	 SB_LVCMOS
OUTPUT ADV_R[0] 	 location (0, 27, 1) 	 C4 	 SB_LVCMOS
OUTPUT ADV_B[7] 	 location (31, 33, 1) 	 A11 	 SB_LVCMOS
OUTPUT ADV_G[5] 	 location (9, 33, 0) 	 A4 	 SB_LVCMOS
INOUT DEBUG[7] 	 location (0, 20, 1) 	 E2 	 SB_LVCMOS
OUTPUT ADV_R[6] 	 location (0, 30, 1) 	 B1 	 SB_LVCMOS
OUTPUT ADV_B[5] 	 location (28, 33, 1) 	 B9 	 SB_LVCMOS
OUTPUT ADV_R[7] 	 location (0, 30, 0) 	 B2 	 SB_LVCMOS
OUTPUT ADV_G[3] 	 location (3, 33, 0) 	 A3 	 SB_LVCMOS
OUTPUT ADV_CLK 	 location (29, 33, 1) 	 C9 	 SB_LVCMOS
OUTPUT ADV_B[2] 	 location (20, 33, 1) 	 A8 	 SB_LVCMOS
INOUT DEBUG[5] 	 location (0, 18, 1) 	 F1 	 SB_LVCMOS
OUTPUT ADV_R[4] 	 location (0, 25, 0) 	 C1 	 SB_LVCMOS
OUTPUT ADV_G[2] 	 location (4, 33, 0) 	 B3 	 SB_LVCMOS
OUTPUT ADV_B[3] 	 location (27, 33, 0) 	 B8 	 SB_LVCMOS
INPUT  TVP_HSYNC 	 location (20, 0, 0) 	 J7 	 SB_LVCMOS
INOUT DEBUG[4] 	 location (0, 16, 0) 	 G2 	 SB_LVCMOS
OUTPUT ADV_R[5] 	 location (0, 25, 1) 	 C2 	 SB_LVCMOS
OUTPUT ADV_G[1] 	 location (3, 33, 1) 	 A2 	 SB_LVCMOS
OUTPUT ADV_B[0] 	 location (11, 33, 1) 	 A6 	 SB_LVCMOS
OUTPUT ADV_HSYNC 	 location (0, 21, 0) 	 D3 	 SB_LVCMOS
INPUT  TVP_VSYNC 	 location (15, 0, 0) 	 J5 	 SB_LVCMOS
INOUT DEBUG[2] 	 location (0, 11, 0) 	 H2 	 SB_LVCMOS
OUTPUT ADV_R[3] 	 location (0, 21, 1) 	 D2 	 SB_LVCMOS
OUTPUT ADV_B[6] 	 location (30, 33, 1) 	 A10 	 SB_LVCMOS
OUTPUT ADV_VSYNC 	 location (0, 22, 1) 	 E1 	 SB_LVCMOS
OUTPUT ADV_G[6] 	 location (10, 33, 1) 	 B5 	 SB_LVCMOS
OUTPUT ADV_BLANK_N 	 location (20, 33, 0) 	 C7 	 SB_LVCMOS
OUTPUT LED 	 location (22, 0, 1) 	 J8 	 SB_LVCMOS
INOUT DEBUG[0] 	 location (0, 6, 0) 	 K1 	 SB_LVCMOS
OUTPUT ADV_R[1] 	 location (0, 27, 0) 	 C3 	 SB_LVCMOS
OUTPUT ADV_B[4] 	 location (26, 33, 1) 	 A9 	 SB_LVCMOS
OUTPUT ADV_SYNC_N 	 location (26, 33, 0) 	 C8 	 SB_LVCMOS
OUTPUT ADV_G[4] 	 location (5, 33, 0) 	 B4 	 SB_LVCMOS
