module dff(d,q,clk);
	input d;
	wire q;
	input clk;
	always @(posedge clk)
		begin
		q <= d;
		end
endmodule
