{
  "module_name": "cpucp_if.h",
  "hash_id": "a235e3fc9ff0c979c9caf4a6e9b08699b4942730878468c05554b50e65547704",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/common/cpucp_if.h",
  "human_readable_source": " \n\n#ifndef CPUCP_IF_H\n#define CPUCP_IF_H\n\n#include <linux/types.h>\n#include <linux/if_ether.h>\n\n#include \"hl_boot_if.h\"\n\n#define NUM_HBM_PSEUDO_CH\t\t\t\t2\n#define NUM_HBM_CH_PER_DEV\t\t\t\t8\n#define CPUCP_PKT_HBM_ECC_INFO_WR_PAR_SHIFT\t\t0\n#define CPUCP_PKT_HBM_ECC_INFO_WR_PAR_MASK\t\t0x00000001\n#define CPUCP_PKT_HBM_ECC_INFO_RD_PAR_SHIFT\t\t1\n#define CPUCP_PKT_HBM_ECC_INFO_RD_PAR_MASK\t\t0x00000002\n#define CPUCP_PKT_HBM_ECC_INFO_CA_PAR_SHIFT\t\t2\n#define CPUCP_PKT_HBM_ECC_INFO_CA_PAR_MASK\t\t0x00000004\n#define CPUCP_PKT_HBM_ECC_INFO_DERR_SHIFT\t\t3\n#define CPUCP_PKT_HBM_ECC_INFO_DERR_MASK\t\t0x00000008\n#define CPUCP_PKT_HBM_ECC_INFO_SERR_SHIFT\t\t4\n#define CPUCP_PKT_HBM_ECC_INFO_SERR_MASK\t\t0x00000010\n#define CPUCP_PKT_HBM_ECC_INFO_TYPE_SHIFT\t\t5\n#define CPUCP_PKT_HBM_ECC_INFO_TYPE_MASK\t\t0x00000020\n#define CPUCP_PKT_HBM_ECC_INFO_HBM_CH_SHIFT\t\t6\n#define CPUCP_PKT_HBM_ECC_INFO_HBM_CH_MASK\t\t0x000007C0\n\n#define PLL_MAP_MAX_BITS\t128\n#define PLL_MAP_LEN\t\t(PLL_MAP_MAX_BITS / 8)\n\n \nstruct cpucp_pkt_sync_err {\n\t__le32 pi;\n\t__le32 ci;\n};\n\nstruct hl_eq_hbm_ecc_data {\n\t \n\t__le32 sec_cnt;\n\t \n\t__le32 dec_cnt;\n\t \n\t__le32 hbm_ecc_info;\n\t \n\t__le32 first_addr;\n\t \n\t__le32 sec_cont_cnt;\n\t__le32 pad;\n};\n\n \n\nstruct hl_eq_header {\n\t__le32 reserved;\n\t__le32 ctl;\n};\n\nstruct hl_eq_ecc_data {\n\t__le64 ecc_address;\n\t__le64 ecc_syndrom;\n\t__u8 memory_wrapper_idx;\n\t__u8 is_critical;\n\t__u8 pad[6];\n};\n\nenum hl_sm_sei_cause {\n\tSM_SEI_SO_OVERFLOW,\n\tSM_SEI_LBW_4B_UNALIGNED,\n\tSM_SEI_AXI_RESPONSE_ERR\n};\n\nstruct hl_eq_sm_sei_data {\n\t__le32 sei_log;\n\t \n\t__u8 sei_cause;\n\t__u8 pad[3];\n};\n\nenum hl_fw_alive_severity {\n\tFW_ALIVE_SEVERITY_MINOR,\n\tFW_ALIVE_SEVERITY_CRITICAL\n};\n\nstruct hl_eq_fw_alive {\n\t__le64 uptime_seconds;\n\t__le32 process_id;\n\t__le32 thread_id;\n\t \n\t__u8 severity;\n\t__u8 pad[7];\n};\n\nstruct hl_eq_intr_cause {\n\t__le64 intr_cause_data;\n};\n\nstruct hl_eq_pcie_drain_ind_data {\n\tstruct hl_eq_intr_cause intr_cause;\n\t__le64 drain_wr_addr_lbw;\n\t__le64 drain_rd_addr_lbw;\n\t__le64 drain_wr_addr_hbw;\n\t__le64 drain_rd_addr_hbw;\n};\n\nstruct hl_eq_razwi_lbw_info_regs {\n\t__le32 rr_aw_razwi_reg;\n\t__le32 rr_aw_razwi_id_reg;\n\t__le32 rr_ar_razwi_reg;\n\t__le32 rr_ar_razwi_id_reg;\n};\n\nstruct hl_eq_razwi_hbw_info_regs {\n\t__le32 rr_aw_razwi_hi_reg;\n\t__le32 rr_aw_razwi_lo_reg;\n\t__le32 rr_aw_razwi_id_reg;\n\t__le32 rr_ar_razwi_hi_reg;\n\t__le32 rr_ar_razwi_lo_reg;\n\t__le32 rr_ar_razwi_id_reg;\n};\n\n \n#define RAZWI_HAPPENED_HBW\t0x1\n#define RAZWI_HAPPENED_LBW\t0x2\n#define RAZWI_HAPPENED_AW\t0x4\n#define RAZWI_HAPPENED_AR\t0x8\n\nstruct hl_eq_razwi_info {\n\t__le32 razwi_happened_mask;\n\tunion {\n\t\tstruct hl_eq_razwi_lbw_info_regs lbw;\n\t\tstruct hl_eq_razwi_hbw_info_regs hbw;\n\t};\n\t__le32 pad;\n};\n\nstruct hl_eq_razwi_with_intr_cause {\n\tstruct hl_eq_razwi_info razwi_info;\n\tstruct hl_eq_intr_cause intr_cause;\n};\n\n#define HBM_CA_ERR_CMD_LIFO_LEN\t\t8\n#define HBM_RD_ERR_DATA_LIFO_LEN\t8\n#define HBM_WR_PAR_CMD_LIFO_LEN\t\t11\n\nenum hl_hbm_sei_cause {\n\t \n\tHBM_SEI_CMD_PARITY_EVEN,\n\tHBM_SEI_CMD_PARITY_ODD,\n\t \n\tHBM_SEI_READ_ERR,\n\tHBM_SEI_WRITE_DATA_PARITY_ERR,\n\tHBM_SEI_CATTRIP,\n\tHBM_SEI_MEM_BIST_FAIL,\n\tHBM_SEI_DFI,\n\tHBM_SEI_INV_TEMP_READ_OUT,\n\tHBM_SEI_BIST_FAIL,\n};\n\n \n#define HBM_ECC_SERR_CNTR_MASK\t\t0xFF\n#define HBM_ECC_DERR_CNTR_MASK\t\t0xFF00\n#define HBM_RD_PARITY_CNTR_MASK\t\t0xFF0000\n\n \nstruct hl_hbm_sei_header {\n\tunion {\n\t\t \n\t\tstruct {\n\t\t\t__u8 ecc_serr_cnt;\n\t\t\t__u8 ecc_derr_cnt;\n\t\t\t__u8 read_par_cnt;\n\t\t\t__u8 reserved;\n\t\t};\n\t\t \n\t\t__le32 cnt;\n\t};\n\t__u8 sei_cause;\t\t \n\t__u8 mc_channel;\t\t \n\t__u8 mc_pseudo_channel;\t \n\t__u8 is_critical;\n};\n\n#define HBM_RD_ADDR_SID_SHIFT\t\t0\n#define HBM_RD_ADDR_SID_MASK\t\t0x1\n#define HBM_RD_ADDR_BG_SHIFT\t\t1\n#define HBM_RD_ADDR_BG_MASK\t\t0x6\n#define HBM_RD_ADDR_BA_SHIFT\t\t3\n#define HBM_RD_ADDR_BA_MASK\t\t0x18\n#define HBM_RD_ADDR_COL_SHIFT\t\t5\n#define HBM_RD_ADDR_COL_MASK\t\t0x7E0\n#define HBM_RD_ADDR_ROW_SHIFT\t\t11\n#define HBM_RD_ADDR_ROW_MASK\t\t0x3FFF800\n\nstruct hbm_rd_addr {\n\tunion {\n\t\t \n\t\tstruct {\n\t\t\tu32 dbg_rd_err_addr_sid:1;\n\t\t\tu32 dbg_rd_err_addr_bg:2;\n\t\t\tu32 dbg_rd_err_addr_ba:2;\n\t\t\tu32 dbg_rd_err_addr_col:6;\n\t\t\tu32 dbg_rd_err_addr_row:15;\n\t\t\tu32 reserved:6;\n\t\t};\n\t\t__le32 rd_addr_val;\n\t};\n};\n\n#define HBM_RD_ERR_BEAT_SHIFT\t\t2\n \n \n#define HBM_RD_ERR_PAR_ERR_BEAT0_SHIFT\t0\n#define HBM_RD_ERR_PAR_ERR_BEAT0_MASK\t0x3\n#define HBM_RD_ERR_PAR_DATA_BEAT0_SHIFT\t8\n#define HBM_RD_ERR_PAR_DATA_BEAT0_MASK\t0x300\n \n#define HBM_RD_ERR_SERR_BEAT0_SHIFT\t16\n#define HBM_RD_ERR_SERR_BEAT0_MASK\t0x10000\n#define HBM_RD_ERR_DERR_BEAT0_SHIFT\t24\n#define HBM_RD_ERR_DERR_BEAT0_MASK\t0x100000\n\nstruct hl_eq_hbm_sei_read_err_intr_info {\n\t \n\tstruct hbm_rd_addr dbg_rd_err_addr;\n\t \n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\tu32 dbg_rd_err_par:8;\n\t\t\tu32 dbg_rd_err_par_data:8;\n\t\t\tu32 dbg_rd_err_serr:4;\n\t\t\tu32 dbg_rd_err_derr:4;\n\t\t\tu32 reserved:8;\n\t\t};\n\t\t__le32 dbg_rd_err_misc;\n\t};\n\t \n\t__le32 dbg_rd_err_dm;\n\t \n\t__le32 dbg_rd_err_syndrome;\n\t \n\t__le32 dbg_rd_err_data[HBM_RD_ERR_DATA_LIFO_LEN];\n};\n\nstruct hl_eq_hbm_sei_ca_par_intr_info {\n\t \n\t__le16 dbg_row[HBM_CA_ERR_CMD_LIFO_LEN];\n\t \n\t__le32 dbg_col[HBM_CA_ERR_CMD_LIFO_LEN];\n};\n\n#define WR_PAR_LAST_CMD_COL_SHIFT\t0\n#define WR_PAR_LAST_CMD_COL_MASK\t0x3F\n#define WR_PAR_LAST_CMD_BG_SHIFT\t6\n#define WR_PAR_LAST_CMD_BG_MASK\t\t0xC0\n#define WR_PAR_LAST_CMD_BA_SHIFT\t8\n#define WR_PAR_LAST_CMD_BA_MASK\t\t0x300\n#define WR_PAR_LAST_CMD_SID_SHIFT\t10\n#define WR_PAR_LAST_CMD_SID_MASK\t0x400\n\n \nstruct hbm_sei_wr_cmd_address {\n\t \n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\tu32 col:6;\n\t\t\tu32 bg:2;\n\t\t\tu32 ba:2;\n\t\t\tu32 sid:1;\n\t\t\tu32 reserved:21;\n\t\t};\n\t\t__le32 dbg_wr_cmd_addr;\n\t};\n};\n\nstruct hl_eq_hbm_sei_wr_par_intr_info {\n\t \n\tstruct hbm_sei_wr_cmd_address dbg_last_wr_cmds[HBM_WR_PAR_CMD_LIFO_LEN];\n\t \n\t__u8 dbg_derr;\n\t \n\t__u8 pad[3];\n};\n\n \nstruct hl_eq_hbm_sei_data {\n\tstruct hl_hbm_sei_header hdr;\n\tunion {\n\t\tstruct hl_eq_hbm_sei_ca_par_intr_info ca_parity_even_info;\n\t\tstruct hl_eq_hbm_sei_ca_par_intr_info ca_parity_odd_info;\n\t\tstruct hl_eq_hbm_sei_read_err_intr_info read_err_info;\n\t\tstruct hl_eq_hbm_sei_wr_par_intr_info wr_parity_info;\n\t};\n};\n\n \nenum hl_engine_arc_interrupt_type {\n\t \n\tENGINE_ARC_DCCM_QUEUE_FULL_IRQ = 1\n};\n\n \nstruct hl_engine_arc_dccm_queue_full_irq {\n\t \n\t__le32 queue_index;\n\t__le32 pad;\n};\n\n \nstruct hl_eq_engine_arc_intr_data {\n\t \n\t__le32 engine_id;\n\t__le32 intr_type;  \n\t \n\t__le64 payload;\n\t__le64 pad[5];\n};\n\n#define ADDR_DEC_ADDRESS_COUNT_MAX 4\n\n \nstruct hl_eq_addr_dec_intr_data {\n\tstruct hl_eq_intr_cause intr_cause;\n\t__le64 addr[ADDR_DEC_ADDRESS_COUNT_MAX];\n\t__u8 addr_cnt;\n\t__u8 pad[7];\n};\n\nstruct hl_eq_entry {\n\tstruct hl_eq_header hdr;\n\tunion {\n\t\t__le64 data_placeholder;\n\t\tstruct hl_eq_ecc_data ecc_data;\n\t\tstruct hl_eq_hbm_ecc_data hbm_ecc_data;\t \n\t\tstruct hl_eq_sm_sei_data sm_sei_data;\n\t\tstruct cpucp_pkt_sync_err pkt_sync_err;\n\t\tstruct hl_eq_fw_alive fw_alive;\n\t\tstruct hl_eq_intr_cause intr_cause;\n\t\tstruct hl_eq_pcie_drain_ind_data pcie_drain_ind_data;\n\t\tstruct hl_eq_razwi_info razwi_info;\n\t\tstruct hl_eq_razwi_with_intr_cause razwi_with_intr_cause;\n\t\tstruct hl_eq_hbm_sei_data sei_data;\t \n\t\tstruct hl_eq_engine_arc_intr_data arc_data;\n\t\tstruct hl_eq_addr_dec_intr_data addr_dec;\n\t\t__le64 data[7];\n\t};\n};\n\n#define HL_EQ_ENTRY_SIZE\t\tsizeof(struct hl_eq_entry)\n\n#define EQ_CTL_READY_SHIFT\t\t31\n#define EQ_CTL_READY_MASK\t\t0x80000000\n\n#define EQ_CTL_EVENT_TYPE_SHIFT\t\t16\n#define EQ_CTL_EVENT_TYPE_MASK\t\t0x0FFF0000\n\n#define EQ_CTL_INDEX_SHIFT\t\t0\n#define EQ_CTL_INDEX_MASK\t\t0x0000FFFF\n\nenum pq_init_status {\n\tPQ_INIT_STATUS_NA = 0,\n\tPQ_INIT_STATUS_READY_FOR_CP,\n\tPQ_INIT_STATUS_READY_FOR_HOST,\n\tPQ_INIT_STATUS_READY_FOR_CP_SINGLE_MSI,\n\tPQ_INIT_STATUS_LEN_NOT_POWER_OF_TWO_ERR,\n\tPQ_INIT_STATUS_ILLEGAL_Q_ADDR_ERR\n};\n\n \n\nenum cpucp_packet_id {\n\tCPUCP_PACKET_DISABLE_PCI_ACCESS = 1,\t \n\tCPUCP_PACKET_ENABLE_PCI_ACCESS,\t\t \n\tCPUCP_PACKET_TEMPERATURE_GET,\t\t \n\tCPUCP_PACKET_VOLTAGE_GET,\t\t \n\tCPUCP_PACKET_CURRENT_GET,\t\t \n\tCPUCP_PACKET_FAN_SPEED_GET,\t\t \n\tCPUCP_PACKET_PWM_GET,\t\t\t \n\tCPUCP_PACKET_PWM_SET,\t\t\t \n\tCPUCP_PACKET_FREQUENCY_SET,\t\t \n\tCPUCP_PACKET_FREQUENCY_GET,\t\t \n\tCPUCP_PACKET_LED_SET,\t\t\t \n\tCPUCP_PACKET_I2C_WR,\t\t\t \n\tCPUCP_PACKET_I2C_RD,\t\t\t \n\tCPUCP_PACKET_INFO_GET,\t\t\t \n\tCPUCP_PACKET_FLASH_PROGRAM_REMOVED,\n\tCPUCP_PACKET_UNMASK_RAZWI_IRQ,\t\t \n\tCPUCP_PACKET_UNMASK_RAZWI_IRQ_ARRAY,\t \n\tCPUCP_PACKET_TEST,\t\t\t \n\tCPUCP_PACKET_FREQUENCY_CURR_GET,\t \n\tCPUCP_PACKET_MAX_POWER_GET,\t\t \n\tCPUCP_PACKET_MAX_POWER_SET,\t\t \n\tCPUCP_PACKET_EEPROM_DATA_GET,\t\t \n\tCPUCP_PACKET_NIC_INFO_GET,\t\t \n\tCPUCP_PACKET_TEMPERATURE_SET,\t\t \n\tCPUCP_PACKET_VOLTAGE_SET,\t\t \n\tCPUCP_PACKET_CURRENT_SET,\t\t \n\tCPUCP_PACKET_PCIE_THROUGHPUT_GET,\t \n\tCPUCP_PACKET_PCIE_REPLAY_CNT_GET,\t \n\tCPUCP_PACKET_TOTAL_ENERGY_GET,\t\t \n\tCPUCP_PACKET_PLL_INFO_GET,\t\t \n\tCPUCP_PACKET_NIC_STATUS,\t\t \n\tCPUCP_PACKET_POWER_GET,\t\t\t \n\tCPUCP_PACKET_NIC_PFC_SET,\t\t \n\tCPUCP_PACKET_NIC_FAULT_GET,\t\t \n\tCPUCP_PACKET_NIC_LPBK_SET,\t\t \n\tCPUCP_PACKET_NIC_MAC_CFG,\t\t \n\tCPUCP_PACKET_MSI_INFO_SET,\t\t \n\tCPUCP_PACKET_NIC_XPCS91_REGS_GET,\t \n\tCPUCP_PACKET_NIC_STAT_REGS_GET,\t\t \n\tCPUCP_PACKET_NIC_STAT_REGS_CLR,\t\t \n\tCPUCP_PACKET_NIC_STAT_REGS_ALL_GET,\t \n\tCPUCP_PACKET_IS_IDLE_CHECK,\t\t \n\tCPUCP_PACKET_HBM_REPLACED_ROWS_INFO_GET, \n\tCPUCP_PACKET_HBM_PENDING_ROWS_STATUS,\t \n\tCPUCP_PACKET_POWER_SET,\t\t\t \n\tCPUCP_PACKET_RESERVED,\t\t\t \n\tCPUCP_PACKET_ENGINE_CORE_ASID_SET,\t \n\tCPUCP_PACKET_RESERVED2,\t\t\t \n\tCPUCP_PACKET_SEC_ATTEST_GET,\t\t \n\tCPUCP_PACKET_RESERVED3,\t\t\t \n\tCPUCP_PACKET_RESERVED4,\t\t\t \n\tCPUCP_PACKET_MONITOR_DUMP_GET,\t\t \n\tCPUCP_PACKET_RESERVED5,\t\t\t \n\tCPUCP_PACKET_RESERVED6,\t\t\t \n\tCPUCP_PACKET_RESERVED7,\t\t\t \n\tCPUCP_PACKET_GENERIC_PASSTHROUGH,\t \n\tCPUCP_PACKET_RESERVED8,\t\t\t \n\tCPUCP_PACKET_ACTIVE_STATUS_SET,\t\t \n\tCPUCP_PACKET_RESERVED9,\t\t\t \n\tCPUCP_PACKET_RESERVED10,\t\t \n\tCPUCP_PACKET_RESERVED11,\t\t \n\tCPUCP_PACKET_RESERVED12,\t\t \n\tCPUCP_PACKET_REGISTER_INTERRUPTS,\t \n\tCPUCP_PACKET_SOFT_RESET,\t\t \n\tCPUCP_PACKET_ID_MAX\t\t\t \n};\n\n#define CPUCP_PACKET_FENCE_VAL\t0xFE8CE7A5\n\n#define CPUCP_PKT_CTL_RC_SHIFT\t\t12\n#define CPUCP_PKT_CTL_RC_MASK\t\t0x0000F000\n\n#define CPUCP_PKT_CTL_OPCODE_SHIFT\t16\n#define CPUCP_PKT_CTL_OPCODE_MASK\t0x1FFF0000\n\n#define CPUCP_PKT_RES_PLL_OUT0_SHIFT\t0\n#define CPUCP_PKT_RES_PLL_OUT0_MASK\t0x000000000000FFFFull\n#define CPUCP_PKT_RES_PLL_OUT1_SHIFT\t16\n#define CPUCP_PKT_RES_PLL_OUT1_MASK\t0x00000000FFFF0000ull\n#define CPUCP_PKT_RES_PLL_OUT2_SHIFT\t32\n#define CPUCP_PKT_RES_PLL_OUT2_MASK\t0x0000FFFF00000000ull\n#define CPUCP_PKT_RES_PLL_OUT3_SHIFT\t48\n#define CPUCP_PKT_RES_PLL_OUT3_MASK\t0xFFFF000000000000ull\n\n#define CPUCP_PKT_RES_EEPROM_OUT0_SHIFT\t0\n#define CPUCP_PKT_RES_EEPROM_OUT0_MASK\t0x000000000000FFFFull\n#define CPUCP_PKT_RES_EEPROM_OUT1_SHIFT\t16\n#define CPUCP_PKT_RES_EEPROM_OUT1_MASK\t0x0000000000FF0000ull\n\n#define CPUCP_PKT_VAL_PFC_IN1_SHIFT\t0\n#define CPUCP_PKT_VAL_PFC_IN1_MASK\t0x0000000000000001ull\n#define CPUCP_PKT_VAL_PFC_IN2_SHIFT\t1\n#define CPUCP_PKT_VAL_PFC_IN2_MASK\t0x000000000000001Eull\n\n#define CPUCP_PKT_VAL_LPBK_IN1_SHIFT\t0\n#define CPUCP_PKT_VAL_LPBK_IN1_MASK\t0x0000000000000001ull\n#define CPUCP_PKT_VAL_LPBK_IN2_SHIFT\t1\n#define CPUCP_PKT_VAL_LPBK_IN2_MASK\t0x000000000000001Eull\n\n#define CPUCP_PKT_VAL_MAC_CNT_IN1_SHIFT\t0\n#define CPUCP_PKT_VAL_MAC_CNT_IN1_MASK\t0x0000000000000001ull\n#define CPUCP_PKT_VAL_MAC_CNT_IN2_SHIFT\t1\n#define CPUCP_PKT_VAL_MAC_CNT_IN2_MASK\t0x00000000FFFFFFFEull\n\n \n#define CPUCP_PKT_HB_STATUS_EQ_FAULT_SHIFT\t\t0\n#define CPUCP_PKT_HB_STATUS_EQ_FAULT_MASK\t\t0x00000001\n\nstruct cpucp_packet {\n\tunion {\n\t\t__le64 value;\t \n\t\t__le64 result;\t \n\t\t__le64 addr;\t \n\t};\n\n\t__le32 ctl;\n\n\t__le32 fence;\t\t \n\n\tunion {\n\t\tstruct { \n\t\t\t__le16 sensor_index;\n\t\t\t__le16 type;\n\t\t};\n\n\t\tstruct {\t \n\t\t\t__u8 i2c_bus;\n\t\t\t__u8 i2c_addr;\n\t\t\t__u8 i2c_reg;\n\t\t\t \n\t\t\t__u8 i2c_len;\n\t\t};\n\n\t\tstruct { \n\t\t\t__le16 pll_type;\n\t\t\t \n\t\t\t__le16 pll_reg;\n\t\t};\n\n\t\t \n\t\t__le32 index;\n\n\t\t \n\t\t__le32 pll_index;\n\n\t\t \n\t\t__le32 led_index;\n\n\t\t \n\t\t__le32 data_max_size;\n\n\t\t \n\t\t__le32 status_mask;\n\n\t\t \n\t\t__le32 nonce;\n\t};\n\n\tunion {\n\t\t \n\t\t__le32 port_index;\n\n\t\t \n\t\t__le32 pkt_subidx;\n\t};\n};\n\nstruct cpucp_unmask_irq_arr_packet {\n\tstruct cpucp_packet cpucp_pkt;\n\t__le32 length;\n\t__le32 irqs[];\n};\n\nstruct cpucp_nic_status_packet {\n\tstruct cpucp_packet cpucp_pkt;\n\t__le32 length;\n\t__le32 data[];\n};\n\nstruct cpucp_array_data_packet {\n\tstruct cpucp_packet cpucp_pkt;\n\t__le32 length;\n\t__le32 data[];\n};\n\nenum cpucp_led_index {\n\tCPUCP_LED0_INDEX = 0,\n\tCPUCP_LED1_INDEX,\n\tCPUCP_LED2_INDEX,\n\tCPUCP_LED_MAX_INDEX = CPUCP_LED2_INDEX\n};\n\n \nenum cpucp_packet_rc {\n\tcpucp_packet_success,\n\tcpucp_packet_invalid,\n\tcpucp_packet_fault,\n\tcpucp_packet_invalid_pkt,\n\tcpucp_packet_invalid_params,\n\tcpucp_packet_rc_max\n};\n\n \nenum cpucp_temp_type {\n\tcpucp_temp_input,\n\tcpucp_temp_min = 4,\n\tcpucp_temp_min_hyst,\n\tcpucp_temp_max = 6,\n\tcpucp_temp_max_hyst,\n\tcpucp_temp_crit,\n\tcpucp_temp_crit_hyst,\n\tcpucp_temp_offset = 19,\n\tcpucp_temp_lowest = 21,\n\tcpucp_temp_highest = 22,\n\tcpucp_temp_reset_history = 23,\n\tcpucp_temp_warn = 24,\n\tcpucp_temp_max_crit = 25,\n\tcpucp_temp_max_warn = 26,\n};\n\nenum cpucp_in_attributes {\n\tcpucp_in_input,\n\tcpucp_in_min,\n\tcpucp_in_max,\n\tcpucp_in_lowest = 6,\n\tcpucp_in_highest = 7,\n\tcpucp_in_reset_history,\n\tcpucp_in_intr_alarm_a,\n\tcpucp_in_intr_alarm_b,\n};\n\nenum cpucp_curr_attributes {\n\tcpucp_curr_input,\n\tcpucp_curr_min,\n\tcpucp_curr_max,\n\tcpucp_curr_lowest = 6,\n\tcpucp_curr_highest = 7,\n\tcpucp_curr_reset_history\n};\n\nenum cpucp_fan_attributes {\n\tcpucp_fan_input,\n\tcpucp_fan_min = 2,\n\tcpucp_fan_max\n};\n\nenum cpucp_pwm_attributes {\n\tcpucp_pwm_input,\n\tcpucp_pwm_enable\n};\n\nenum cpucp_pcie_throughput_attributes {\n\tcpucp_pcie_throughput_tx,\n\tcpucp_pcie_throughput_rx\n};\n\n \nenum cpucp_pll_reg_attributes {\n\tcpucp_pll_nr_reg,\n\tcpucp_pll_nf_reg,\n\tcpucp_pll_od_reg,\n\tcpucp_pll_div_factor_reg,\n\tcpucp_pll_div_sel_reg\n};\n\n \nenum cpucp_pll_type_attributes {\n\tcpucp_pll_cpu,\n\tcpucp_pll_pci,\n};\n\n \nenum cpucp_power_type {\n\tCPUCP_POWER_INPUT = 8,\n\tCPUCP_POWER_INPUT_HIGHEST = 9,\n\tCPUCP_POWER_RESET_INPUT_HISTORY = 11\n};\n\n \nenum cpucp_msi_type {\n\tCPUCP_EVENT_QUEUE_MSI_TYPE,\n\tCPUCP_NIC_PORT1_MSI_TYPE,\n\tCPUCP_NIC_PORT3_MSI_TYPE,\n\tCPUCP_NIC_PORT5_MSI_TYPE,\n\tCPUCP_NIC_PORT7_MSI_TYPE,\n\tCPUCP_NIC_PORT9_MSI_TYPE,\n\tCPUCP_NUM_OF_MSI_TYPES\n};\n\n \nenum pll_index {\n\tCPU_PLL = 0,\n\tPCI_PLL = 1,\n\tNIC_PLL = 2,\n\tDMA_PLL = 3,\n\tMESH_PLL = 4,\n\tMME_PLL = 5,\n\tTPC_PLL = 6,\n\tIF_PLL = 7,\n\tSRAM_PLL = 8,\n\tNS_PLL = 9,\n\tHBM_PLL = 10,\n\tMSS_PLL = 11,\n\tDDR_PLL = 12,\n\tVID_PLL = 13,\n\tBANK_PLL = 14,\n\tMMU_PLL = 15,\n\tIC_PLL = 16,\n\tMC_PLL = 17,\n\tEMMC_PLL = 18,\n\tD2D_PLL = 19,\n\tCS_PLL = 20,\n\tC2C_PLL = 21,\n\tNCH_PLL = 22,\n\tC2M_PLL = 23,\n\tPLL_MAX\n};\n\nenum rl_index {\n\tTPC_RL = 0,\n\tMME_RL,\n\tEDMA_RL,\n};\n\nenum pvt_index {\n\tPVT_SW,\n\tPVT_SE,\n\tPVT_NW,\n\tPVT_NE\n};\n\n \n\nstruct eq_generic_event {\n\t__le64 data[7];\n};\n\n \n\n#define CARD_NAME_MAX_LEN\t\t16\n#define CPUCP_MAX_SENSORS\t\t128\n#define CPUCP_MAX_NICS\t\t\t128\n#define CPUCP_LANES_PER_NIC\t\t4\n#define CPUCP_NIC_QSFP_EEPROM_MAX_LEN\t1024\n#define CPUCP_MAX_NIC_LANES\t\t(CPUCP_MAX_NICS * CPUCP_LANES_PER_NIC)\n#define CPUCP_NIC_MASK_ARR_LEN\t\t((CPUCP_MAX_NICS + 63) / 64)\n#define CPUCP_NIC_POLARITY_ARR_LEN\t((CPUCP_MAX_NIC_LANES + 63) / 64)\n#define CPUCP_HBM_ROW_REPLACE_MAX\t32\n\nstruct cpucp_sensor {\n\t__le32 type;\n\t__le32 flags;\n};\n\n \nenum cpucp_card_types {\n\tcpucp_card_type_pci,\n\tcpucp_card_type_pmc\n};\n\n#define CPUCP_SEC_CONF_ENABLED_SHIFT\t0\n#define CPUCP_SEC_CONF_ENABLED_MASK\t0x00000001\n\n#define CPUCP_SEC_CONF_FLASH_WP_SHIFT\t1\n#define CPUCP_SEC_CONF_FLASH_WP_MASK\t0x00000002\n\n#define CPUCP_SEC_CONF_EEPROM_WP_SHIFT\t2\n#define CPUCP_SEC_CONF_EEPROM_WP_MASK\t0x00000004\n\n \nstruct cpucp_security_info {\n\t__u8 config;\n\t__u8 keys_num;\n\t__u8 revoked_keys;\n\t__u8 min_svn;\n};\n\n \nstruct cpucp_info {\n\tstruct cpucp_sensor sensors[CPUCP_MAX_SENSORS];\n\t__u8 kernel_version[VERSION_MAX_LEN];\n\t__le32 reserved;\n\t__le32 card_type;\n\t__le32 card_location;\n\t__le32 cpld_version;\n\t__le32 infineon_version;\n\t__u8 fuse_version[VERSION_MAX_LEN];\n\t__u8 thermal_version[VERSION_MAX_LEN];\n\t__u8 cpucp_version[VERSION_MAX_LEN];\n\t__le32 infineon_second_stage_version;\n\t__le64 dram_size;\n\tchar card_name[CARD_NAME_MAX_LEN];\n\t__le64 tpc_binning_mask;\n\t__le64 decoder_binning_mask;\n\t__u8 sram_binning;\n\t__u8 dram_binning_mask;\n\t__u8 memory_repair_flag;\n\t__u8 edma_binning_mask;\n\t__u8 xbar_binning_mask;\n\t__u8 interposer_version;\n\t__u8 substrate_version;\n\t__u8 reserved2;\n\tstruct cpucp_security_info sec_info;\n\t__le32 fw_hbm_region_size;\n\t__u8 pll_map[PLL_MAP_LEN];\n\t__le64 mme_binning_mask;\n\t__u8 fw_os_version[VERSION_MAX_LEN];\n};\n\nstruct cpucp_mac_addr {\n\t__u8 mac_addr[ETH_ALEN];\n};\n\nenum cpucp_serdes_type {\n\tTYPE_1_SERDES_TYPE,\n\tTYPE_2_SERDES_TYPE,\n\tHLS1_SERDES_TYPE,\n\tHLS1H_SERDES_TYPE,\n\tHLS2_SERDES_TYPE,\n\tHLS2_TYPE_1_SERDES_TYPE,\n\tMAX_NUM_SERDES_TYPE,\t\t \n\tUNKNOWN_SERDES_TYPE = 0xFFFF\t \n};\n\nstruct cpucp_nic_info {\n\tstruct cpucp_mac_addr mac_addrs[CPUCP_MAX_NICS];\n\t__le64 link_mask[CPUCP_NIC_MASK_ARR_LEN];\n\t__le64 pol_tx_mask[CPUCP_NIC_POLARITY_ARR_LEN];\n\t__le64 pol_rx_mask[CPUCP_NIC_POLARITY_ARR_LEN];\n\t__le64 link_ext_mask[CPUCP_NIC_MASK_ARR_LEN];\n\t__u8 qsfp_eeprom[CPUCP_NIC_QSFP_EEPROM_MAX_LEN];\n\t__le64 auto_neg_mask[CPUCP_NIC_MASK_ARR_LEN];\n\t__le16 serdes_type;  \n\t__le16 tx_swap_map[CPUCP_MAX_NICS];\n\t__u8 reserved[6];\n};\n\n#define PAGE_DISCARD_MAX\t64\n\nstruct page_discard_info {\n\t__u8 num_entries;\n\t__u8 reserved[7];\n\t__le32 mmu_page_idx[PAGE_DISCARD_MAX];\n};\n\n \nstruct frac_val {\n\tunion {\n\t\tstruct {\n\t\t\t__le16 integer;\n\t\t\t__le16 frac;\n\t\t};\n\t\t__le32 val;\n\t};\n};\n\n \nstruct ser_val {\n\t__le16 integer;\n\t__le16 exp;\n};\n\n \nstruct cpucp_nic_status {\n\t__le32 port;\n\t__le32 bad_format_cnt;\n\t__le32 responder_out_of_sequence_psn_cnt;\n\t__le32 high_ber_reinit;\n\t__le32 correctable_err_cnt;\n\t__le32 uncorrectable_err_cnt;\n\t__le32 retraining_cnt;\n\t__u8 up;\n\t__u8 pcs_link;\n\t__u8 phy_ready;\n\t__u8 auto_neg;\n\t__le32 timeout_retransmission_cnt;\n\t__le32 high_ber_cnt;\n\tstruct ser_val pre_fec_ser;\n\tstruct ser_val post_fec_ser;\n\tstruct frac_val bandwidth;\n\tstruct frac_val lat;\n};\n\nenum cpucp_hbm_row_replace_cause {\n\tREPLACE_CAUSE_DOUBLE_ECC_ERR,\n\tREPLACE_CAUSE_MULTI_SINGLE_ECC_ERR,\n};\n\nstruct cpucp_hbm_row_info {\n\t__u8 hbm_idx;\n\t__u8 pc;\n\t__u8 sid;\n\t__u8 bank_idx;\n\t__le16 row_addr;\n\t__u8 replaced_row_cause;  \n\t__u8 pad;\n};\n\nstruct cpucp_hbm_row_replaced_rows_info {\n\t__le16 num_replaced_rows;\n\t__u8 pad[6];\n\tstruct cpucp_hbm_row_info replaced_rows[CPUCP_HBM_ROW_REPLACE_MAX];\n};\n\nenum cpu_reset_status {\n\tCPU_RST_STATUS_NA = 0,\n\tCPU_RST_STATUS_SOFT_RST_DONE = 1,\n};\n\n#define SEC_PCR_DATA_BUF_SZ\t256\n#define SEC_PCR_QUOTE_BUF_SZ\t510\t \n#define SEC_SIGNATURE_BUF_SZ\t255\t \n#define SEC_PUB_DATA_BUF_SZ\t510\t \n#define SEC_CERTIFICATE_BUF_SZ\t2046\t \n\n \nstruct cpucp_sec_attest_info {\n\t__u8 pcr_data[SEC_PCR_DATA_BUF_SZ];\n\t__u8 pcr_num_reg;\n\t__u8 pcr_reg_len;\n\t__le16 pad0;\n\t__le32 nonce;\n\t__le16 pcr_quote_len;\n\t__u8 pcr_quote[SEC_PCR_QUOTE_BUF_SZ];\n\t__u8 quote_sig_len;\n\t__u8 quote_sig[SEC_SIGNATURE_BUF_SZ];\n\t__le16 pub_data_len;\n\t__u8 public_data[SEC_PUB_DATA_BUF_SZ];\n\t__le16 certificate_len;\n\t__u8 certificate[SEC_CERTIFICATE_BUF_SZ];\n};\n\n \nstruct cpucp_dev_info_signed {\n\tstruct cpucp_info info;\t \n\t__le32 nonce;\n\t__le32 pad0;\n\t__u8 info_sig_len;\n\t__u8 info_sig[SEC_SIGNATURE_BUF_SZ];\n\t__le16 pub_data_len;\n\t__u8 public_data[SEC_PUB_DATA_BUF_SZ];\n\t__le16 certificate_len;\n\t__u8 certificate[SEC_CERTIFICATE_BUF_SZ];\n};\n\n#define DCORE_MON_REGS_SZ\t512\n \nstruct dcore_monitor_regs_data {\n\t__le32 mon_pay_addrl[DCORE_MON_REGS_SZ];\n\t__le32 mon_pay_addrh[DCORE_MON_REGS_SZ];\n\t__le32 mon_pay_data[DCORE_MON_REGS_SZ];\n\t__le32 mon_arm[DCORE_MON_REGS_SZ];\n\t__le32 mon_status[DCORE_MON_REGS_SZ];\n};\n\n \nstruct cpucp_monitor_dump {\n\tstruct dcore_monitor_regs_data sync_mngr_w_s;\n\tstruct dcore_monitor_regs_data sync_mngr_e_s;\n\tstruct dcore_monitor_regs_data sync_mngr_w_n;\n\tstruct dcore_monitor_regs_data sync_mngr_e_n;\n};\n\n \nenum hl_passthrough_type {\n\tHL_PASSTHROUGH_VERSIONS,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}