<profile>

<section name = "Vivado HLS Report for 'disparityMap'" level="0">
<item name = "Date">Sat Aug  1 16:46:14 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">stereo_2020</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">9.379</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_Loop_Row_proc_U0">Loop_Loop_Row_proc, ?, ?, ?, ?, none</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 5, 5, 5, 5, none</column>
<column name="Loop_4_proc_U0">Loop_4_proc, ?, ?, ?, ?, none</column>
<column name="Loop_disparityMap_la_U0">Loop_disparityMap_la, ?, ?, ?, ?, none</column>
<column name="Block_arrayctor_loop_U0">Block_arrayctor_loop, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 68</column>
<column name="FIFO">0, -, 150, 1327</column>
<column name="Instance">20, 73, 20272, 20369</column>
<column name="Memory">128, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 13, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">52, 33, 19, 41</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Block_arrayctor_loop_U0">Block_arrayctor_loop, 0, 4, 4, 64</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 0, 0, 1227, 532</column>
<column name="Loop_4_proc_U0">Loop_4_proc, 0, 4, 432, 769</column>
<column name="Loop_Loop_Row_proc_U0">Loop_Loop_Row_proc, 20, 65, 18161, 18491</column>
<column name="Loop_disparityMap_la_U0">Loop_disparityMap_la, 0, 0, 336, 345</column>
<column name="disparityMap_CONTROL_BUS_s_axi_U">disparityMap_CONTROL_BUS_s_axi, 0, 0, 112, 168</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="leftImage_in_V_U">disparityMap_leftKfY, 64, 0, 0, 97200, 8, 2, 1555200</column>
<column name="rightImage_in_V_U">disparityMap_leftKfY, 64, 0, 0, 97200, 8, 2, 1555200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="PAR_L_RINV_val_0_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_0_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_0_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_1_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_1_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_1_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_2_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_2_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_L_RINV_val_2_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_0_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_0_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_0_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_1_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_1_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_1_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_2_0_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_2_1_s_U">0, 5, 44, 3, 32, 96</column>
<column name="PAR_R_RINV_val_2_2_s_U">0, 5, 44, 3, 32, 96</column>
<column name="col_packets_loc_chan_U">0, 5, 44, 2, 32, 64</column>
<column name="cx1_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="cx2_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="cy1_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="cy2_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="dMap_data_stream_0_s_U">0, 5, 20, 2, 8, 16</column>
<column name="fx1_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="fx2_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="fy1_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="fy2_loc_c_U">0, 5, 44, 3, 32, 96</column>
<column name="packets_loc_c_U">0, 5, 44, 4, 32, 128</column>
<column name="tmp_cast_loc_channel_U">0, 5, 75, 2, 63, 126</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_arrayctor_loop_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_2_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_disparityMap_la_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_arrayctor_loop_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_arrayctor_loop_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_2_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_Loop_Row_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_disparityMap_la_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_disparityMap_la_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_packets_loc_chan">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_leftImage_in_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_rightImage_in_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_arrayctor_loop_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_2_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_disparityMap_la_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_packets_loc_chan">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_leftImage_in_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_rightImage_in_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Block_arrayctor_loop_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_2_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_disparityMap_la_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Block_arrayctor_loop_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_2_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_disparityMap_la_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_packets_loc_chan">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_leftImage_in_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_rightImage_in_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_cast_loc_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Block_arrayctor_loop_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_2_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_disparityMap_la_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Block_arrayctor_loop_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_2_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_disparityMap_la_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_packets_loc_chan">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_leftImage_in_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_rightImage_in_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_cast_loc_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 6, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 6, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, disparityMap, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, disparityMap, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, disparityMap, return value</column>
<column name="AXI_LITE_clk">in, 1, ap_ctrl_hs, disparityMap, return value</column>
<column name="ap_rst_n_AXI_LITE_clk">in, 1, ap_ctrl_hs, disparityMap, return value</column>
<column name="in_stream_TDATA">in, 32, axis, INPUT_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, INPUT_data_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, INPUT_data_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, INPUT_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, INPUT_last_V, pointer</column>
<column name="dMapout_TDATA">out, 32, axis, OUTPUT_data_V, pointer</column>
<column name="dMapout_TUSER">out, 1, axis, OUTPUT_user_V, pointer</column>
<column name="dMapout_TLAST">out, 1, axis, OUTPUT_last_V, pointer</column>
<column name="dMapout_TVALID">out, 1, axis, OUTPUT_last_V, pointer</column>
<column name="dMapout_TREADY">in, 1, axis, OUTPUT_last_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'call_ret'">call, 8.51, 8.51, -, -, -, -, -, -, -, -, -, Block_arrayctor.loop, -</column>
</table>
</item>
</section>
</profile>
