============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  12:06:22 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   1  1.0     0     0      15    (-,-) 
  g3508/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          2  1.6     7     5      20    (-,-) 
  g3496__5122/Y  -       B->Y  F     AND2x2_ASAP7_75t_SL         2  1.7     7    11      31    (-,-) 
  g3487__5526/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_SL      1  0.9    23    12      43    (-,-) 
  g3484__5107/Y  -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20     9      52    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      63    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   1  0.7     0     0      15    (-,-) 
  drc_bufs/Y     -       A->Y  R     HB1xp67_ASAP7_75t_SL        1  1.0    10    10      25    (-,-) 
  g3505/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          2  1.6     9     6      31    (-,-) 
  g3487__5526/Y  -       B1->Y R     AOI221xp5_ASAP7_75t_SL      1  0.9    23    12      43    (-,-) 
  g3484__5107/Y  -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20     9      52    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      63    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   3  2.1     0     0      15    (-,-) 
  g3501/Y        -       A->Y  F     INVxp67_ASAP7_75t_SRAM      1  0.8     8     5      20    (-,-) 
  g3495__3680/Y  -       A2->Y R     OAI22xp33_ASAP7_75t_SL      2  1.7    31    15      35    (-,-) 
  g3485__6260/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  0.9    16     8      44    (-,-) 
  g3484__5107/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      53    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      64    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   1  0.9     0     0      15    (-,-) 
  drc_bufs3543/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          2  1.9     8    10      25    (-,-) 
  g3491__2802/Y  -       A1->Y F     OAI22xp5_ASAP7_75t_SL       1  0.9    15     8      32    (-,-) 
  g3485__6260/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    18     9      41    (-,-) 
  g3484__5107/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      51    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      62    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      62    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   2  1.5     0     0      15    (-,-) 
  drc_bufs3584/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL        1  0.9     9    10      25    (-,-) 
  g3491__2802/Y  -       B1->Y F     OAI22xp5_ASAP7_75t_SL       1  0.9    15     7      32    (-,-) 
  g3485__6260/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  0.9    18     9      41    (-,-) 
  g3484__5107/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      51    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      62    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      62    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      49                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   2  1.1     0     0      15    (-,-) 
  g3507/Y        -       A->Y  F     INVxp33_ASAP7_75t_SRAM      1  1.0    19    11      26    (-,-) 
  g3491__2802/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_SL       1  0.9    18    11      36    (-,-) 
  g3485__6260/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    16     7      43    (-,-) 
  g3484__5107/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      53    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      64    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   1  0.9     0     0      15    (-,-) 
  g3506/Y        -       A->Y  F     INVx1_ASAP7_75t_SRAM        2  1.9    12     7      22    (-,-) 
  g3494__6783/Y  -       A2->Y R     AOI22xp5_ASAP7_75t_SL       2  1.7    22    12      34    (-,-) 
  g3492/Y        -       A->Y  F     INVxp67_ASAP7_75t_SL        1  0.9    12     6      41    (-,-) 
  g3484__5107/Y  -       A2->Y R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      53    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      63    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   1  0.9     0     0      15    (-,-) 
  g3506/Y        -       A->Y  F     INVx1_ASAP7_75t_SRAM        2  1.9    12     7      22    (-,-) 
  g3494__6783/Y  -       A2->Y R     AOI22xp5_ASAP7_75t_SL       2  1.7    22    12      34    (-,-) 
  g3485__6260/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    16     9      43    (-,-) 
  g3484__5107/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      53    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      63    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      64    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  B[6]             -       -     R     (arrival)                     3  2.1     0     0      15    (-,-) 
  drc_buf_sp3511/Y -       A->Y  R     HB1xp67_ASAP7_75t_L           1  1.0    11    11      26    (-,-) 
  g3499/Y          -       A->Y  F     INVx1_ASAP7_75t_SL            1  1.0     8     5      31    (-,-) 
  g3490__1617/Y    -       A2->Y R     OAI21xp5_ASAP7_75t_SL         1  1.0    14     8      39    (-,-) 
  g3486__8428/Y    -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    19    11      50    (-,-) 
  g3483__2398/Y    -       C->Y  R     OAI211xp5_ASAP7_75t_SL        1  1.0    24    12      62    (-,-) 
  Z_reg[0]/D       -       -     R     DFFHQNx1_ASAP7_75t_SL         1    -     -     0      62    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                   2  1.6     0     0      15    (-,-) 
  drc_bufs3533/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL        1  1.0    10    10      25    (-,-) 
  g3503/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     7     4      30    (-,-) 
  g3487__5526/Y  -       A1->Y R     AOI221xp5_ASAP7_75t_SL      1  0.9    23    12      41    (-,-) 
  g3484__5107/Y  -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20     9      50    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      61    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      61    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      48                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                   3  2.2     0     0      15    (-,-) 
  g3500/Y        -       A->Y  F     INVx1_ASAP7_75t_SRAM        1  0.8     5     4      19    (-,-) 
  g3495__3680/Y  -       B2->Y R     OAI22xp33_ASAP7_75t_SL      2  1.7    31    15      34    (-,-) 
  g3485__6260/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL       1  0.9    16     8      43    (-,-) 
  g3484__5107/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      52    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      63    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      63    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                   1  0.9     0     0      15    (-,-) 
  drc_bufs3543/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          2  1.9     8    10      25    (-,-) 
  g3498/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     6     4      29    (-,-) 
  g3493__1705/Y  -       A1->Y R     OAI211xp5_ASAP7_75t_SL      1  0.9    19    11      39    (-,-) 
  g3484__5107/Y  -       A1->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      50    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      61    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      61    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      47                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                   2  1.3     0     0      15    (-,-) 
  g3504/Y        -       A->Y  F     INVxp67_ASAP7_75t_SRAM      1  1.0    10     6      21    (-,-) 
  g3494__6783/Y  -       B2->Y R     AOI22xp5_ASAP7_75t_SL       2  1.7    22    12      33    (-,-) 
  g3492/Y        -       A->Y  F     INVxp67_ASAP7_75t_SL        1  0.9    12     6      40    (-,-) 
  g3484__5107/Y  -       A2->Y R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      52    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      62    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      62    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      46                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                   1  0.7     0     0      15    (-,-) 
  drc_bufs/Y     -       A->Y  R     HB1xp67_ASAP7_75t_SL        1  1.0    10    10      25    (-,-) 
  g3505/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          2  1.6     9     6      31    (-,-) 
  g3489__4319/Y  -       A2->Y R     OAI32xp33_ASAP7_75t_SL      1  1.0    26    12      44    (-,-) 
  g3488/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9    10     5      49    (-,-) 
  g3483__2398/Y  -       A1->Y R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    12      61    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      61    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      45                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                   1  0.6     0     0      15    (-,-) 
  drc_buf_sp/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L         1  1.0    11    11      26    (-,-) 
  g3502/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9     7     4      31    (-,-) 
  g3493__1705/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    19     8      39    (-,-) 
  g3484__5107/Y  -       A1->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      49    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      60    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      60    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      45                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                   1  1.0     0     0      15    (-,-) 
  g3508/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          2  1.6     7     5      20    (-,-) 
  g3496__5122/Y  -       B->Y  F     AND2x2_ASAP7_75t_SL         2  1.7     7    11      31    (-,-) 
  g3489__4319/Y  -       A1->Y R     OAI32xp33_ASAP7_75t_SL      1  1.0    26    12      43    (-,-) 
  g3488/Y        -       A->Y  F     INVx1_ASAP7_75t_SL          1  0.9    10     5      48    (-,-) 
  g3483__2398/Y  -       A1->Y R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    12      60    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      60    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                   2  1.7     0     0      15    (-,-) 
  g3495__3680/Y  -       B1->Y F     OAI22xp33_ASAP7_75t_SL      2  1.7    24    12      27    (-,-) 
  g3485__6260/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  0.9    18    11      38    (-,-) 
  g3484__5107/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      48    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      59    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      59    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: MET (4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      63                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                   3  2.1     0     0      15    (-,-) 
  g3495__3680/Y  -       A1->Y F     OAI22xp33_ASAP7_75t_SL      2  1.7    24    12      26    (-,-) 
  g3485__6260/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  0.9    18    11      38    (-,-) 
  g3484__5107/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      48    (-,-) 
  g3483__2398/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  1.0    24    11      59    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      59    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      45                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   1  0.9     0     0      15    (-,-) 
  g3506/Y        -       A->Y  F     INVx1_ASAP7_75t_SRAM        2  1.9    12     7      22    (-,-) 
  g3491__2802/Y  -       B2->Y R     OAI22xp5_ASAP7_75t_SL       1  0.9    18    10      33    (-,-) 
  g3485__6260/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL       1  0.9    16     7      39    (-,-) 
  g3484__5107/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    10      49    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      60    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      60    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                   1  0.7     0     0      15    (-,-) 
  drc_bufs3768/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL        2  1.7    15    12      28    (-,-) 
  g3487__5526/Y  -       B2->Y F     AOI221xp5_ASAP7_75t_SL      1  0.9    21     9      37    (-,-) 
  g3484__5107/Y  -       C->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      48    (-,-) 
  g3483__2398/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      59    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      59    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      44                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  A[3]             -       -     R     (arrival)                   2  1.3     0     0      15    (-,-) 
  drc_buf_sp3588/Y -       A->Y  R     HB1xp67_ASAP7_75t_L         1  0.8     9    10      25    (-,-) 
  g3487__5526/Y    -       A2->Y F     AOI221xp5_ASAP7_75t_SL      1  0.9    21    11      37    (-,-) 
  g3484__5107/Y    -       C->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      48    (-,-) 
  g3483__2398/Y    -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      59    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      59    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 22: MET (7 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      42                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_7_1 

#------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  A[0]             -       -     R     (arrival)                   1  0.6     0     0      15    (-,-) 
  drc_buf_sp3607/Y -       A->Y  R     HB1xp67_ASAP7_75t_L         1  0.9    10    11      26    (-,-) 
  g3493__1705/Y    -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    17     9      35    (-,-) 
  g3484__5107/Y    -       A1->Y R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      47    (-,-) 
  g3483__2398/Y    -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      57    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      57    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (7 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      42                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  A[1]             -       -     R     (arrival)                   2  1.1     0     0      15    (-,-) 
  drc_buf_sp3562/Y -       A->Y  R     HB1xp67_ASAP7_75t_L         1  0.9    10    11      26    (-,-) 
  g3493__1705/Y    -       A2->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    17     9      35    (-,-) 
  g3484__5107/Y    -       A1->Y R     OAI211xp5_ASAP7_75t_SL      1  0.9    20    12      47    (-,-) 
  g3483__2398/Y    -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      57    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      57    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 24: MET (9 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      41                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                   1  0.7     0     0      15    (-,-) 
  drc_bufs3768/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL        2  1.7    15    12      28    (-,-) 
  g3489__4319/Y  -       A3->Y F     OAI32xp33_ASAP7_75t_SL      1  1.0    22    12      39    (-,-) 
  g3488/Y        -       A->Y  R     INVx1_ASAP7_75t_SL          1  0.9    11     7      46    (-,-) 
  g3483__2398/Y  -       A1->Y F     OAI211xp5_ASAP7_75t_SL      1  1.0    23    10      56    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0      56    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: MET (9 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=      65                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      40                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  A[6]             -       -     R     (arrival)                     3  2.1     0     0      15    (-,-) 
  drc_buf_sp3519/Y -       A->Y  R     HB1xp67_ASAP7_75t_L           1  0.7     9    10      25    (-,-) 
  g3497__8246/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL         1  1.0    17    10      35    (-,-) 
  g3486__8428/Y    -       A2->Y R     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    17    11      46    (-,-) 
  g3483__2398/Y    -       C->Y  F     OAI211xp5_ASAP7_75t_SL        1  1.0    23     9      55    (-,-) 
  Z_reg[0]/D       -       -     F     DFFHQNx1_ASAP7_75t_SL         1    -     -     0      55    (-,-) 
#--------------------------------------------------------------------------------------------------------

