{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 18:30:15 2014 " "Info: Processing started: Wed Oct 01 18:30:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off warmup -c warmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_k " "Info: Found entity 1: ula_k" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Info: Found design unit 1: uart-Behavioral" {  } { { "uart.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tb-Behavioral " "Info: Found design unit 1: uart_tb-Behavioral" {  } { { "uart_tb.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart_tb.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Info: Found entity 1: uart_tb" {  } { { "uart_tb.vhd" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/uart_tb.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "warmup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file warmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 warmup " "Info: Found entity 1: warmup" {  } { { "warmup.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_test " "Info: Found entity 1: rs232_test" {  } { { "rs232_test.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/rs232_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_tb " "Info: Found entity 1: ula_tb" {  } { { "ula_tb.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hu3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hu3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hu3 " "Info: Found entity 1: hu3" {  } { { "hu3.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.bdf " "Warning: Can't analyze file -- file C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/warmup.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Teste.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste " "Info: Found entity 1: Teste" {  } { { "Teste.bdf" "" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Teste.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hu3 " "Info: Elaborating entity \"hu3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_k ula_k:inst4 " "Info: Elaborating entity \"ula_k\" for hierarchy \"ula_k:inst4\"" {  } { { "hu3.bdf" "inst4" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 776 1008 248 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(14) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(14): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_k.v(14) " "Warning (10270): Verilog HDL Case Statement warning at ula_k.v(14): incomplete case statement has no default case item" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(26) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(26): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(28) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(28): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(30) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(30): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation_alu ula_k.v(32) " "Warning (10235): Verilog HDL Always Construct warning at ula_k.v(32): variable \"operation_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_alu ula_k.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ula_k.v(10): inferring latch(es) for variable \"result_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[0\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[0\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[1\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[1\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[2\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[2\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[3\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[3\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[4\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[4\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[5\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[5\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[6\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[6\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_alu\[7\] ula_k.v(10) " "Info (10041): Inferred latch for \"result_alu\[7\]\" at ula_k.v(10)" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Interface_Control.v 1 1 " "Warning: Using design file Interface_Control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_Control " "Info: Found entity 1: Interface_Control" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_Control Interface_Control:inst1 " "Info: Elaborating entity \"Interface_Control\" for hierarchy \"Interface_Control:inst1\"" {  } { { "hu3.bdf" "inst1" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 456 704 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface_Control.v(23) " "Warning (10230): Verilog HDL assignment warning at Interface_Control.v(23): truncated value with size 32 to match size of target (2)" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst " "Info: Elaborating entity \"uart\" for hierarchy \"uart:inst\"" {  } { { "hu3.bdf" "inst" { Schematic "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/hu3.bdf" { { 136 152 352 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula_k:inst4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula_k:inst4\|Mult0\"" {  } { { "ula_k.v" "Mult0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula_k:inst4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula_k:inst4\|Div0\"" {  } { { "ula_k.v" "Div0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst4\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ula_k:inst4\|lpm_mult:Mult0\"" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst4\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"ula_k:inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lv01 " "Info: Found entity 1: mult_lv01" {  } { { "db/mult_lv01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/mult_lv01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ula_k:inst4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ula_k:inst4\|lpm_divide:Div0\"" {  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula_k:inst4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ula_k:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Info: Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[7\] " "Warning: Latch ula_k:inst4\|result_alu\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[6\] " "Warning: Latch ula_k:inst4\|result_alu\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[5\] " "Warning: Latch ula_k:inst4\|result_alu\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[4\] " "Warning: Latch ula_k:inst4\|result_alu\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[3\] " "Warning: Latch ula_k:inst4\|result_alu\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[2\] " "Warning: Latch ula_k:inst4\|result_alu\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[1\] " "Warning: Latch ula_k:inst4\|result_alu\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula_k:inst4\|result_alu\[0\] " "Warning: Latch ula_k:inst4\|result_alu\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Interface_Control:inst1\|rx_dataOperation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Interface_Control:inst1\|rx_dataOperation\[2\]" {  } { { "Interface_Control.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/Interface_Control.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ula_k.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-warmup-master/rtl/ula_k.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 22 " "Info: 22 registers lost all their fanouts during netlist optimizations. The first 22 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_clk_en " "Info: Register \"uart:inst\|tx_clk_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[0\] " "Info: Register \"uart:inst\|tx_data_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[1\] " "Info: Register \"uart:inst\|tx_data_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_data_cnt\[2\] " "Info: Register \"uart:inst\|tx_data_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[0\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[1\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[2\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[3\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[4\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[5\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[6\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[7\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[8\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[9\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[10\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[11\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|\\tx_clk_gen:counter\[12\] " "Info: Register \"uart:inst\|\\tx_clk_gen:counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.idle " "Info: Register \"uart:inst\|tx_fsm.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.data " "Info: Register \"uart:inst\|tx_fsm.data\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.parity " "Info: Register \"uart:inst\|tx_fsm.parity\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.stop1 " "Info: Register \"uart:inst\|tx_fsm.stop1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:inst\|tx_fsm.stop2 " "Info: Register \"uart:inst\|tx_fsm.stop2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Info: Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Info: Implemented 247 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 18:30:21 2014 " "Info: Processing ended: Wed Oct 01 18:30:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
