

================================================================
== Vitis HLS Report for 'add_2_16_9_128_s'
================================================================
* Date:           Thu Apr 28 15:57:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.430 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1417|     1417|  4.719 us|  4.719 us|  1417|  1417|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_1                   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_374_2_VITIS_LOOP_375_3  |     1154|     1154|         4|          1|          1|  1152|       yes|
        |- VITIS_LOOP_394_5                   |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      179|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      193|    -|
|Register             |        -|     -|      253|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      253|      436|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |add_2_16_9_128_s_buff  |        0|  0|   0|    1|   128|   32|     1|         4096|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                       |        0|  0|   0|    1|   128|   32|     1|         4096|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln372_fu_165_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln374_fu_182_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln375_fu_213_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln394_fu_266_p2                |         +|   0|  0|  15|           8|           1|
    |v_1_fu_227_p2                      |         +|   0|  0|  23|          16|          16|
    |v_3_fu_253_p2                      |         +|   0|  0|  23|          16|          16|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln372_fu_171_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln374_fu_188_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln375_fu_194_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln394_fu_272_p2               |      icmp|   0|  0|  11|           8|           9|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |select_ln374_fu_200_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 179|         114|          86|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |buff_address0            |  14|          3|    7|         21|
    |buff_address1            |  14|          3|    7|         21|
    |buff_d0                  |  14|          3|   32|         96|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_132   |   9|          2|   11|         22|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |x_2_reg_154              |   9|          2|    8|         16|
    |x_3_reg_143              |   9|          2|    8|         16|
    |x_reg_121                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 193|         41|   90|        232|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |buff_addr_2_reg_300               |   7|   0|    7|          0|
    |buff_load_reg_335                 |  32|   0|   32|          0|
    |icmp_ln374_reg_296                |   1|   0|    1|          0|
    |icmp_ln394_reg_326                |   1|   0|    1|          0|
    |icmp_ln394_reg_326_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_132            |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v_1_reg_311                       |  16|   0|   16|          0|
    |v_3_reg_316                       |  16|   0|   16|          0|
    |x_2_reg_154                       |   8|   0|    8|          0|
    |x_3_reg_143                       |   8|   0|    8|          0|
    |x_reg_121                         |   8|   0|    8|          0|
    |buff_addr_2_reg_300               |  64|  32|    7|          0|
    |icmp_ln374_reg_296                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 253|  64|  133|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_full_n    |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_out       |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_write     |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|in_V_V_dout     |   in|   32|     ap_fifo|              in_V_V|       pointer|
|in_V_V_empty_n  |   in|    1|     ap_fifo|              in_V_V|       pointer|
|in_V_V_read     |  out|    1|     ap_fifo|              in_V_V|       pointer|
|out_V_V_din     |  out|   32|     ap_fifo|             out_V_V|       pointer|
|out_V_V_full_n  |   in|    1|     ap_fifo|             out_V_V|       pointer|
|out_V_V_write   |  out|    1|     ap_fifo|             out_V_V|       pointer|
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 4, States = { 4 5 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%buff = alloca i64 1"   --->   Operation 15 'alloca' 'buff' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln369 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buff, i64 666, i64 31, i64 18446744073709551615" [prueba_booth/src/premults.cpp:369]   --->   Operation 16 'specmemcore' 'specmemcore_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln372 = br void" [prueba_booth/src/premults.cpp:372]   --->   Operation 17 'br' 'br_ln372' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln372, void %.split10, i8 0, void" [prueba_booth/src/premults.cpp:372]   --->   Operation 18 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln372 = add i8 %x, i8 1" [prueba_booth/src/premults.cpp:372]   --->   Operation 19 'add' 'add_ln372' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln372 = icmp_eq  i8 %x, i8 128" [prueba_booth/src/premults.cpp:372]   --->   Operation 21 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln372, void %.split10, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:372]   --->   Operation 23 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_cast = zext i8 %x" [prueba_booth/src/premults.cpp:372]   --->   Operation 24 'zext' 'x_cast' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [prueba_booth/src/premults.cpp:372]   --->   Operation 25 'specloopname' 'specloopname_ln372' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %x_cast" [prueba_booth/src/premults.cpp:372]   --->   Operation 26 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.64ns)   --->   "%store_ln372 = store i32 0, i7 %buff_addr" [prueba_booth/src/premults.cpp:372]   --->   Operation 27 'store' 'store_ln372' <Predicate = (!icmp_ln372)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln374 = br void %.preheader2.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 29 'br' 'br_ln374' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 %add_ln374, void %.preheader2, i11 0, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_3 = phi i8 %add_ln375, void %.preheader2, i8 0, void %.preheader2.preheader.preheader" [prueba_booth/src/premults.cpp:375]   --->   Operation 31 'phi' 'x_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.73ns)   --->   "%add_ln374 = add i11 %indvar_flatten, i11 1" [prueba_booth/src/premults.cpp:374]   --->   Operation 32 'add' 'add_ln374' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln374 = icmp_eq  i11 %indvar_flatten, i11 1152" [prueba_booth/src/premults.cpp:374]   --->   Operation 33 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374, void %.preheader2, void %.preheader.preheader" [prueba_booth/src/premults.cpp:374]   --->   Operation 34 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln375 = icmp_eq  i8 %x_3, i8 128" [prueba_booth/src/premults.cpp:375]   --->   Operation 35 'icmp' 'icmp_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.30ns)   --->   "%select_ln374 = select i1 %icmp_ln375, i8 0, i8 %x_3" [prueba_booth/src/premults.cpp:374]   --->   Operation 36 'select' 'select_ln374' <Predicate = (!icmp_ln374)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i8 %select_ln374" [prueba_booth/src/premults.cpp:375]   --->   Operation 37 'zext' 'zext_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %zext_ln375" [prueba_booth/src/premults.cpp:378]   --->   Operation 38 'getelementptr' 'buff_addr_2' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln375 = add i8 %select_ln374, i8 1" [prueba_booth/src/premults.cpp:375]   --->   Operation 39 'add' 'add_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 40 [2/2] (1.64ns)   --->   "%buff_in_V_1 = load i7 %buff_addr_2" [prueba_booth/src/premults.cpp:378]   --->   Operation 40 'load' 'buff_in_V_1' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 41 [1/2] (1.64ns)   --->   "%buff_in_V_1 = load i7 %buff_addr_2" [prueba_booth/src/premults.cpp:378]   --->   Operation 41 'load' 'buff_in_V_1' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 42 [1/1] (1.21ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_V_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'p_Val2_s' <Predicate = (!icmp_ln374)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%v = trunc i32 %p_Val2_s"   --->   Operation 43 'trunc' 'v' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%v_buff = trunc i32 %buff_in_V_1"   --->   Operation 44 'trunc' 'v_buff' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.78ns)   --->   "%v_1 = add i16 %v_buff, i16 %v"   --->   Operation 45 'add' 'v_1' <Predicate = (!icmp_ln374)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%v_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 31"   --->   Operation 46 'partselect' 'v_2' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%v_buff_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %buff_in_V_1, i32 16, i32 31"   --->   Operation 47 'partselect' 'v_buff_1' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.78ns)   --->   "%v_3 = add i16 %v_buff_1, i16 %v_2"   --->   Operation 48 'add' 'v_3' <Predicate = (!icmp_ln374)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_374_2_VITIS_LOOP_375_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1152, i64 1152, i64 1152"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln375 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [prueba_booth/src/premults.cpp:375]   --->   Operation 51 'specpipeline' 'specpipeline_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [prueba_booth/src/premults.cpp:375]   --->   Operation 52 'specloopname' 'specloopname_ln375' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %v_3, i16 %v_1"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln374)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.64ns)   --->   "%store_ln390 = store i32 %p_Result_s, i7 %buff_addr_2" [prueba_booth/src/premults.cpp:390]   --->   Operation 54 'store' 'store_ln390' <Predicate = (!icmp_ln374)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln374)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.38>
ST_8 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln394 = br void %.preheader" [prueba_booth/src/premults.cpp:394]   --->   Operation 56 'br' 'br_ln394' <Predicate = true> <Delay = 0.38>

State 9 <SV = 5> <Delay = 1.64>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%x_2 = phi i8 %add_ln394, void %.split, i8 0, void %.preheader.preheader" [prueba_booth/src/premults.cpp:394]   --->   Operation 57 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln394 = add i8 %x_2, i8 1" [prueba_booth/src/premults.cpp:394]   --->   Operation 58 'add' 'add_ln394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln394 = icmp_eq  i8 %x_2, i8 128" [prueba_booth/src/premults.cpp:394]   --->   Operation 59 'icmp' 'icmp_ln394' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln394 = br i1 %icmp_ln394, void %.split, void" [prueba_booth/src/premults.cpp:394]   --->   Operation 61 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i8 %x_2" [prueba_booth/src/premults.cpp:394]   --->   Operation 62 'zext' 'zext_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln394" [prueba_booth/src/premults.cpp:396]   --->   Operation 63 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (1.64ns)   --->   "%buff_load = load i7 %buff_addr_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'buff_load' <Predicate = (!icmp_ln394)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 6> <Delay = 1.64>
ST_10 : Operation 65 [1/2] (1.64ns)   --->   "%buff_load = load i7 %buff_addr_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'buff_load' <Predicate = (!icmp_ln394)> <Delay = 1.64> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 7> <Delay = 1.21>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln394 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [prueba_booth/src/premults.cpp:394]   --->   Operation 66 'specpipeline' 'specpipeline_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [prueba_booth/src/premults.cpp:394]   --->   Operation 67 'specloopname' 'specloopname_ln394' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_V_V, i32 %buff_load" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!icmp_ln394)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln394)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln398 = ret" [prueba_booth/src/premults.cpp:398]   --->   Operation 70 'ret' 'ret_ln398' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
buff                  (alloca           ) [ 0011111111110]
specmemcore_ln369     (specmemcore      ) [ 0000000000000]
br_ln372              (br               ) [ 0110000000000]
x                     (phi              ) [ 0010000000000]
add_ln372             (add              ) [ 0110000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
icmp_ln372            (icmp             ) [ 0010000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
br_ln372              (br               ) [ 0000000000000]
x_cast                (zext             ) [ 0000000000000]
specloopname_ln372    (specloopname     ) [ 0000000000000]
buff_addr             (getelementptr    ) [ 0000000000000]
store_ln372           (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0110000000000]
br_ln374              (br               ) [ 0001111100000]
indvar_flatten        (phi              ) [ 0000100000000]
x_3                   (phi              ) [ 0000100000000]
add_ln374             (add              ) [ 0001111100000]
icmp_ln374            (icmp             ) [ 0000111100000]
br_ln374              (br               ) [ 0000000000000]
icmp_ln375            (icmp             ) [ 0000000000000]
select_ln374          (select           ) [ 0000000000000]
zext_ln375            (zext             ) [ 0000000000000]
buff_addr_2           (getelementptr    ) [ 0000111100000]
add_ln375             (add              ) [ 0001111100000]
buff_in_V_1           (load             ) [ 0000000000000]
p_Val2_s              (read             ) [ 0000000000000]
v                     (trunc            ) [ 0000000000000]
v_buff                (trunc            ) [ 0000000000000]
v_1                   (add              ) [ 0000100100000]
v_2                   (partselect       ) [ 0000000000000]
v_buff_1              (partselect       ) [ 0000000000000]
v_3                   (add              ) [ 0000100100000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln375    (specpipeline     ) [ 0000000000000]
specloopname_ln375    (specloopname     ) [ 0000000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000]
store_ln390           (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0001111100000]
br_ln394              (br               ) [ 0000000011110]
x_2                   (phi              ) [ 0000000001000]
add_ln394             (add              ) [ 0000000011110]
icmp_ln394            (icmp             ) [ 0000000001110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
br_ln394              (br               ) [ 0000000000000]
zext_ln394            (zext             ) [ 0000000000000]
buff_addr_1           (getelementptr    ) [ 0000000001100]
buff_load             (load             ) [ 0000000001010]
specpipeline_ln394    (specpipeline     ) [ 0000000000000]
specloopname_ln394    (specloopname     ) [ 0000000000000]
write_ln174           (write            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000011110]
ret_ln398             (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_374_2_VITIS_LOOP_375_3_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buff_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_s_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln174_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buff_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln372/2 buff_in_V_1/5 store_ln390/7 buff_load/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buff_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/9 "/>
</bind>
</comp>

<comp id="121" class="1005" name="x_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="1"/>
<pin id="134" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="x_3_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_3 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_3_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_3/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="x_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_2_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln372_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln372/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln372_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="x_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln374_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln374_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln374/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln375_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln374_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln374/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln375_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln375/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln375_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln375/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="v_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="v_buff_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_buff/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="v_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_1/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_2/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="v_buff_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_buff_1/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="v_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_3/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="0" index="2" bw="16" slack="1"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln394_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln394_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln394/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln394_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln394/9 "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln372_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln372 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln374_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln374 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln374_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln374 "/>
</bind>
</comp>

<comp id="300" class="1005" name="buff_addr_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="add_ln375_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln375 "/>
</bind>
</comp>

<comp id="311" class="1005" name="v_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="v_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="add_ln394_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln394 "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln394_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln394 "/>
</bind>
</comp>

<comp id="330" class="1005" name="buff_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="buff_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="72" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="125" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="125" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="125" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="186"><net_src comp="136" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="136" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="147" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="147" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="78" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="97" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="78" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="97" pin="7"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="233" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="270"><net_src comp="158" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="158" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="158" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="286"><net_src comp="165" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="294"><net_src comp="182" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="299"><net_src comp="188" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="104" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="309"><net_src comp="213" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="314"><net_src comp="227" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="319"><net_src comp="253" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="324"><net_src comp="266" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="329"><net_src comp="272" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="114" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="338"><net_src comp="97" pin="7"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {11 }
 - Input state : 
	Port: add<2, 16, 9, 128> : in_V_V | {6 }
  - Chain level:
	State 1
		specmemcore_ln369 : 1
	State 2
		add_ln372 : 1
		icmp_ln372 : 1
		br_ln372 : 2
		x_cast : 1
		buff_addr : 2
		store_ln372 : 3
	State 3
	State 4
		add_ln374 : 1
		icmp_ln374 : 1
		br_ln374 : 2
		icmp_ln375 : 1
		select_ln374 : 2
		zext_ln375 : 3
		buff_addr_2 : 4
		add_ln375 : 3
	State 5
	State 6
		v_buff : 1
		v_1 : 1
		v_buff_1 : 1
		v_3 : 1
	State 7
		store_ln390 : 1
	State 8
	State 9
		add_ln394 : 1
		icmp_ln394 : 1
		br_ln394 : 2
		zext_ln394 : 1
		buff_addr_1 : 2
		buff_load : 3
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln372_fu_165    |    0    |    15   |
|          |     add_ln374_fu_182    |    0    |    18   |
|    add   |     add_ln375_fu_213    |    0    |    15   |
|          |        v_1_fu_227       |    0    |    23   |
|          |        v_3_fu_253       |    0    |    23   |
|          |     add_ln394_fu_266    |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln372_fu_171    |    0    |    11   |
|   icmp   |    icmp_ln374_fu_188    |    0    |    11   |
|          |    icmp_ln375_fu_194    |    0    |    11   |
|          |    icmp_ln394_fu_272    |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln374_fu_200   |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |   p_Val2_s_read_fu_78   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_84 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      x_cast_fu_177      |    0    |    0    |
|   zext   |    zext_ln375_fu_208    |    0    |    0    |
|          |    zext_ln394_fu_278    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |         v_fu_219        |    0    |    0    |
|          |      v_buff_fu_223      |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        v_2_fu_233       |    0    |    0    |
|          |     v_buff_1_fu_243     |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_259    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   161   |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+
|buff|    0   |    0   |    1   |
+----+--------+--------+--------+
|Total|    0   |    0   |    1   |
+----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln372_reg_283  |    8   |
|   add_ln374_reg_291  |   11   |
|   add_ln375_reg_306  |    8   |
|   add_ln394_reg_321  |    8   |
|  buff_addr_1_reg_330 |    7   |
|  buff_addr_2_reg_300 |    7   |
|   buff_load_reg_335  |   32   |
|  icmp_ln374_reg_296  |    1   |
|  icmp_ln394_reg_326  |    1   |
|indvar_flatten_reg_132|   11   |
|      v_1_reg_311     |   16   |
|      v_3_reg_316     |   16   |
|      x_2_reg_154     |    8   |
|      x_3_reg_143     |    8   |
|       x_reg_121      |    8   |
+----------------------+--------+
|         Total        |   150  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_97 |  p2  |   3  |   0  |    0   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   || 1.19386 ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   161  |    -   |
|   Memory  |    -   |    0   |    0   |    1   |
|Multiplexer|    1   |    -   |   32   |    -   |
|  Register |    -   |   150  |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   150  |   193  |    1   |
+-----------+--------+--------+--------+--------+
