<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
<title align="center">Report(/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/work.Part_0)</title>
</head>
<body>
<div id="title" class="title">
    <h1>Report</h1>
  </div>
  <div id="content" class="content">


<h2>Command line:</h2>
    <h3>Directory:(/home/faculty/d/davidkebo/davidkebo/csce689/labs/lab3-davidkebo/zebu/zcui.work/backend_default/work.Part_0)</h3>
<pre>




                                    ZeBu (R)
                                   zCoreBuild

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zCoreBuild zCoreBuild_ztb.tcl 

# start time is Wed Apr 19 01:04:59 2023




# Build Date : Oct 18 2022 - 00:58:46
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.47 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 0.27 0.08 0.06 4/522 36410
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.88.1.el7.x86_64
# Memory     Total: 193183 MB Free: 185112 MB
#            Total Free including cache: 189830 MB
#            Swap cache: 0 MB Cached space: 4718 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 380 MB VmPeak: 380 MB
# Disk Space Total: 250 GB Available: 244 GB Used: 6 GB
#            Free inodes: 524255920
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 





</pre>
<h2>Table of content:</h2><ul>
<li>
<a href="#K1.">
 1.Loading
</a>
<ul>
<li>
<a href="#K1.1.">
    1.1.Localizing isolated gates in tops
</a>
</li>
<li>
<a href="#K1.2.">
    1.2.Macro processing
</a>
<ul>
<li>
<a href="#K1.2.1.">
        1.2.1.Commands generated by macros
</a>
</li>
</ul>
</li>
<li>
<a href="#K1.3.">
    1.3.Localizing isolated gates after merge
</a>
</li>
</ul>
</li>
<li>
<a href="#K2.">
 2.Pre-clustering report
</a>
<ul>
<li>
<a href="#K2.1.">
    2.1.Summary pre clustering
</a>
</li>
<li>
<a href="#K2.2.">
    2.2.Multiple instantiation
</a>
<ul>
<li>
<a href="#K2.2.1.">
        2.2.1.Multi-instantiation cost (ordered with various criteria)
</a>
</li>
<li>
<a href="#K2.2.2.">
        2.2.2.Modules with unusual properties (ordered with various criteria)
</a>
</li>
</ul>
</li>
<li>
<a href="#K2.3.">
    2.3.Synchronous elements with asynchronous set/reset
</a>
</li>
<li>
<a href="#K2.4.">
    2.4.Disconnected module ports
</a>
</li>
<li>
<a href="#K2.5.">
    2.5.Disconnected instance ports
</a>
</li>
<li>
<a href="#K2.6.">
    2.6.Wires with no load
</a>
</li>
<li>
<a href="#K2.7.">
    2.7.Wires with no source
</a>
</li>
<li>
<a href="#K2.8.">
    2.8.Wires with no connection
</a>
</li>
<li>
<a href="#K2.9.">
    2.9.Blackbox modules
</a>
</li>
<li>
<a href="#K2.10.">
    2.10.Blackbox instances
</a>
</li>
<li>
<a href="#K2.11.">
    2.11.Module size
</a>
</li>
<li>
<a href="#K2.12.">
    2.12.Netlist map stat
</a>
<ul>
<li>
<a href="#K2.12.1.">
        2.12.1.Muxcy cost evaluation
</a>
</li>
<li>
<a href="#K2.12.2.">
        2.12.2.Instances affected user define cost (NPL cost)
</a>
</li>
</ul>
</li>
<li>
<a href="#K2.13.">
    2.13.Technology mapping
</a>
</li>
<li>
<a href="#K2.14.">
    2.14.Accessibility on DUT combinatorial signals required by user.
</a>
</li>
<li>
<a href="#K2.15.">
    2.15.Partitioner constraints
</a>
</li>
<li>
<a href="#K2.16.">
    2.16.Partitioner constraints
</a>
</li>
</ul>
</li>
<li>
<a href="#K3.">
 3.Post-clustering report
</a>
<ul>
<li>
<a href="#K3.1.">
    3.1.Post split interconnection matrix
</a>
<ul>
<li>
<a href="#K3.1.1.">
        3.1.1.Splitted netlist interco
</a>
</li>
<li>
<a href="#K3.1.2.">
        3.1.2.Generated netlist interco
</a>
</li>
</ul>
</li>
<li>
<a href="#K3.2.">
    3.2.Partitioner basic resource estimations
</a>
</li>
<li>
<a href="#K3.3.">
    3.3.Summary post-clustering
</a>
</li>
<li>
<a href="#K3.4.">
    3.4.FPGA resource usage
</a>
<ul>
<li>
<a href="#K3.4.1.">
        3.4.1.Netlist map stat
</a>
</li>
</ul>
</li>
</ul>
</li>
<li>
<a href="#K4.">
 4.Splitting report
</a>
<ul>
<li>
<a href="#K4.1.">
    4.1.Defmapping input
</a>
</li>
<li>
<a href="#K4.2.">
    4.2.Defmaps list
</a>
</li>
<li>
<a href="#K4.3.">
    4.3.Debug instances relocation
</a>
</li>
<li>
<a href="#K4.4.">
    4.4.Post split gates & constants localizing
</a>
</li>
</ul>
</li>
<li>
<a href="#K5.">
 5.Memory processing
</a>
<ul>
<li>
<a href="#K5.1.">
    5.1.External Memories processing
</a>
<ul>
<li>
<a href="#K5.1.1.">
        5.1.1.ZRM instances in the design
</a>
</li>
<li>
<a href="#K5.1.2.">
        5.1.2.ZRM mapping in the design
</a>
</li>
<li>
<a href="#K5.1.3.">
        5.1.3.ZRM mapped on DRAM ports infos
</a>
</li>
<li>
<a href="#K5.1.4.">
        5.1.4.Buffer insertion on input ports
</a>
</li>
</ul>
</li>
<li>
<a href="#K5.2.">
    5.2.ZMEM Memories processing
</a>
<ul>
<li>
<a href="#K5.2.1.">
        5.2.1.ZMEM instances in the design
</a>
</li>
<li>
<a href="#K5.2.2.">
        5.2.2.ZMem resource utilization
</a>
</li>
</ul>
</li>
</ul>
</li>
<li>
<a href="#K6.">
 6.Clock and BUFG handling
</a>
<ul>
<li>
<a href="#K6.1.">
    6.1.Remove all design BUFG(s)
</a>
</li>
<li>
<a href="#K6.2.">
    6.2.Clock report
</a>
</li>
<li>
<a href="#K6.3.">
    6.3.Clock nets and not clock nets defined by user
</a>
</li>
<li>
<a href="#K6.4.">
    6.4.Clock ports defined by user
</a>
</li>
<li>
<a href="#K6.5.">
    6.5.Primary clocks from 'zceiClockPort' in .DVE file
</a>
</li>
<li>
<a href="#K6.6.">
    6.6.Zebu clock ressources (low skew nets from FK to a design FPGA)
</a>
<ul>
<li>
<a href="#K6.6.1.">
        6.6.1.ZEBU clock Resources connected to FPGA 'UNIT0.MOD0.F0'
</a>
</li>
<li>
<a href="#K6.6.2.">
        6.6.2.Remaining ZEBU clock Resources (From FK to a design FPGA)
</a>
</li>
<li>
<a href="#K6.6.3.">
        6.6.3.ZEBU max registers inserted for each clock for FPGA 'UNIT0.MOD0.F0'
</a>
</li>
</ul>
</li>
<li>
<a href="#K6.7.">
    6.7.Local FPGA BUFG handling following Xilinx resources
</a>
<ul>
<li>
<a href="#K6.7.1.">
        6.7.1.BUFG analysis for FPGA 'UNIT0.MOD0.F0'
</a>
</li>
</ul>
</li>
<li>
<a href="#K6.8.">
    6.8.Unspecified register output
</a>
</li>
<li>
<a href="#K6.9.">
    6.9.Unspecified clock inputs
</a>
</li>
<li>
<a href="#K6.10.">
    6.10.Filter_glitches dependency loops
</a>
</li>
<li>
<a href="#K6.11.">
    6.11.Asynchronous clock domains and delay values
</a>
</li>
<li>
<a href="#K6.12.">
    6.12.Impact on modules due to Synchronous Filter Glitches
</a>
</li>
</ul>
</li>
<li>
<a href="#K7.">
 7.Retiming in the clock tree
</a>
</li>
<li>
<a href="#K8.">
 8.Checks on user original netlist.
</a>
<ul>
<li>
<a href="#K8.1.">
    8.1.Monitors sanity check
</a>
</li>
<li>
<a href="#K8.2.">
    8.2.Combinational loop manipulation
</a>
</li>
</ul>
</li>
<li>
<a href="#K9.">
 9.Fixes on user original netlist.
</a>
</li>
<li>
<a href="#K10.">
 10.Default initialization of synchronous elements
</a>
</li>
<li>
<a href="#K11.">
 11.remove loadless logic
</a>
</li>
<li>
<a href="#K12.">
 12.Tristate handling
</a>
<ul>
<li>
<a href="#K12.1.">
    12.1.Tristate manipulation
</a>
<ul>
<li>
<a href="#K12.1.1.">
        12.1.1.Adjusted top level ports connected to manipulated tristates (embedded TB)
</a>
</li>
</ul>
</li>
<li>
<a href="#K12.2.">
    12.2.Tristate resolution
</a>
</li>
<li>
<a href="#K12.3.">
    12.3.Inter-fpga tristates.
</a>
</li>
</ul>
</li>
<li>
<a href="#K13.">
 13.Asynchronous paths optimization processing
</a>
<ul>
<li>
<a href="#K13.1.">
    13.1.Inter-fpga laces optimization
</a>
</li>
</ul>
</li>
<li>
<a href="#K14.">
 14.Direct ICE processing
</a>
</li>
<li>
<a href="#K15.">
 15.Propagating UCF constraints
</a>
<ul>
<li>
<a href="#K15.1.">
    15.1.Collecting constraints (pre-split)
</a>
</li>
<li>
<a href="#K15.2.">
    15.2.Propagating constraints (post-split)
</a>
</li>
</ul>
</li>
<li>
<a href="#K16.">
 16.Post processing summary
</a>
</li>
<li>
<a href="#K17.">
 17.Execution time
</a>
</li>
<li>
<a href="#K18.">
 18.BlackBox instance path report
</a>
</li>
</ul>


<pre>
======================================================================================================
</pre>



<a name="K1." id="K1."></a>
<h4><a href="#">1.Loading
</a></h4>
<pre>
</pre>
<a name="K1.1." id="K1.1."></a>
<h4><a href="#">1.1.Localizing isolated gates in tops
</a></h4>
<pre>
Gate Localizing is enabled, use 'disable localize_gates' to disable it
Size limit of groups of gates is set with 'set_localize_gates_size_limit n',
default is 4, 0 is no limit.


Starting gate localizing, (set_localize_gates_size_limit 4)

Move failure identification:   connected_to_interface=F0x001, multiple_instance=F0x002, multiple_port_to_same_wire=F0x004, no_dest_path=F0x008, size_limit=F0x010
Localize gate applied in the hierarchy, max depth= 0 :
depth 0 Netlist zTopBuild_netlist, path top, module TOP.


Applying on Netlist zTopBuild_netlist, path top, module TOP (0 instances).

Netlist zTopBuild_netlist , found 0 groups of gates in the netlist.
Netlist zTopBuild_netlist, moved 0 primitives from module TOP (0 instance(s)) to lower levels (using path top), Cf. .//zCoreBuild_report.log, 1.1..
</pre>
<a name="K1.2." id="K1.2."></a>
<h4><a href="#">1.2.Macro processing
</a></h4>
<pre>
</pre>
<a name="K1.2.1." id="K1.2.1."></a>
<h4><a href="#">1.2.1.Commands generated by macros
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K1.3." id="K1.3."></a>
<h4><a href="#">1.3.Localizing isolated gates after merge
</a></h4>
<pre>

Starting gate localizing based on a merged netlist, using front end information.

Post-merge localize gate didn't find any additional path to process.

</pre>
<a name="K2." id="K2."></a>
<h4><a href="#">2.Pre-clustering report
</a></h4>
<pre>
</pre>
<a name="K2.1." id="K2.1."></a>
<h4><a href="#">2.1.Summary pre clustering
</a></h4>
<pre>

Net list information:
          +--------------------------------+-----------------------------+
          |Modules                         |                           64|
          |Blackbox module(s)              |                           14|
          |Blackbox Memory(ies)            |                            0|
          |Asynchronous ZMEM Memory(ies)   |                            0|
          |Synchronous ZMEM Memory(ies)    |                            2|
          |Blackbox ZView(s)               |                            1|
          |fast waveform capture ip box(es)|                            1|
          |qiwc ip box(es)                 |                            0|
          |zc_trace box(es)                |                            0|
          |zforce box(es)                  |                            0|
          |static force box(es)            |                            0|
          |t_zview box(es)                 |                            0|
          |Disconnected module port(s)     |[in=0 out=0 inout=0]        0|
          |Disconnected instance port(s)   |[in=0 out=0 inout=0]        0|
          |Disconnected wire(s)            |                            0|
          |Loadless wire(s)                |                            0|
          |Sourceless wire(s)              |                            0|
          |Uninitialized register(s)       |                          457|
          |Initialized register(s)         |                            8|
          +--------------------------------+-----------------------------+



Primitive count from the top module top
          +--------------------------+--------------------+---------+---------+
          |Primitive                 |              Number|Equiv LUT|Equiv REG|
          +--------------------------+--------------------+---------+---------+
          |fd                        |                 309|         |      309|
          |fdc                       |                  38|         |       38|
          |fdce                      |                  19|         |       19|
          |fde                       |                 132|         |      132|
          |fdp                       |                   7|         |        7|
          +--------------------------+--------------------+---------+---------+
          |Summary Flip-Flops        |                 505|         |      505|
          =--------------------------+--------------------+---------+---------=
          |gnd                       |                   8|         |         |
          |lut2                      |                  60|       60|         |
          |lut3                      |                  56|       56|         |
          |lut4                      |                   8|        8|         |
          |lut5                      |                  13|       13|         |
          |lut6                      |                  29|       29|         |
          |vcc                       |                   5|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary General           |  179 (=   166 LUTs)|      166|         |
          =--------------------------+--------------------+---------+---------=
          |ld_1                      |                   1|         |        1|
          +--------------------------+--------------------+---------+---------+
          |Summary Latches           |                   1|         |        1|
          =--------------------------+--------------------+---------+---------=
          |and2                      |                  33|       33|         |
          |inv                       |                  48|         |         |
          |xor2                      |                   4|        4|         |
          |xorcy                     |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Logic Primitives  |   87 (=    37 LUTs)|       37|         |
          =--------------------------+--------------------+---------+---------=
          |ram256x1s                 |   18 (=    72 LUTs)|       72|         |
          +--------------------------+--------------------+---------+---------+
          |Summary Memory Elements   |   18 (=    72 LUTs)|       72|         |
          =--------------------------+--------------------+---------+---------=
          |muxcy_l                   |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Multiplexers      |                   2|         |         |
          =--------------------------+--------------------+---------+---------=
          |USER_COSTzebu_bb_wb_reg   |                  43|         |       43|
          |ZSVA_MOD_PLI_1            |                   2|         |         |
          |carry4                    |                  40|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary                   |                  85|         |       43|
          =--------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                |                  46|         |       46|
          |ZXLSYS                    |                   4|         |         |
          |zfwc_hs_1                 |                  36|         |         |
          |zview                     |                  95|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells|                 181|         |       46|
          +--------------------------+--------------------+---------+---------+



Design content summary, Luts, BRams, URAM, Flip-Flops, Latches, Multiplexers, Multipliers, other logic:
          +----------------------------------+---+
          |Logic LUTs                        |166|
          |RAMLUTs                           | 72|
          |Logic LUTs + RAMLUTs              |238|
          |Logic LUTs + RAMLUTs + other logic|275|
          |BRAMs                             |  0|
          |URAMs                             |  0|
          |Flip-Flops                        |505|
          |Latches                           |  1|
          |Flip-Flops + Latches + other logic|596|
          |Multiplexers                      |  2|
          |MULT18/DSP                        |  0|
          |Other logic                       |384|
          |Lut equiv other logic             | 37|
          |Reg equiv Other logic             | 90|
          +----------------------------------+---+


</pre>
<a name="K2.2." id="K2.2."></a>
<h4><a href="#">2.2.Multiple instantiation
</a></h4>
<pre>
</pre>
<a name="K2.2.1." id="K2.2.1."></a>
<h4><a href="#">2.2.1.Multi-instantiation cost (ordered with various criteria)
</a></h4>
<pre>

*** stat_mod  -min_prim=0 -min_multi=0 -show_max=40 -local_primitive_only



Multi-instantiation cost ordered by REG (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|                         Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |298    |26     |0       |0       |0      |0         |0       |0        |                            stb|298|26 |0   |0   |0  |0     |0   |0    |206 |206      |502 |32    |
 |1       |76     |53     |0       |0       |0      |0         |21      |0        |                      fifo_0000|76 |53 |0   |0   |0  |0     |21  |0    |62  |62       |87  |47    |
 |1       |43     |10     |0       |0       |0      |0         |0       |0        |                   ram_ZMEM_mem|43 |10 |0   |0   |0  |0     |0   |0    |75  |75       |54  |19    |
 |18      |36     |0      |0       |0       |0      |0         |0       |0        |       zebu_force_sync_LOGICOPT|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |1       |33     |9      |0       |0       |0      |0         |0       |0        |                   rom_ZMEM_mem|33 |9  |0   |0   |0  |0     |0   |0    |64  |64       |44  |18    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                     proba_0000|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                          proba|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |10     |8      |0       |0       |0      |0         |0       |0        |                 fifo_usage_spy|10 |8  |0   |0   |0  |0     |0   |0    |8   |8        |10  |7     |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |              rom_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |              ram_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |                   parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 |2       |4      |0      |0       |0       |0      |0         |0       |0        |                zebu_force_sync|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |                    counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 |2       |2      |4      |0       |0       |0      |0         |0       |0        |                 zsva_trigger_1|1  |2  |0   |0   |0  |0     |0   |0    |2   |2        |1   |6     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_9|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_8|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_7|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_6|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_5|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_4|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_3|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_2|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_18|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_17|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_16|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_15|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_14|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_13|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_12|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_11|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |     ZEBU_FORCE_DYNAMIC_SYNC_10|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_1|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |      ZEBU_FORCE_DYNAMIC_SYNC_0|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |1      |0      |0       |0       |0      |0         |0       |0        |                            top|1  |0  |0   |0   |0  |0     |0   |0    |275 |275      |595 |0     |
 |1       |1      |0      |0       |0       |0      |0         |0       |0        |zebu_force_inject_undriven_sync|1  |0  |0   |0   |0  |0     |0   |0    |0   |0        |1   |2     |
 |1       |1      |1      |0       |0       |0      |0         |0       |0        |                           clkg|1  |1  |0   |0   |0  |0     |0   |0    |1   |1        |1   |3     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by LUT (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|                                     Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |76     |53     |0       |0       |0      |0         |21      |0        |                                  fifo_0000|76 |53 |0   |0   |0  |0     |21  |0    |62  |62       |87  |47    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                          rom_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                          ram_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |298    |26     |0       |0       |0      |0         |0       |0        |                                        stb|298|26 |0   |0   |0  |0     |0   |0    |206 |206      |502 |32    |
 |18      |0      |18     |0       |0       |0      |0         |0       |0        |                         zmux2_1_0_LOGICOPT|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |1       |43     |10     |0       |0       |0      |0         |0       |0        |                               ram_ZMEM_mem|43 |10 |0   |0   |0  |0     |0   |0    |75  |75       |54  |19    |
 |1       |33     |9      |0       |0       |0      |0         |0       |0        |                               rom_ZMEM_mem|33 |9  |0   |0   |0  |0     |0   |0    |64  |64       |44  |18    |
 |1       |0      |9      |0       |0       |0      |0         |0       |0        |       merge_late_post_clock__select_1_9_13|0  |9  |0   |0   |0  |0     |0   |0    |9   |9        |0   |19    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |       merge_late_post_clock__select_1_8_13|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__rom_ZMEM_mem_...(1)*|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                                 proba_0000|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                                      proba|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |10     |8      |0       |0       |0      |0         |0       |0        |                             fifo_usage_spy|10 |8  |0   |0   |0  |0     |0   |0    |8   |8        |10  |7     |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |                               parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 |2       |2      |4      |0       |0       |0      |0         |0       |0        |                             zsva_trigger_1|1  |2  |0   |0   |0  |0     |0   |0    |2   |2        |1   |6     |
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |                                counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 |2       |0      |2      |0       |0       |0      |0         |0       |0        |                                  zmux2_1_0|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |1       |0      |2      |0       |0       |0      |0         |0       |0        |                                     parity|0  |2  |0   |0   |0  |0     |0   |0    |2   |2        |0   |9     |
 |1       |0      |1      |0       |0       |0      |0         |0       |0        |       merge_late_post_clock__select_1_1_13|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |3     |
 |1       |1      |1      |0       |0       |0      |0         |0       |0        |                                       clkg|1  |1  |0   |0   |0  |0     |0   |0    |1   |1        |1   |3     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-------------------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV


1 long names: 
(1) merge_late_post_clock__rom_ZMEM_mem__select_1_8_37_13


* No relevant data in Multi-instantiation cost ordered by BRAM



* No relevant data in Multi-instantiation cost ordered by URAM



* No relevant data in Multi-instantiation cost ordered by DSP


Multi-instantiation cost ordered by RAMLUT (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|           Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |rom_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |ram_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by LUT6 (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|      Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |76     |53     |0       |0       |0      |0         |21      |0        |   fifo_0000|76 |53 |0   |0   |0  |0     |21  |0    |62  |62       |87  |47    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |  proba_0000|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |       proba|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by MUXCY (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|     Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+-----------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by number of instance (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|                           Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |115     |0      |0      |0       |0       |0      |0         |0       |0        |                            zview|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |43      |0      |0      |0       |0       |0      |0         |0       |0        |                   zebu_bb_wb_reg|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |36      |0      |0      |0       |0       |0      |0         |0       |0        |                        zfwc_hs_1|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |3     |
 |21      |0      |0      |0       |0       |0      |0         |0       |0        |    zebu_reqsig_clock_driverclock|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |18      |36     |0      |0       |0       |0      |0         |0       |0        |         zebu_force_sync_LOGICOPT|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |18      |0      |18     |0       |0       |0      |0         |0       |0        |               zmux2_1_0_LOGICOPT|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |16      |0      |0      |0       |0       |0      |0         |0       |0        |                zebu_bb_zmem_addr|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |9       |0      |0      |0       |0       |0      |0         |0       |0        |                  zebu_bb_zmem_do|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |9       |0      |0      |0       |0       |0      |0         |0       |0        |                  zebu_bb_zmem_di|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |4       |0      |0      |0       |0       |0      |0         |0       |0        |                           ZXLSYS|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |4     |
 |2       |0      |0      |0       |0       |0      |0         |0       |0        |                   z_feed_through|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |2     |
 |2       |2      |4      |0       |0       |0      |0         |0       |0        |                   zsva_trigger_1|1  |2  |0   |0   |0  |0     |0   |0    |2   |2        |1   |6     |
 |2       |0      |0      |0       |0       |0      |0         |0       |0        |                 zebu_bb_zmem_clk|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |2       |4      |0      |0       |0       |0      |0         |0       |0        |                  zebu_force_sync|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |2       |0      |2      |0       |0       |0      |0         |0       |0        |                        zmux2_1_0|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |                      counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 |2       |0      |0      |0       |0       |0      |0         |0       |0        |zebu_reqsig_clock_zcompositeclock|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |                     parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 |2       |0      |0      |0       |0       |0      |0         |0       |0        |                   ZSVA_MOD_PLI_1|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |10    |
 |1       |1      |0      |0       |0       |0      |0         |0       |0        |                              top|1  |0  |0   |0   |0  |0     |0   |0    |275 |275      |595 |0     |
 |1       |0      |0      |0       |0       |0      |0         |0       |0        |                  zebu_bb_zmem_we|0  |0  |0   |0   |0  |0     |0   |0    |0   |0        |0   |1     |
 |1       |1      |0      |0       |0       |0      |0         |0       |0        |  zebu_force_inject_undriven_sync|1  |0  |0   |0   |0  |0     |0   |0    |0   |0        |1   |2     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_9|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_8|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_7|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_6|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_5|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_4|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_3|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_2|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_18|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_17|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_16|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_15|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_14|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_13|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_12|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_11|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_10|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_1|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by (multi-instantiation * number of primitive) (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|                           Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |298    |26     |0       |0       |0      |0         |0       |0        |                              stb|298|26 |0   |0   |0  |0     |0   |0    |206 |206      |502 |32    |
 |1       |76     |53     |0       |0       |0      |0         |21      |0        |                        fifo_0000|76 |53 |0   |0   |0  |0     |21  |0    |62  |62       |87  |47    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                rom_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                ram_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |43     |10     |0       |0       |0      |0         |0       |0        |                     ram_ZMEM_mem|43 |10 |0   |0   |0  |0     |0   |0    |75  |75       |54  |19    |
 |1       |33     |9      |0       |0       |0      |0         |0       |0        |                     rom_ZMEM_mem|33 |9  |0   |0   |0  |0     |0   |0    |64  |64       |44  |18    |
 |18      |36     |0      |0       |0       |0      |0         |0       |0        |         zebu_force_sync_LOGICOPT|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                       proba_0000|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                            proba|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |18      |0      |18     |0       |0       |0      |0         |0       |0        |               zmux2_1_0_LOGICOPT|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |1       |10     |8      |0       |0       |0      |0         |0       |0        |                   fifo_usage_spy|10 |8  |0   |0   |0  |0     |0   |0    |8   |8        |10  |7     |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |                     parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 |1       |0      |9      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__sel...(1)*|0  |9  |0   |0   |0  |0     |0   |0    |9   |9        |0   |19    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__sel...(2)*|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__rom...(3)*|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |                      counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 |2       |2      |4      |0       |0       |0      |0         |0       |0        |                   zsva_trigger_1|1  |2  |0   |0   |0  |0     |0   |0    |2   |2        |1   |6     |
 |2       |4      |0      |0       |0       |0      |0         |0       |0        |                  zebu_force_sync|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_9|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_8|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_7|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_6|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_5|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_4|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_3|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_2|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_18|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_17|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_16|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_15|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_14|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_13|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_12|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_11|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_10|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_1|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_0|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |          ZEBU_FORCE_DYNAMIC_SYNC|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |2       |0      |2      |0       |0       |0      |0         |0       |0        |                        zmux2_1_0|0  |1  |0   |0   |0  |0     |0   |0    |1   |1        |0   |4     |
 |1       |0      |2      |0       |0       |0      |0         |0       |0        |                           parity|0  |2  |0   |0   |0  |0     |0   |0    |2   |2        |0   |9     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV


3 long names: 
(1) merge_late_post_clock__select_1_9_13
(2) merge_late_post_clock__select_1_8_13
(3) merge_late_post_clock__rom_ZMEM_mem__select_1_8_37_13
</pre>
<a name="K2.2.2." id="K2.2.2."></a>
<h4><a href="#">2.2.2.Modules with unusual properties (ordered with various criteria)
</a></h4>
<pre>

Modules ordered by reg/lut ratio (decreasing order, only if 2*reg>lut) (flat logic only)
 +--------+----+----+---------+-------------------------------+------+
 |Nb Inst.|HREG|HLUT|HLUT(raw)|                         Module|Nb IOs|
 +--------+----+----+---------+-------------------------------+------+
 |1       |1   |0   |0        |zebu_force_inject_undriven_sync|2     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_9|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_8|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_7|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_6|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_5|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_4|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_3|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_2|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_18|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_17|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_16|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_15|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_14|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_13|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_12|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_11|1     |
 |1       |4   |1   |1        |     ZEBU_FORCE_DYNAMIC_SYNC_10|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_1|1     |
 |1       |4   |1   |1        |      ZEBU_FORCE_DYNAMIC_SYNC_0|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC|1     |
 |1       |502 |206 |206      |                            stb|32    |
 |1       |595 |275 |275      |                            top|0     |
 |18      |2   |1   |1        |       zebu_force_sync_LOGICOPT|3     |
 |2       |2   |1   |1        |                zebu_force_sync|3     |
 |1       |87  |62  |62       |                      fifo_0000|47    |
 |1       |11  |8   |8        |                     proba_0000|13    |
 |1       |11  |8   |8        |                          proba|13    |
 |1       |91  |69  |69       |                            dut|45    |
 |1       |10  |8   |8        |                 fifo_usage_spy|7     |
 |2       |2   |2   |2        |                    counter2_re|7     |
 |1       |1   |1   |1        |                           clkg|3     |
 |2       |4   |5   |5        |                   parity_check|13    |
 |1       |54  |75  |75       |                   ram_ZMEM_mem|19    |
 |1       |54  |75  |75       |                            ram|34    |
 |1       |44  |64  |64       |                   rom_ZMEM_mem|18    |
 |1       |44  |64  |64       |                            rom|34    |
 +--------+----+----+---------+-------------------------------+------+
Nb Inst.   : Number of instances
HREG       : HIER REG_EQUIV
HLUT       : HIER LUT EQUIV (lut weighting)
HLUT(raw)  : HIER LUT EQUIV (no lut weighting)
Module     : Module name, long names are truncated and displayed below



Cost ordered by biggest variation caused by lut weighting) (flat logic only)
 +--------+----+----+---------+----------------------------------+------+
 |Nb Inst.|HREG|HLUT|HLUT(raw)|                            Module|Nb IOs|
 +--------+----+----+---------+----------------------------------+------+
 |2       |0   |0   |0        |                    z_feed_through|2     |
 |43      |0   |0   |0        |                    zebu_bb_wb_reg|1     |
 |2       |1   |2   |2        |                    zsva_trigger_1|6     |
 |1       |595 |275 |275      |                               top|0     |
 |115     |0   |0   |0        |                             zview|1     |
 |36      |0   |0   |0        |                         zfwc_hs_1|3     |
 |1       |0   |0   |0        |                   zebu_bb_zmem_we|1     |
 |9       |0   |0   |0        |                   zebu_bb_zmem_do|1     |
 |9       |0   |0   |0        |                   zebu_bb_zmem_di|1     |
 |2       |0   |0   |0        |                  zebu_bb_zmem_clk|1     |
 |16      |0   |0   |0        |                 zebu_bb_zmem_addr|1     |
 |18      |2   |1   |1        |          zebu_force_sync_LOGICOPT|3     |
 |2       |2   |1   |1        |                   zebu_force_sync|3     |
 |1       |1   |0   |0        | zebu_force_inject_undriven...(1)*|2     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_9|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_8|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_7|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_6|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_5|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_4|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_3|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_2|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_18|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_17|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_16|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_15|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_14|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_13|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_12|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_11|1     |
 |1       |4   |1   |1        |        ZEBU_FORCE_DYNAMIC_SYNC_10|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_1|1     |
 |1       |4   |1   |1        |         ZEBU_FORCE_DYNAMIC_SYNC_0|1     |
 |1       |4   |1   |1        |           ZEBU_FORCE_DYNAMIC_SYNC|1     |
 |21      |0   |0   |0        | zebu_reqsig_clock_drivercl...(2)*|1     |
 |1       |0   |0   |0        |                     zebu_clockGen|26    |
 |1       |9   |45  |45       |                 rom_ZMEM_mem_base|27    |
 |1       |44  |64  |64       |                      rom_ZMEM_mem|18    |
 |1       |9   |45  |45       |                 ram_ZMEM_mem_base|27    |
 |1       |54  |75  |75       |                      ram_ZMEM_mem|19    |
 |18      |0   |1   |1        |                zmux2_1_0_LOGICOPT|4     |
 |2       |0   |1   |1        |                         zmux2_1_0|4     |
 |1       |0   |9   |9        | merge_late_post_clock__sel...(3)*|19    |
 |1       |0   |8   |8        | merge_late_post_clock__sel...(4)*|17    |
 |1       |0   |1   |1        | merge_late_post_clock__sel...(5)*|3     |
 |1       |0   |8   |8        | merge_late_post_clock__rom...(6)*|17    |
 |2       |2   |2   |2        |                       counter2_re|7     |
 |4       |0   |0   |0        |                            ZXLSYS|4     |
 |2       |0   |0   |0        | zebu_reqsig_clock_zcomposi...(7)*|1     |
 |1       |0   |0   |0        | zebu_bb_ZDPI_MOD_stb_ZDPI_...(8)*|49    |
 |1       |0   |0   |0        | zebu_bb_ZDPI_MOD_stb_ZDPI_...(9)*|49    |
 |1       |0   |0   |0        |zebu_bb_ZDPI_MOD_fifo_usag...(10)*|5     |
 |1       |502 |206 |206      |                               stb|32    |
 |1       |44  |64  |64       |                               rom|34    |
 |1       |54  |75  |75       |                               ram|34    |
 |1       |11  |8   |8        |                        proba_0000|13    |
 |1       |11  |8   |8        |                             proba|13    |
 |2       |4   |5   |5        |                      parity_check|13    |
 |1       |0   |2   |2        |                            parity|9     |
 |1       |10  |8   |8        |                    fifo_usage_spy|7     |
 |1       |87  |62  |62       |                         fifo_0000|47    |
 |1       |91  |69  |69       |                               dut|45    |
 |1       |1   |1   |1        |                              clkg|3     |
 |2       |0   |0   |0        |                    ZSVA_MOD_PLI_1|10    |
 +--------+----+----+---------+----------------------------------+------+
Nb Inst.   : Number of instances
HREG       : HIER REG_EQUIV
HLUT       : HIER LUT EQUIV (lut weighting)
HLUT(raw)  : HIER LUT EQUIV (no lut weighting)
Module     : Module name, long names are truncated and displayed below


10 long names: 
(1) zebu_force_inject_undriven_sync
(2) zebu_reqsig_clock_driverclock
(3) merge_late_post_clock__select_1_9_13
(4) merge_late_post_clock__select_1_8_13
(5) merge_late_post_clock__select_1_1_13
(6) merge_late_post_clock__rom_ZMEM_mem__select_1_8_37_13
(7) zebu_reqsig_clock_zcompositeclock
(8) zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call1
(9) zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call0
(10) zebu_bb_ZDPI_MOD_fifo_usage_spy_ZDPI_fifo_usage_spy_notify_call0

Multi-instantiation cost ordered by number primitives (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|ALL MUXCY|                           Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|MUXCY|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
 |1       |298    |26     |0       |0       |0      |0         |0       |0        |                              stb|298|26 |0   |0   |0  |0     |0   |0    |206 |206      |502 |32    |
 |1       |76     |53     |0       |0       |0      |0         |21      |0        |                        fifo_0000|76 |53 |0   |0   |0  |0     |21  |0    |62  |62       |87  |47    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                rom_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |9      |45     |0       |0       |0      |36        |0       |0        |                ram_ZMEM_mem_base|9  |45 |0   |0   |0  |36    |0   |0    |45  |45       |9   |27    |
 |1       |43     |10     |0       |0       |0      |0         |0       |0        |                     ram_ZMEM_mem|43 |10 |0   |0   |0  |0     |0   |0    |75  |75       |54  |19    |
 |1       |33     |9      |0       |0       |0      |0         |0       |0        |                     rom_ZMEM_mem|33 |9  |0   |0   |0  |0     |0   |0    |64  |64       |44  |18    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                       proba_0000|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |11     |8      |0       |0       |0      |0         |3       |0        |                            proba|11 |8  |0   |0   |0  |0     |3   |0    |8   |8        |11  |13    |
 |1       |10     |8      |0       |0       |0      |0         |0       |0        |                   fifo_usage_spy|10 |8  |0   |0   |0  |0     |0   |0    |8   |8        |10  |7     |
 |1       |0      |9      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__sel...(1)*|0  |9  |0   |0   |0  |0     |0   |0    |9   |9        |0   |19    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__sel...(2)*|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |1       |0      |8      |0       |0       |0      |0         |0       |0        |merge_late_post_clock__rom...(3)*|0  |8  |0   |0   |0  |0     |0   |0    |8   |8        |0   |17    |
 |2       |6      |6      |0       |0       |0      |0         |2       |0        |                     parity_check|3  |3  |0   |0   |0  |0     |1   |0    |5   |5        |4   |13    |
 |2       |4      |4      |0       |0       |0      |0         |0       |2        |                      counter2_re|2  |2  |0   |0   |0  |0     |0   |1    |2   |2        |2   |7     |
 |2       |2      |4      |0       |0       |0      |0         |0       |0        |                   zsva_trigger_1|1  |2  |0   |0   |0  |0     |0   |0    |2   |2        |1   |6     |
 |18      |36     |0      |0       |0       |0      |0         |0       |0        |         zebu_force_sync_LOGICOPT|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |2       |4      |0      |0       |0       |0      |0         |0       |0        |                  zebu_force_sync|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |2   |3     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_9|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_8|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_7|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_6|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_5|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_4|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_3|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_2|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_18|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_17|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_16|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_15|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_14|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_13|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_12|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_11|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |       ZEBU_FORCE_DYNAMIC_SYNC_10|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_1|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |        ZEBU_FORCE_DYNAMIC_SYNC_0|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |2      |0      |0       |0       |0      |0         |0       |0        |          ZEBU_FORCE_DYNAMIC_SYNC|2  |0  |0   |0   |0  |0     |0   |0    |1   |1        |4   |1     |
 |1       |0      |2      |0       |0       |0      |0         |0       |0        |                           parity|0  |2  |0   |0   |0  |0     |0   |0    |2   |2        |0   |9     |
 |1       |1      |1      |0       |0       |0      |0         |0       |0        |                             clkg|1  |1  |0   |0   |0  |0     |0   |0    |1   |1        |1   |3     |
 |1       |1      |0      |0       |0       |0      |0         |0       |0        |                              top|1  |0  |0   |0   |0  |0     |0   |0    |275 |275      |595 |0     |
 +--------+-------+-------+--------+--------+-------+----------+--------+---------+---------------------------------+---+---+----+----+---+------+----+-----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
ALL MUXCY   : Nb inst. * Nb MUXCY
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV


3 long names: 
(1) merge_late_post_clock__select_1_9_13
(2) merge_late_post_clock__select_1_8_13
(3) merge_late_post_clock__rom_ZMEM_mem__select_1_8_37_13
</pre>
<a name="K2.3." id="K2.3."></a>
<h4><a href="#">2.3.Synchronous elements with asynchronous set/reset
</a></h4>
<pre>


Flip-flop analysis is disabled, use 'enable flip_flop_glitch' to enable it.

</pre>
<a name="K2.4." id="K2.4."></a>
<h4><a href="#">2.4.Disconnected module ports
</a></h4>
<pre>

(X) xilinx, (D) design module, (B) blackbox, (T) top design (M) zmem memory (R) zrm memory
(I): input port, (O): output port, (IO): inout port(IV): input port vector, (OV): output port vector, (IOV): inout port vector



Connectivity analysis is disabled, add 'enable connectivity_analysis' in the tcl script if you need it.

</pre>
<a name="K2.5." id="K2.5."></a>
<h4><a href="#">2.5.Disconnected instance ports
</a></h4>
<pre>

(X) xilinx, (D) design module, (B) blackbox, (T) top design (M) zmem memory (R) zrm memory
(I): input port, (O): output port, (IO): inout port(IV): input port vector, (OV): output port vector, (IOV): inout port vector



Connectivity analysis is disabled, add 'enable connectivity_analysis' in the tcl script if you need it.

</pre>
<a name="K2.6." id="K2.6."></a>
<h4><a href="#">2.6.Wires with no load
</a></h4>
<pre>

Connectivity analysis is disabled, add 'enable connectivity_analysis' in the tcl script if you need it.

</pre>
<a name="K2.7." id="K2.7."></a>
<h4><a href="#">2.7.Wires with no source
</a></h4>
<pre>

Connectivity analysis is disabled, add 'enable connectivity_analysis' in the tcl script if you need it.

</pre>
<a name="K2.8." id="K2.8."></a>
<h4><a href="#">2.8.Wires with no connection
</a></h4>
<pre>

Connectivity analysis is disabled, add 'enable connectivity_analysis' in the tcl script if you need it.

</pre>
<a name="K2.9." id="K2.9."></a>
<h4><a href="#">2.9.Blackbox modules
</a></h4>
<pre>
BLACKBOX MODULE: ZSVA_MOD_PLI_1
BLACKBOX MODULE: zebu_bb_ZDPI_MOD_fifo_usage_spy_ZDPI_fifo_usage_spy_notify_call0
BLACKBOX MODULE: zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call0
BLACKBOX MODULE: zebu_bb_ZDPI_MOD_stb_ZDPI_grp0_dummy_import_for_pli_call1
BLACKBOX MODULE: zebu_reqsig_clock_zcompositeclock
BLACKBOX MODULE: ZXLSYS
BLACKBOX MODULE: zebu_clockGen
BLACKBOX MODULE: zebu_reqsig_clock_driverclock
BLACKBOX MODULE: zebu_bb_zmem_addr
BLACKBOX MODULE: zebu_bb_zmem_clk
BLACKBOX MODULE: zebu_bb_zmem_di
BLACKBOX MODULE: zebu_bb_zmem_do
BLACKBOX MODULE: zebu_bb_zmem_we
ZFWC MODULE    : zfwc_hs_1
ZVIEW MODULE    : zview
BLACKBOX MODULE: zebu_bb_wb_reg
</pre>
<a name="K2.10." id="K2.10."></a>
<h4><a href="#">2.10.Blackbox instances
</a></h4>
<pre>
BLACKBOX INSTANCE :       ZSVA_MOD_PLI_1          top.u_stb.u_check.sva_parity_error
BLACKBOX INSTANCE :       ZSVA_MOD_PLI_1          top.u_dut.u_check.sva_parity_error

Found 264 blackbox instance(s) :
	 113 blackbox(es)
	 0 memory(ies)
	 115 zview(s)
	 36 fast waveform capture ip(s)
	 0 fast waveform captures marks
	 0 qiwc ip instances
	 0 zc_trace instances
	 0 zforce instances
	 0 static_force instances
	 0 t_zview instances
</pre>
<a name="K2.11." id="K2.11."></a>
<h4><a href="#">2.11.Module size
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K2.12." id="K2.12."></a>
<h4><a href="#">2.12.Netlist map stat
</a></h4>
<pre>
</pre>
<a name="K2.12.1." id="K2.12.1."></a>
<h4><a href="#">2.12.1.Muxcy cost evaluation
</a></h4>
<pre>
HIER_MUXCY_STAT_top --                  inv [key=                minv] -- 2
==> EQUIV_MUXCY_COST_top TOP  topMUXCY COST_NO_WEIGHTING_HIER(
#        reg = 0, lut = 2, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0) COST_WEIGHTING_HIER(
#        reg = 0, lut = 2, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0) ZVIEW_DRV(0) ZVIEW_DRV_HIER(0) 
DRIVER_COST_MUXCY_COST_top COST_DRIVERS_TOPtop COST_HIER(
#        reg = 0, lut = 0, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0) COST_PONDER_HIER(
#        reg = 0, lut = 0, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0)  ZVIEW_DRV(0) ZVIEW_DRV_HIER(0) 
==> EQUIV_BURNED_RESOURCE_COST_top TOPtopBURNED COST_HIER(
#        reg = 0, lut = 0, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0) COST_LOCAL(
#        reg = 0, lut = 0, ramlut = 0, lut6 = 0, muxcy = 0
#        bram = 0uram = 0, mult18x18 = 0, dsp_mult = 0, dsp48 = 0, ave_lut_reg = 0, qiwc = 0)
</pre>
<a name="K2.12.2." id="K2.12.2."></a>
<h4><a href="#">2.12.2.Instances affected user define cost (NPL cost)
</a></h4>
<pre>
NPL COST BEGIN
NPL COST END
</pre>
<a name="K2.13." id="K2.13."></a>
<h4><a href="#">2.13.Technology mapping
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K2.14." id="K2.14."></a>
<h4><a href="#">2.14.Accessibility on DUT combinatorial signals required by user.
</a></h4>
<pre>

          +-------------+--------------+---------------------+
          |STATIC PROBES|DYNAMIC PROBES|FAST WAVEFORM CAPTURE|
          +-------------+--------------+---------------------+
          |            0|             0|                  135|
          +-------------+--------------+---------------------+



SUMMARY FOR FAST WAVEFORM CAPTURE:
  clock name            : clock can be selected at runtime
  fifo size             :  low
</pre>
<a name="K2.15." id="K2.15."></a>
<h4><a href="#">2.15.Partitioner constraints
</a></h4>
<pre>

          +--------+-------------------+---------------------+
          |FPGA ID |place              |resource             |
          +--------+-------------------+---------------------+
          |        |PLACE_Ux_Mx_IF     |ZCEI_CLOCKCONTROL    |
          |        |PLACE_Ux_Mx_IF     |ZCEI_CLOCKPORT       |
          |        |PLACE_Ux_Mx_IF     |ZCEI_MESSAGE_INPUT   |
          |        |PLACE_Ux_Mx_IF     |ZCEI_MESSAGE_OUTPUT  |
          |U0_M0_F0|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F1|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F2|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F3|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F4|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F5|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F6|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F7|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F8|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F0|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F1|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F2|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F3|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F4|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F5|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F6|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F7|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F8|PLACE_U0           |ZEBU_BB_GTIME        |
          |        |PLACE_U0_Mx_IF     |RTL_CLOCKCONTROL     |
          |        |PLACE_Ux_Mx_IF     |HDLCOSIM_BB          |
          |        |PLACE_U0_M0_IF     |SW_CTRL_BB           |
          |        |PLACE_U0_M0_IF     |TRIGGER_BB_OUTPUT    |
          |        |PLACE_U0_M0_IF     |CLK_MAN_BB           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |        |PLACE_U0_M0_IF     |ZCEI_TRIGGER_BB      |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|READ_PORT            |
          |        |PLACE_U0_M0_IF     |SRAM_TRACE           |
          |        |PLACE_U0_Mx_IF     |SMART_ZICE           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|MONITOR              |
          |        |PLACE_Ux_Mx_IF     |ZPRD                 |
          |        |PLACE_U0_Mx_IF     |ZEBU_BB_TS_TOLERANCE |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F0|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|C_COSIM              |
          |        |PLACE_Ux_Mx_IF     |ZEBU_NO_TOL_DELAY_BB |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          +--------+-------------------+---------------------+


</pre>
<a name="K2.16." id="K2.16."></a>
<h4><a href="#">2.16.Partitioner constraints
</a></h4>
<pre>

          +--------+-------------------+---------------------+
          |FPGA ID |place              |resource             |
          +--------+-------------------+---------------------+
          |        |PLACE_Ux_Mx_IF     |ZCEI_CLOCKCONTROL    |
          |        |PLACE_Ux_Mx_IF     |ZCEI_CLOCKPORT       |
          |        |PLACE_Ux_Mx_IF     |ZCEI_MESSAGE_INPUT   |
          |        |PLACE_Ux_Mx_IF     |ZCEI_MESSAGE_OUTPUT  |
          |U0_M0_F0|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F1|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F2|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F3|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F4|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F5|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F6|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F7|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F8|PLACE_U0           |ZEBU_BB_DELAY        |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_BB_GDELAY       |
          |U0_M0_F0|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F1|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F2|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F3|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F4|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F5|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F6|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F7|PLACE_U0           |ZEBU_BB_GTIME        |
          |U0_M0_F8|PLACE_U0           |ZEBU_BB_GTIME        |
          |        |PLACE_U0_Mx_IF     |RTL_CLOCKCONTROL     |
          |        |PLACE_Ux_Mx_IF     |HDLCOSIM_BB          |
          |        |PLACE_U0_M0_IF     |SW_CTRL_BB           |
          |        |PLACE_U0_M0_IF     |TRIGGER_BB_OUTPUT    |
          |        |PLACE_U0_M0_IF     |CLK_MAN_BB           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|SAMPLE_MAN           |
          |        |PLACE_U0_M0_IF     |ZCEI_TRIGGER_BB      |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|FWC_HS_IP            |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|FWC_QIWC_IP          |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|WRITE_PORT           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|READ_PORT            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|READ_PORT            |
          |        |PLACE_U0_M0_IF     |SRAM_TRACE           |
          |        |PLACE_U0_Mx_IF     |SMART_ZICE           |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|MONITOR              |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|MONITOR              |
          |        |PLACE_Ux_Mx_IF     |ZPRD                 |
          |        |PLACE_U0_Mx_IF     |ZEBU_BB_TS_TOLERANCE |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_RTL_CLOCK_MASTER|
          |U0_M0_F0|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|TS_RUNMAN            |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|CALLBACK_MGR_XTOR    |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|RTL_CLOCK_BB_OWNER   |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|ZEBU_DUMMY_DRIVER    |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|C_COSIM              |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|C_COSIM              |
          |        |PLACE_Ux_Mx_IF     |ZEBU_NO_TOL_DELAY_BB |
          |U0_M0_F0|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F1|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F2|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F3|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F4|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F5|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F6|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F7|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          |U0_M0_F8|PLACE_NO_CONSTRAINT|STOP_CLOCK           |
          +--------+-------------------+---------------------+


</pre>
<a name="K3." id="K3."></a>
<h4><a href="#">3.Post-clustering report
</a></h4>
<pre>
</pre>
<a name="K3.1." id="K3.1."></a>
<h4><a href="#">3.1.Post split interconnection matrix
</a></h4>
<pre>
</pre>
<a name="K3.1.1." id="K3.1.1."></a>
<h4><a href="#">3.1.1.Splitted netlist interco
</a></h4>
<pre>

Inter fpga interconnection matrix after splitting.

Data interco   |fpga_0    |IF_1      |
               |IF        |U0_M0_F0  |
-------------- |--------- |--------- |
IF             |          |0         |
U0_M0_F0       |0         |          |
-------------- |--------- |--------- |
SUM CUT        |0         |0         |
-------------- |--------- |--------- |


 FPGA fan-out


FPGAs fan-out
          +--------+------------------+------------------+-------+
          |FPGA    |inter mezz fan-out|intra mezz fan-out|fan-out|
          +--------+------------------+------------------+-------+
          |U0_M0_F0|                 0|                 0|      0|
          +--------+------------------+------------------+-------+


</pre>
<a name="K3.1.2." id="K3.1.2."></a>
<h4><a href="#">3.1.2.Generated netlist interco
</a></h4>
<pre>

Inter fpga interconnection matrix after splitting.

Data interco   |fpga_0    |IF_1      |
               |IF        |U0_M0_F0  |
-------------- |--------- |--------- |
IF             |          |0         |
U0_M0_F0       |0         |          |
-------------- |--------- |--------- |
SUM CUT        |0         |0         |
-------------- |--------- |--------- |


 FPGA fan-out


FPGAs fan-out
          +--------+------------------+------------------+-------+
          |FPGA    |inter mezz fan-out|intra mezz fan-out|fan-out|
          +--------+------------------+------------------+-------+
          |U0_M0_F0|                 0|                 0|      0|
          +--------+------------------+------------------+-------+


</pre>
<a name="K3.2." id="K3.2."></a>
<h4><a href="#">3.2.Partitioner basic resource estimations
</a></h4>
<pre>
Resources for U0_M0_F0:
  REG=        72  LUT=      5337  RAMLUT=       136  BRAM=5950  DSP_MULT=   3
</pre>
<a name="K3.3." id="K3.3."></a>
<h4><a href="#">3.3.Summary post-clustering
</a></h4>
<pre>

Consolidated primitive count from the top DUT top
          +------------------------------------+--------------------+---------+---------+
          |Primitive                           |              Number|Equiv LUT|Equiv REG|
          +------------------------------------+--------------------+---------+---------+
          |bufg                                |                   8|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary Buffers                     |                   8|         |         |
          =------------------------------------+--------------------+---------+---------=
          |fd                                  |                 276|         |      276|
          |fd_1                                |                  41|         |       41|
          |fdc                                 |                  38|         |       38|
          |fdce                                |                  19|         |       19|
          |fde                                 |                 132|         |      132|
          |fdp                                 |                   7|         |        7|
          +------------------------------------+--------------------+---------+---------+
          |Summary Flip-Flops                  |                 513|         |      513|
          =------------------------------------+--------------------+---------+---------=
          |gnd                                 |                  11|         |         |
          |lut2                                |                  60|       60|         |
          |lut3                                |                  56|       56|         |
          |lut4                                |                   8|        8|         |
          |lut5                                |                  13|       13|         |
          |lut6                                |                  29|       29|         |
          |vcc                                 |                  10|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary General                     |  187 (=   166 LUTs)|      166|         |
          =------------------------------------+--------------------+---------+---------=
          |ld                                  |                 371|         |      371|
          |ld_1                                |                   1|         |        1|
          +------------------------------------+--------------------+---------+---------+
          |Summary Latches                     |                 372|         |      372|
          =------------------------------------+--------------------+---------+---------=
          |and2                                |                  31|       31|         |
          |inv                                 |                  46|         |         |
          |xor2                                |                   4|        4|         |
          |xorcy                               |                   2|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary Logic Primitives            |   83 (=    35 LUTs)|       35|         |
          =------------------------------------+--------------------+---------+---------=
          |ram256x1s                           |   18 (=    72 LUTs)|       72|         |
          +------------------------------------+--------------------+---------+---------+
          |Summary Memory Elements             |   18 (=    72 LUTs)|       72|         |
          =------------------------------------+--------------------+---------+---------=
          |muxcy_l                             |                   2|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary Multiplexers                |                   2|         |         |
          =------------------------------------+--------------------+---------+---------=
          |USER_COSTzebu_bb_wb_reg             |                  43|         |       43|
          |ZSVA_MOD_PLI_1                      |                   1|         |         |
          |ZSVA_MOD_PLI_1_bb362c85             |                   1|         |         |
          |ZebuClockFilterClock_filled         |                   1|         |         |
          |ZebuClockFilterClock_filled_6802c618|                   1|         |         |
          |ZebuClockFilterClock_filled_70e9c238|                   1|         |         |
          |ZebuClockFilterData_filled          |                   1|         |         |
          |carry4                              |                  40|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary                             |                  89|         |       43|
          =------------------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                          |                  20|         |       20|
          |ZXLSYS                              |                   7|         |         |
          |zfwc_hs_1                           |                  36|         |         |
          |zfwc_hs_4                           |                   1|         |         |
          |zfwc_hs_48                          |                   2|         |         |
          |zview                               |                  96|         |         |
          +------------------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells          |                 162|         |       20|
          +------------------------------------+--------------------+---------+---------+



Design content summary, Luts, BRams, URAM, Flip-Flops, Latches, Multiplexers, Multipliers, other logic:
          +----------------------------------+----+
          |Logic LUTs                        | 166|
          |RAMLUTs                           |  72|
          |Logic LUTs + RAMLUTs              | 238|
          |Logic LUTs + RAMLUTs + other logic| 273|
          |BRAMs                             |   0|
          |URAMs                             |   0|
          |Flip-Flops                        | 513|
          |Latches                           | 372|
          |Flip-Flops + Latches + other logic|1320|
          |Multiplexers                      |   2|
          |MULT18/DSP                        |   0|
          |Other logic                       | 381|
          |Lut equiv other logic             |  35|
          |Reg equiv Other logic             | 435|
          +----------------------------------+----+


</pre>
<a name="K3.4." id="K3.4."></a>
<h4><a href="#">3.4.FPGA resource usage
</a></h4>
<pre>

Checking FPGA resource usage

Checking FPGA: 'UNIT0.MOD0.F0'
                BRAM     0 / 1290
     MULT18x18/DSP48     0 / 2160
                 REG   948 / 2443200
                 LUT   273 / 1221600

              RAMLUT    72 / 344800

</pre>
<a name="K3.4.1." id="K3.4.1."></a>
<h4><a href="#">3.4.1.Netlist map stat
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K4." id="K4."></a>
<h4><a href="#">4.Splitting report
</a></h4>
<pre>
</pre>
<a name="K4.1." id="K4.1."></a>
<h4><a href="#">4.1.Defmapping input
</a></h4>
<pre>
Checking/collecting 0 defmappings
Checking/collecting 0 system defmappings
Checking/collecting 0 defmappings
Checking/collecting 0 system defmappings
Checking/collecting 0 defmappings
Checking/collecting 0 system defmappings
Checking/collecting 0 defmappings
Checking/collecting 0 system defmappings
Checking/collecting 0 defmappings
Checking/collecting 0 system defmappings
</pre>
<a name="K4.2." id="K4.2."></a>
<h4><a href="#">4.2.Defmaps list
</a></h4>
<pre>
PRE_SPLIT_DEFMAPPINGS_BEGIN
DEFMAPPING {top} [UNIT0.MOD0.F0]  [U0M0F00]
PRE_SPLIT_DEFMAPPINGS_END
</pre>
<a name="K4.3." id="K4.3."></a>
<h4><a href="#">4.3.Debug instances relocation
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K4.4." id="K4.4."></a>
<h4><a href="#">4.4.Post split gates & constants localizing
</a></h4>
<pre>

No cells have been localized.
</pre>
<a name="K5." id="K5."></a>
<h4><a href="#">5.Memory processing
</a></h4>
<pre>
</pre>
<a name="K5.1." id="K5.1."></a>
<h4><a href="#">5.1.External Memories processing
</a></h4>
<pre>
</pre>
<a name="K5.1.1." id="K5.1.1."></a>
<h4><a href="#">5.1.1.ZRM instances in the design
</a></h4>
<pre>

Zrm list
          +----+------+-----+-----+--------+---------------+
          |PATH|MODULE|WIDTH|DEPTH|NB PORTS|SSRAM PORTS REQ|
          +----+------+-----+-----+--------+---------------+



No ZRM instance found in the design
</pre>
<a name="K5.1.2." id="K5.1.2."></a>
<h4><a href="#">5.1.2.ZRM mapping in the design
</a></h4>
<pre>

Zrm mapping
          +-------+----+------------------+------------------+---------+-------+
          |MAPPING|PATH|PORTS USED IN BANK|DEPTH USED IN BANK|BANK TYPE|BANK ID|
          +-------+----+------------------+------------------+---------+-------+



Available space in banks
          +-------------+-----+---------------+---------------------+---------+---------+
          |BANK         |WIDTH|PORTS AVAILABLE|      DEPTH AVAILABLE|BANK TYPE|  BANK ID|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F8|  512|          8 / 8|134217728 / 134217728|DRAM     |x44000041|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F8|  512|          8 / 8|134217728 / 134217728|DRAM     |x44000040|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F7|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000039|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F7|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000038|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F6|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000031|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F6|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000030|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F1|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000009|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F1|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000008|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F0|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000001|
          +-------------+-----+---------------+---------------------+---------+---------+
          |UNIT0.MOD0.F0|   64|          8 / 8|  33554432 / 33554432|DRAM     |x44000000|
          +-------------+-----+---------------+---------------------+---------+---------+


</pre>
<a name="K5.1.3." id="K5.1.3."></a>
<h4><a href="#">5.1.3.ZRM mapped on DRAM ports infos
</a></h4>
<pre>

Infos about ZRM ports mapped on DRAM banks
          +------+----+----------+----------+--------+
          |MEMORY|PORT|CLOCK TYPE|CLOCK NAME|INVERTED|
          +------+----+----------+----------+--------+


</pre>
<a name="K5.1.4." id="K5.1.4."></a>
<h4><a href="#">5.1.4.Buffer insertion on input ports
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K5.2." id="K5.2."></a>
<h4><a href="#">5.2.ZMEM Memories processing
</a></h4>
<pre>
</pre>
<a name="K5.2.1." id="K5.2.1."></a>
<h4><a href="#">5.2.1.ZMEM instances in the design
</a></h4>
<pre>
PATH=top.u_stb.u_rom.mem MODULE=rom_ZMEM_mem
PATH=top.u_stb.u_ram.mem MODULE=ram_ZMEM_mem

2 ZMEM instance(s) found in the design
</pre>
<a name="K5.2.2." id="K5.2.2."></a>
<h4><a href="#">5.2.2.ZMem resource utilization
</a></h4>
<pre>
ZMEM module (work, ram_ZMEM_mem) , Address width = 8 bits, Data width = 9 bits, Nb Ports = 1

Primitive count in SYNCHRONOUS ZMEM module (work, ram_ZMEM_mem), Instantiated 1 times
          +--------------------------+--------------------+---------+---------+
          |Primitive                 |              Number|Equiv LUT|Equiv REG|
          +--------------------------+--------------------+---------+---------+
          |fd                        |                  36|         |       36|
          +--------------------------+--------------------+---------+---------+
          |Summary Flip-Flops        |                  36|         |       36|
          =--------------------------+--------------------+---------+---------=
          |gnd                       |                   1|         |         |
          |lut2                      |                   3|        3|         |
          |lut3                      |                  12|       12|         |
          |lut4                      |                   2|        2|         |
          |vcc                       |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary General           |   19 (=    17 LUTs)|       17|         |
          =--------------------------+--------------------+---------+---------=
          |and2                      |                  21|       21|         |
          |inv                       |                   3|         |         |
          |xor2                      |                   1|        1|         |
          |xorcy                     |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Logic Primitives  |   26 (=    22 LUTs)|       22|         |
          =--------------------------+--------------------+---------+---------=
          |ram256x1s                 |    9 (=    36 LUTs)|       36|         |
          +--------------------------+--------------------+---------+---------+
          |Summary Memory Elements   |    9 (=    36 LUTs)|       36|         |
          =--------------------------+--------------------+---------+---------=
          |muxcy_l                   |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Multiplexers      |                   1|         |         |
          =--------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                |                  18|         |       18|
          |ZXLSYS                    |                   2|         |         |
          |zview                     |                  18|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells|                  38|         |       18|
          +--------------------------+--------------------+---------+---------+


ZMEM module (work, rom_ZMEM_mem) , Address width = 8 bits, Data width = 9 bits, Nb Ports = 1

Primitive count in SYNCHRONOUS ZMEM module (work, rom_ZMEM_mem), Instantiated 1 times
          +--------------------------+--------------------+---------+---------+
          |Primitive                 |              Number|Equiv LUT|Equiv REG|
          +--------------------------+--------------------+---------+---------+
          |fd                        |                  27|         |       27|
          |fde                       |                   9|         |        9|
          +--------------------------+--------------------+---------+---------+
          |Summary Flip-Flops        |                  36|         |       36|
          =--------------------------+--------------------+---------+---------=
          |gnd                       |                   2|         |         |
          |lut2                      |                   3|        3|         |
          |lut3                      |                  12|       12|         |
          |lut4                      |                   2|        2|         |
          |vcc                       |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary General           |   20 (=    17 LUTs)|       17|         |
          =--------------------------+--------------------+---------+---------=
          |and2                      |                  10|       10|         |
          |inv                       |                   3|         |         |
          |xor2                      |                   1|        1|         |
          |xorcy                     |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Logic Primitives  |   15 (=    11 LUTs)|       11|         |
          =--------------------------+--------------------+---------+---------=
          |ram256x1s                 |    9 (=    36 LUTs)|       36|         |
          +--------------------------+--------------------+---------+---------+
          |Summary Memory Elements   |    9 (=    36 LUTs)|       36|         |
          =--------------------------+--------------------+---------+---------=
          |muxcy_l                   |                   1|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Multiplexers      |                   1|         |         |
          =--------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                |                   8|         |        8|
          |ZXLSYS                    |                   2|         |         |
          |zfwc_hs_1                 |                   8|         |         |
          |zview                     |                   8|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells|                  26|         |        8|
          +--------------------------+--------------------+---------+---------+




0 Asynchronous ZMEM modules have been found.


2 Synchronous ZMEM modules have been found.


0 Synchronous/Asynchronous ZMEM modules have been found.
</pre>
<a name="K6." id="K6."></a>
<h4><a href="#">6.Clock and BUFG handling
</a></h4>
<pre>
</pre>
<a name="K6.1." id="K6.1."></a>
<h4><a href="#">6.1.Remove all design BUFG(s)
</a></h4>
<pre>
    0 BUFG(s) removed
</pre>
<a name="K6.2." id="K6.2."></a>
<h4><a href="#">6.2.Clock report
</a></h4>
<pre>
# zCoreBuild clock report is disabled -- to enable it, use: 'enable log_clock_report'
</pre>
<a name="K6.3." id="K6.3."></a>
<h4><a href="#">6.3.Clock nets and not clock nets defined by user
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.4." id="K6.4."></a>
<h4><a href="#">6.4.Clock ports defined by user
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.5." id="K6.5."></a>
<h4><a href="#">6.5.Primary clocks from 'zceiClockPort' in .DVE file
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.6." id="K6.6."></a>
<h4><a href="#">6.6.Zebu clock ressources (low skew nets from FK to a design FPGA)
</a></h4>
<pre>
</pre>
<a name="K6.6.1." id="K6.6.1."></a>
<h4><a href="#">6.6.1.ZEBU clock Resources connected to FPGA 'UNIT0.MOD0.F0'
</a></h4>
<pre>
      - Clock 'U0_M0.zcg_filterClock'
      - Clock 'U0_M0.zcg_compositeClock'
      - Clock 'U0_M0.zcg_zceiClock[0]'
      - Clock 'U0_M0.zcg_zceiClock[1]'
</pre>
<a name="K6.6.2." id="K6.6.2."></a>
<h4><a href="#">6.6.2.Remaining ZEBU clock Resources (From FK to a design FPGA)
</a></h4>
<pre>
      ----------- On module UNIT0.MOD0------------
      - 2 remaining resources for FPGA UNIT0.MOD0.F0
      - 6 remaining resources for FPGA UNIT0.MOD0.F1
      - 6 remaining resources for FPGA UNIT0.MOD0.F4
      - 6 remaining resources for FPGA UNIT0.MOD0.F8
      - 6 remaining resources for FPGA UNIT0.MOD0.F3
      - 6 remaining resources for FPGA UNIT0.MOD0.F2
      - 6 remaining resources for FPGA UNIT0.MOD0.F6
      - 6 remaining resources for FPGA UNIT0.MOD0.F5
      - 6 remaining resources for FPGA UNIT0.MOD0.F7

</pre>
<a name="K6.6.3." id="K6.6.3."></a>
<h4><a href="#">6.6.3.ZEBU max registers inserted for each clock for FPGA 'UNIT0.MOD0.F0'
</a></h4>
<pre>
clk U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zebu_ckgltch_fifo_0000_1 /top.u_dut.u_fifo.zebu_ckgltch_fifo_0000_1 nb zdelay 168 
clk U0_M0_F0.U0_M0_F0_core.zebu_ckgltch_top /top.zebu_ckgltch_top nb zdelay 448 
clk U0_M0_F0.U0_M0_F0_core.zebu_ckgltch_top_0 /top.zebu_ckgltch_top_0 nb zdelay 422 
Max register insertion for FPGA UNIT0.MOD0.F0 = 1038 
</pre>
<a name="K6.7." id="K6.7."></a>
<h4><a href="#">6.7.Local FPGA BUFG handling following Xilinx resources
</a></h4>
<pre>
</pre>
<a name="K6.7.1." id="K6.7.1."></a>
<h4><a href="#">6.7.1.BUFG analysis for FPGA 'UNIT0.MOD0.F0'
</a></h4>
<pre>
    1 BUFG used for clock 'top.z_dclk_delay2' (fanout 45) (system define)
    1 BUFG used for clock 'top.zsva_zcg_compositeClock_3024096155570765266' (fanout 5) (system define)
    1 BUFG used for clock 'zdelay' (system define)
    0 BUFG used for clock 'U0_M0_F0.U0_M0_F0_core.zebu_ckgltch_top' (fanout 182 < fanout min 12000)
    0 BUFG used for clock 'U0_M0_F0.U0_M0_F0_core.zebu_ckgltch_top_0' (fanout 178 < fanout min 12000)
    0 BUFG used for clock 'U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zebu_ckgltch_fifo_0000_1' (fanout 56 < fanout min 12000)
</pre>
<a name="K6.8." id="K6.8."></a>
<h4><a href="#">6.8.Unspecified register output
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.9." id="K6.9."></a>
<h4><a href="#">6.9.Unspecified clock inputs
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.10." id="K6.10."></a>
<h4><a href="#">6.10.Filter_glitches dependency loops
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.11." id="K6.11."></a>
<h4><a href="#">6.11.Asynchronous clock domains and delay values
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K6.12." id="K6.12."></a>
<h4><a href="#">6.12.Impact on modules due to Synchronous Filter Glitches
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K7." id="K7."></a>
<h4><a href="#">7.Retiming in the clock tree
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K8." id="K8."></a>
<h4><a href="#">8.Checks on user original netlist.
</a></h4>
<pre>
</pre>
<a name="K8.1." id="K8.1."></a>
<h4><a href="#">8.1.Monitors sanity check
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K8.2." id="K8.2."></a>
<h4><a href="#">8.2.Combinational loop manipulation
</a></h4>
<pre>
Combinationnal loop manipulation is not enabled.
</pre>
<a name="K9." id="K9."></a>
<h4><a href="#">9.Fixes on user original netlist.
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K10." id="K10."></a>
<h4><a href="#">10.Default initialization of synchronous elements
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K11." id="K11."></a>
<h4><a href="#">11.remove loadless logic
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K12." id="K12."></a>
<h4><a href="#">12.Tristate handling
</a></h4>
<pre>
</pre>
<a name="K12.1." id="K12.1."></a>
<h4><a href="#">12.1.Tristate manipulation
</a></h4>
<pre>

Tristate manipulation from tcl command 'tri_states'.

0 output and 0 input inter-core communication blackboxes were implemented.
</pre>
<a name="K12.1.1." id="K12.1.1."></a>
<h4><a href="#">12.1.1.Adjusted top level ports connected to manipulated tristates (embedded TB)
</a></h4>
<pre>

Converting inout top ports into output ports when ports are connected to an manipulated tristate.
This algorithm is only valid when using an embedded testbench.
Use the command 'disable synth_tb_force_inout_to_out' to not change the direction of these ports.
tristates won't be manipulated on those ones.


Use 'disable synth_tb_force_inout_to_out' to remove this feature (HDL cosim).

</pre>
<a name="K12.2." id="K12.2."></a>
<h4><a href="#">12.2.Tristate resolution
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K12.3." id="K12.3."></a>
<h4><a href="#">12.3.Inter-fpga tristates.
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K13." id="K13."></a>
<h4><a href="#">13.Asynchronous paths optimization processing
</a></h4>
<pre>
</pre>
<a name="K13.1." id="K13.1."></a>
<h4><a href="#">13.1.Inter-fpga laces optimization
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K14." id="K14."></a>
<h4><a href="#">14.Direct ICE processing
</a></h4>
<pre>


                 *** EMPTY SECTION *** 


</pre>
<a name="K15." id="K15."></a>
<h4><a href="#">15.Propagating UCF constraints
</a></h4>
<pre>
</pre>
<a name="K15.1." id="K15.1."></a>
<h4><a href="#">15.1.Collecting constraints (pre-split)
</a></h4>
<pre>

2 pre-split constrained modules (post uniquify)

MODULE=                                      ram_ZMEM_mem		 CONSTRAINT=#xdc_addconst delay
set_max_delay -datapath_only -from \[get_pins -hierarchical {*zMem_multiport_FROM_clk_50\*/Q}] -to \[get_cells -hierarchical {*zMem_multiport_TO_clk_50\*}] 40.0

MODULE=                                      rom_ZMEM_mem		 CONSTRAINT=#xdc_addconst delay
set_max_delay -datapath_only -from \[get_pins -hierarchical {*zMem_multiport_FROM_clk_50\*/Q}] -to \[get_cells -hierarchical {*zMem_multiport_TO_clk_50\*}] 40.0

</pre>
<a name="K15.2." id="K15.2."></a>
<h4><a href="#">15.2.Propagating constraints (post-split)
</a></h4>
<pre>

Collecting constraints on FPGA U0_M0_F0
MODULE=                                      ram_ZMEM_mem		CONSTRAINT=#xdc_addconst delay
set_max_delay -datapath_only -from \[get_pins -hierarchical {*zMem_multiport_FROM_clk_50\*/Q}] -to \[get_cells -hierarchical {*zMem_multiport_TO_clk_50\*}] 40.0
MODULE=                                      rom_ZMEM_mem		CONSTRAINT=#xdc_addconst delay
set_max_delay -datapath_only -from \[get_pins -hierarchical {*zMem_multiport_FROM_clk_50\*/Q}] -to \[get_cells -hierarchical {*zMem_multiport_TO_clk_50\*}] 40.0

Collected 1 constraints on FPGA U0_M0_F0


1 collected constraints


1 post-split constrained modules (uniquified netlists)

FPGA=                                          U0_M0_F0		 CONSTRAINT=#xdc_addconst delay
set_max_delay -datapath_only -from \[get_pins -hierarchical {*zMem_multiport_FROM_clk_50\*/Q}] -to \[get_cells -hierarchical {*zMem_multiport_TO_clk_50\*}] 40.0

</pre>
<a name="K16." id="K16."></a>
<h4><a href="#">16.Post processing summary
</a></h4>
<pre>
All defmapping path(s) found.
Generated Netlist, REG statistics
Generated Netlist, REG statistics

          +-------------+------------+----------+
          |FPGA         |         REG|(*)MUXF7,8|
          +-------------+------------+----------+
          |UNIT0.MOD0.F0|948 /2443200|         0|
          +-------------+------------+----------+
          |SUM          |948 /2443200|        --|
          +-------------+------------+----------+


# REG        : REG count in generated netlists / FPGA capacity. 

# (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, 
#              this additionnal cost is not included in the REG column. 

Generated Netlist, LUT statistics
Generated Netlist, LUT statistics

          +-------------+------------+----------------------------+-----------------+----------+
          |FPGA         |         LUT|                   (**)MUXCY|LUT w/o weighting|    RAMLUT|
          +-------------+------------+----------------------------+-----------------+----------+
          |UNIT0.MOD0.F0|273 /1221600|2/lut(2)/lut_no_weighting(2)|              273|72 /344800|
          +-------------+------------+----------------------------+-----------------+----------+
          |SUM          |273 /1221600|2/lut(2)/lut_no_weighting(2)|              273|72 /344800|
          +-------------+------------+----------------------------+-----------------+----------+


# LUT               : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 

# (**)MUXCY         : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut 
#                     weighting) is associated to MUXCY, this additionnal cost is not included in the LUT column. 

# LUT w/o weighting : LUT count in generated netlists if LUT weighting was not applied (include RAMLUTs) / FPGA 
#                     capacity. 

# RAMLUT            : RAMLUT count in generated netlists / FPGA capacity. 

Generated Netlist, resource mapping summary
Generated Netlist, resource mapping summary

          +-------------+------------+----------+------------+----------------------------+----------+-------+----+-------+------------+------+
          |FPGA         |         REG|(*)MUXF7,8|         LUT|                   (**)MUXCY|    RAMLUT|   BRAM|URAM|    DSP|CONTROLS SET|STATUS|
          +-------------+------------+----------+------------+----------------------------+----------+-------+----+-------+------------+------+
          |UNIT0.MOD0.F0|948 /2443200|         0|273 /1221600|2/lut(2)/lut_no_weighting(2)|72 /344800|0 /1290|0 /0|0 /2160|          25|    OK|
          +-------------+------------+----------+------------+----------------------------+----------+-------+----+-------+------------+------+
          |SUM          |948 /2443200|        --|273 /1221600|2/lut(2)/lut_no_weighting(2)|72 /344800|0 /1290|0 /0|0 /2160|          25|    --|
          +-------------+------------+----------+------------+----------------------------+----------+-------+----+-------+------------+------+


# REG          : REG count in generated netlists / FPGA capacity. 

# (*)MUXF7,8   : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, 
#                this additionnal cost is not included in the REG column. 

# LUT          : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 

# (**)MUXCY    : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is 
#                associated to MUXCY, this additionnal cost is not included in the LUT column. 

# RAMLUT       : RAMLUT count in generated netlists / FPGA capacity. 

# BRAM         : Block RAM count in generated netlists / FPGA capacity. 

# URAM         : Block URAM count in generated netlists / FPGA capacity. 

# DSP          : DSP count in generated netlists / FPGA capacity. 

# CONTROLS SET : Controls set estimation 

# STATUS       : FPGAs capacity status. 

FPGA IO
Statistics on FPGA IOs
FPGA IO
Statistics on FPGA IOs

          +-------------+---+
          |FPGA         |CUT|
          +-------------+---+
          |UNIT0.MOD0.F0|  5|
          +-------------+---+
          |SUM          |  5|
          +-------------+---+


# CUT : Number of ports at the interface of the FPGA. 

Max error FPGA CUT estimate: 0.000000.

</pre>
<a name="K17." id="K17."></a>
<h4><a href="#">17.Execution time
</a></h4>
<pre>
Reset time counter
   2    elapsed:0.20 s   user:0.19 s      system:0 s      %cpu:93.94       load:0.27       fm:185537 m      vm:477 m      vm:+15 m      um:172 m      um:+25 m zCoreBuild/Loading_target_configuration.
   3    elapsed:0.11 s    user:0.9 s    system:0.1 s      %cpu:87.91       load:0.27       fm:185522 m      vm:494 m      vm:+16 m      um:191 m      um:+18 m zCoreBuild/Pre-load_flow.
   5       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185522 m      vm:494 m       vm:+0 m      um:191 m       um:+0 m zCoreBuild/loading_files/Dve_parsing.
   6     elapsed:0.3 s    user:0.2 s    system:0.1 s      %cpu:89.55       load:0.27       fm:185513 m      vm:502 m       vm:+8 m      um:200 m       um:+9 m zCoreBuild/loading_files/Loading_edif_source_files.
   7       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/loading_files/Gate_localization.
   8     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/loading_files/Macro_renaming.
   8     elapsed:0.5 s    user:0.2 s    system:0.1 s      %cpu:72.73       load:0.27       fm:185513 m      vm:502 m       vm:+8 m      um:200 m       um:+9 m zCoreBuild/loading_files
   9       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/Merging_compatible_modules.
  11       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/pre-uniquify_flow./input_netlist_checking
  12       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/pre-uniquify_flow./Zrm_macros_detection.
  14       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/pre-uniquify_flow./netlist_preprocessing/flatten_libs
  14       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185513 m      vm:502 m       vm:+0 m      um:200 m       um:+0 m zCoreBuild/pre-uniquify_flow./netlist_preprocessing
  16     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:500.00       load:0.27       fm:185505 m      vm:555 m       vm:-8 m      um:204 m       um:+2 m zCoreBuild/pre-uniquify_flow./PRE-CLUSTERING_STAT/Compute_hier_wires_upfront
  16    elapsed:0.18 s    user:0.3 s    system:0.3 s      %cpu:33.80       load:0.27       fm:185483 m      vm:623 m     vm:+121 m      um:225 m      um:+25 m zCoreBuild/pre-uniquify_flow./PRE-CLUSTERING_STAT
  17       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/pre-uniquify_flow./Clock_module_marking
  18       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/pre-uniquify_flow./Probe_insertion.
  18    elapsed:0.18 s    user:0.3 s    system:0.3 s      %cpu:32.97       load:0.27       fm:185483 m      vm:623 m     vm:+121 m      um:225 m      um:+25 m zCoreBuild/pre-uniquify_flow.
  19       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Technology_mapping_pre-elaborate
  21       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures/Remap_DPIs_on_FWC_IPs
  22       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures/Implement_enables_on_SVAs
  23       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures/Process_SVA_act_and_readmem/$finish/$fopen_tasks
  24       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures/Connect_Waveform_Captures_clock_and_enable
  25       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures/Check_Waveform_Captures_number_against_hardware_capacity
  25       elapsed:0 s      user:0 s    system:0.1 s     %cpu:250.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/Process_DPIs,_SVAs_and_Waveform_Captures
  26     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/UNIQUIFY
  28       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/post-uniquify_flow./Gate_insertion
  28     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:60.61       load:0.27       fm:185483 m      vm:623 m       vm:+0 m      um:225 m       um:+0 m zCoreBuild/post-uniquify_flow.
  31       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185483 m      vm:624 m       vm:+0 m      um:226 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Technology_mapping_post-elaborate
  35       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:0.27       fm:185474 m      vm:653 m      vm:+29 m      um:232 m       um:+6 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION/Constant_propagation/LO/BUILD_WB
  36       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:0.27       fm:185474 m      vm:654 m       vm:+1 m      um:236 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION/Constant_propagation/LO/PUSH_CST
  37     elapsed:0.1 s    user:0.2 s      system:0 s     %cpu:666.67       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+1 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION/Constant_propagation/LO/SIMPLIFY
  37     elapsed:0.1 s    user:0.5 s    system:0.2 s     %cpu:848.48       load:0.27       fm:185474 m      vm:654 m      vm:+30 m      um:237 m      um:+11 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION/Constant_propagation/LO
  37     elapsed:0.1 s    user:0.5 s    system:0.2 s     %cpu:823.53       load:0.27       fm:185474 m      vm:654 m      vm:+30 m      um:237 m      um:+11 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION/Constant_propagation
  37     elapsed:0.1 s    user:0.5 s    system:0.2 s     %cpu:682.93       load:0.27       fm:185474 m      vm:654 m      vm:+30 m      um:237 m      um:+11 m zCoreBuild/clustering/Pre-split_processing/CONSTANT_PROPAGATION
  39       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/BUFFER/INV_factorizing/Instantiate_factbufinv
  40       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/BUFFER/INV_factorizing/Get_Buf_Inv_Hier_wire
  41       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/BUFFER/INV_factorizing/Partial_uniquify
  42       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/BUFFER/INV_factorizing/Connect
  42       elapsed:0 s    user:0.1 s      system:0 s     %cpu:500.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/BUFFER/INV_factorizing
  46       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:654 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic/Remove_unused_logic/LO/BUILD_WB
  47     elapsed:0.1 s    user:0.2 s      system:0 s    %cpu:1142.86       load:0.27       fm:185474 m      vm:655 m       vm:+1 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic/Remove_unused_logic/LO/TRACE_TFI
  48       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic/Remove_unused_logic/LO/SIMPLIFY
  48     elapsed:0.1 s    user:0.7 s      system:0 s    %cpu:1037.04       load:0.27       fm:185474 m      vm:655 m       vm:+1 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic/Remove_unused_logic/LO
  48     elapsed:0.1 s    user:0.7 s      system:0 s    %cpu:1000.00       load:0.27       fm:185474 m      vm:655 m       vm:+1 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic/Remove_unused_logic
  48     elapsed:0.1 s    user:0.7 s    system:0.1 s     %cpu:941.18       load:0.27       fm:185474 m      vm:655 m       vm:+1 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/remove_loadless_logic
  49       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/POWER_MANIPULATION
  51       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/COVERAGE_MANIPULATION/Manipulate_Coverage_counters
  51       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/COVERAGE_MANIPULATION
  52       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Tristate_manip
  53       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.27       fm:185474 m      vm:655 m       vm:+0 m      um:237 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_detect_memories
  57       elapsed:0 s    user:0.2 s      system:0 s    %cpu:4000.00       load:0.33       fm:185450 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Absorb_Buf_Inv/Instantiate_NPCK_zvu_synchro_db
  58       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185450 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Absorb_Buf_Inv/FillDB
  59       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185450 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Absorb_Buf_Inv/Partial_uniquify
  60       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185450 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Absorb_Buf_Inv/Batch_reconnection
  60       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1500.00       load:0.33       fm:185450 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Absorb_Buf_Inv
  62       elapsed:0 s    user:0.1 s      system:0 s    %cpu:4000.00       load:0.33       fm:185452 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Filter_Glitches_Synchronous/Instantiate_NPCK_zvu_synchro_db
  62       elapsed:0 s    user:0.1 s    system:0.1 s     %cpu:666.67       load:0.33       fm:185453 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Filter_Glitches_Synchronous
  63       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:4000.00       load:0.33       fm:185453 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Instantiate_NPCK_zvu_synchro_db
  64       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185453 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/FillDB
  65       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185453 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Partial_uniquify
  66       elapsed:0 s      user:0 s    system:0.1 s    %cpu:2000.00       load:0.33       fm:185453 m      vm:679 m       vm:+0 m      um:263 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Batch_reconnection
  69       elapsed:0 s      user:0 s    system:0.1 s     %cpu:800.00       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Remove_unused_logic/LO/BUILD_WB
  70     elapsed:0.1 s    user:0.2 s    system:0.1 s    %cpu:1500.00       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Remove_unused_logic/LO/TRACE_TFI
  71       elapsed:0 s    user:0.2 s    system:0.1 s     %cpu:571.43       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Remove_unused_logic/LO/SIMPLIFY
  71     elapsed:0.1 s    user:0.5 s    system:0.5 s     %cpu:930.23       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Remove_unused_logic/LO
  71     elapsed:0.1 s    user:0.5 s    system:0.5 s     %cpu:888.89       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing/Remove_unused_logic
  71       elapsed:2 s      user:2 s    system:0.9 s     %cpu:107.27       load:0.33       fm:185427 m      vm:706 m      vm:+27 m      um:290 m      um:+27 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow/Pre-(auto)clustering_clock_processing
  71       elapsed:2 s      user:2 s    system:0.9 s     %cpu:107.24       load:0.33       fm:185427 m      vm:706 m      vm:+27 m      um:290 m      um:+27 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_flow
  72       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1333.33       load:0.33       fm:185427 m      vm:706 m       vm:+0 m      um:290 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_process_attributes_for_false_path
  74     elapsed:0.3 s    user:0.1 s      system:0 s      %cpu:34.78       load:0.33       fm:185421 m     vm:1475 m     vm:+768 m      um:297 m       um:+6 m zCoreBuild/clustering/Pre-split_processing/ZCOREPARTITIONING/MODELGEN
  75     elapsed:0.4 s   user:0.13 s    system:0.2 s     %cpu:333.33       load:0.33       fm:185419 m     vm:1479 m       vm:+4 m      um:300 m       um:+3 m zCoreBuild/clustering/Pre-split_processing/ZCOREPARTITIONING/Build_Route_Table
  76     elapsed:0.3 s    user:0.1 s    system:0.1 s      %cpu:79.21       load:0.33       fm:185419 m     vm:1479 m       vm:+0 m      um:300 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/ZCOREPARTITIONING/Partitioner
  76    elapsed:0.13 s   user:0.18 s    system:0.4 s     %cpu:172.21       load:0.33       fm:185419 m     vm:1479 m     vm:+773 m      um:300 m      um:+10 m zCoreBuild/clustering/Pre-split_processing/ZCOREPARTITIONING
  77     elapsed:0.1 s      user:0 s    system:0.1 s      %cpu:59.70       load:0.33       fm:185417 m     vm:1480 m       vm:+0 m      um:302 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_proc._memories
  78       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185417 m     vm:1480 m       vm:+0 m      um:302 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Inter-zcore_protection
  80       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185417 m     vm:1480 m       vm:+0 m      um:302 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Localize_zViews/LOC_ZVIEW_DEFMAP_CREATE
  80     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185417 m     vm:1482 m       vm:+2 m      um:302 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Localize_zViews
  81       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1600.00       load:0.33       fm:185417 m     vm:1482 m       vm:+0 m      um:302 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Data_localization
  84       elapsed:0 s      user:0 s    system:0.3 s    %cpu:1333.33       load:0.33       fm:185417 m     vm:1483 m       vm:+1 m      um:303 m       um:+1 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/advanced_localize_clock/Instantiate_NPCK_zvu_synchro_db
  85       elapsed:0 s    user:0.1 s      system:0 s     %cpu:800.00       load:0.33       fm:185417 m     vm:1483 m       vm:+0 m      um:303 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/advanced_localize_clock/createClockConeInfos
  86       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185417 m     vm:1483 m       vm:+0 m      um:303 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/advanced_localize_clock/Partial_uniquify
  87       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/advanced_localize_clock/Advanced_localize_clock_process
  87     elapsed:0.2 s    user:0.3 s    system:0.5 s     %cpu:363.64       load:0.33       fm:185416 m     vm:1484 m       vm:+2 m      um:304 m       um:+2 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/advanced_localize_clock
  90       elapsed:0 s      user:0 s    system:0.1 s    %cpu:4000.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/Remove_unused_logic/LO/BUILD_WB
  91       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1500.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/Remove_unused_logic/LO/TRACE_TFI
  92       elapsed:0 s    user:0.3 s    system:0.1 s    %cpu:1230.77       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/Remove_unused_logic/LO/SIMPLIFY
  92       elapsed:0 s    user:0.6 s    system:0.3 s    %cpu:1440.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/Remove_unused_logic/LO
  92       elapsed:0 s    user:0.6 s    system:0.3 s    %cpu:1333.33       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing/Remove_unused_logic
  92    elapsed:0.15 s   user:0.20 s    system:0.8 s     %cpu:190.48       load:0.33       fm:185416 m     vm:1484 m       vm:+2 m      um:304 m       um:+2 m zCoreBuild/clustering/Pre-split_processing/Pre-split_clock_processing
  93       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/PowerDB_splitProcess
  94       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/Pre-split_processing/Pre-split_inter-fpga_tristate_processing.
  94       elapsed:4 s      user:4 s   system:0.27 s     %cpu:111.09       load:0.33       fm:185416 m     vm:1484 m     vm:+861 m      um:304 m      um:+79 m zCoreBuild/clustering/Pre-split_processing
  95       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185416 m     vm:1484 m       vm:+0 m      um:304 m       um:+0 m zCoreBuild/clustering/system_defmapping_translation
  98       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Prepare_SplitDB
 100       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_instance_copy.
 101       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_connection_copy.
 103       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_cleanup./Zcore_interface_simplification.
 104       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_cleanup./Legalization_of_ports'_direction.
 105       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_cleanup./Driver_replication.
 105       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution/Split_cleanup.
 105       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Split_execution
 106       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split/Post_split_SplitDB_processing
 106       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Split
 108       elapsed:0 s      user:0 s    system:0.1 s    %cpu:4000.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Constant_localization/Constant_Localization
 108       elapsed:0 s      user:0 s    system:0.1 s    %cpu:4000.00       load:0.33       fm:185412 m     vm:1488 m       vm:+0 m      um:308 m       um:+0 m zCoreBuild/clustering/Splitting/Constant_localization
 109     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:74.07       load:0.33       fm:185408 m     vm:1491 m       vm:+3 m      um:312 m       um:+4 m zCoreBuild/clustering/Splitting/XFE_DB_update
 109     elapsed:0.2 s    user:0.2 s    system:0.1 s     %cpu:133.33       load:0.33       fm:185408 m     vm:1491 m       vm:+3 m      um:312 m       um:+4 m zCoreBuild/clustering/Splitting
 111       elapsed:0 s    user:0.1 s      system:0 s     %cpu:250.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/post_split_interco_split
 112     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/ICE_connection
 113       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/OPTIMIZE_INTER-FPGA_LACES
 114       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_primary_clock_processing
 117       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/LO/BUILD_WB
 118       elapsed:0 s    user:0.2 s      system:0 s     %cpu:571.43       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/LO/TRACE_TFI
 119     elapsed:0.1 s    user:0.2 s    system:0.2 s    %cpu:1230.77       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/LO/SIMPLIFY
 119     elapsed:0.1 s    user:0.5 s    system:0.4 s    %cpu:1058.82       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/LO
 120       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/Instantiate_NPCK_zvu_synchro_db
 121     elapsed:0.1 s    user:0.2 s      system:0 s    %cpu:1600.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing/Instantiate_NPCK_zvu_synchro_db
 121     elapsed:0.4 s    user:0.9 s    system:0.6 s     %cpu:387.10       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_clock_processing
 122       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Post-split_remap_linked_gates
 123       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Pre-split_implement_zebu_blackbox_protectors.
 126       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_timing_analysis/zTune_monitor_processing
 127       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:312 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_timing_analysis/Trigger_instantiation
 127     elapsed:0.1 s    user:0.1 s    system:0.2 s     %cpu:222.22       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+1 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_timing_analysis
 130       elapsed:0 s    user:0.2 s    system:0.1 s    %cpu:4000.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_manipulation/POST-SPLIT_CLOCK_PROCESS/Instantiate_NPCK_zvu_synchro_db
 130     elapsed:0.2 s    user:0.2 s    system:0.3 s     %cpu:344.83       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_manipulation/POST-SPLIT_CLOCK_PROCESS
 130     elapsed:0.2 s    user:0.2 s    system:0.3 s     %cpu:250.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_manipulation
 132       elapsed:0 s    user:0.1 s      system:0 s     %cpu:800.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Memory_reconnection./Memory_blackbox_handling.
 132       elapsed:0 s    user:0.1 s      system:0 s     %cpu:444.44       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Memory_reconnection.
 133       elapsed:0 s      user:0 s    system:0.2 s    %cpu:2000.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Compute_hier_wires_upfront
 135       elapsed:0 s    user:0.1 s      system:0 s    %cpu:4000.00       load:0.33       fm:185408 m     vm:1491 m       vm:+0 m      um:313 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post_manipulation_timing_analysis/Compute_hier_wires_upfront
 135     elapsed:0.7 s    user:0.6 s    system:0.2 s     %cpu:114.70       load:0.33       fm:185408 m     vm:1492 m       vm:+1 m      um:314 m       um:+1 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post_manipulation_timing_analysis
 136    elapsed:0.95 s   user:0.87 s    system:0.6 s      %cpu:98.31       load:0.33       fm:185249 m     vm:1650 m     vm:+158 m      um:471 m     um:+157 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_instr._mem.
 138       elapsed:0 s    user:0.3 s      system:0 s    %cpu:2000.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:471 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror/Instantiate_NPCK_zvu_synchro_db
 139       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1333.33       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror/Instantiate_NPCK_zvu_synchro_db
 140       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror/FillDB
 141       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror/Partial_uniquify
 142       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror/Batch_reconnection
 142     elapsed:0.1 s    user:0.7 s    system:0.1 s     %cpu:727.27       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+1 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_handle_list_mod_mirror
 144       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Mult-remapping
 147       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0/U0_M0_F0_(mirror_modules_handling)
 148       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0/Remove_trigger_Bbox
 149       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0/U0_M0_F0_(mult-and_handling)
 150       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0/U0_M0_F0_(zview_aliases)
 151       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0/U0_M0_F0_(bufg_routing)
 151       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping/post-split_techmapping_on_fpga_U0_M0_F0
 151       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap/Per-fpga_post-split_techmapping
 151       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION/Post-split_techmap
 151       elapsed:1 s      user:1 s   system:0.16 s     %cpu:114.34       load:0.33       fm:185249 m     vm:1650 m     vm:+159 m      um:472 m     um:+160 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_MANIPULATION
 152       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Compute_hier_wires_upfront
 153       elapsed:0 s    user:0.1 s      system:0 s    %cpu:4000.00       load:0.33       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/Compute_hier_wires_upfront
 155       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_CHECK_RESOURCES/Compute_hier_wires_upfront
 156       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_CHECK_RESOURCES/Compute_hier_wires_upfront
 156     elapsed:0.3 s    user:0.5 s    system:0.2 s     %cpu:350.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/clustering/Post-split_processing/POST-SPLIT_CHECK_RESOURCES
 156       elapsed:1 s      user:1 s   system:0.27 s     %cpu:130.28       load:0.38       fm:185249 m     vm:1650 m     vm:+159 m      um:472 m     um:+160 m zCoreBuild/clustering/Post-split_processing
 156       elapsed:5 s      user:5 s   system:0.55 s     %cpu:115.29       load:0.38       fm:185249 m     vm:1650 m    vm:+1027 m      um:472 m     um:+247 m zCoreBuild/clustering
 158     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/post-clustering_flow./post_split_interco
 161       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation/Netlist_signature_generation
 161     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185249 m     vm:1650 m       vm:+0 m      um:472 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation
 163       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185248 m     vm:1652 m       vm:+0 m      um:473 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation/Netlist_signature_generation
 163     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.38       fm:185248 m     vm:1652 m       vm:+0 m      um:473 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation
 164     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:90.91       load:0.38       fm:185245 m     vm:1654 m       vm:+0 m      um:476 m       um:+1 m zCoreBuild/post-clustering_flow./dumping/Multiquify_and_signature_generation
 165       elapsed:0 s    user:0.1 s      system:0 s    %cpu:4000.00       load:0.38       fm:185245 m     vm:1654 m       vm:+0 m      um:476 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Compute_hier_wires_upfront
 167       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:0.38       fm:185245 m     vm:1654 m       vm:+0 m      um:476 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation/Netlist_signature_generation
 167     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:117.65       load:0.38       fm:185245 m     vm:1654 m       vm:+0 m      um:476 m       um:+0 m zCoreBuild/post-clustering_flow./dumping/Signature_generation
 167    elapsed:0.13 s    user:0.6 s    system:0.3 s      %cpu:68.31       load:0.38       fm:185245 m     vm:1654 m       vm:+4 m      um:476 m       um:+4 m zCoreBuild/post-clustering_flow./dumping
 167    elapsed:0.18 s    user:0.7 s    system:0.3 s      %cpu:53.76       load:0.38       fm:185245 m     vm:1654 m       vm:+4 m      um:476 m       um:+4 m zCoreBuild/post-clustering_flow.
 167       elapsed:6 s      user:6 s   system:0.69 s     %cpu:101.07       load:0.38       fm:185245 m     vm:1654 m    vm:+1213 m      um:476 m     um:+351 m zCoreBuild
</pre>
<a name="K18." id="K18."></a>
<h4><a href="#">18.BlackBox instance path report
</a></h4>
<pre>
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.zCompBufg_zcgen_w_zcg_zceiClock[0].zxlSysInst 
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.zCompBufg_zcgen_w_zcg_zceiClock[1].zxlSysInst 
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zgatezxlsys 
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.memory_base.zgatezxlsys 
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zgatezxlsys 
FPGA = U0_M0_F0, Module = ZXLSYS, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.memory_base.zgatezxlsys 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_check.clk_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.wclk_g_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.rclk_i_zmpostfix 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_check.sva_parity_error_sva_enable 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_9_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_9_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_8_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_8_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_7_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_7_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_6_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_6_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_5_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_5_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_4_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_4_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_3_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_3_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_2_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_2_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_1_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_1_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_0_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_rd_0_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_9_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_9_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_8_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_8_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_7_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_7_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_6_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_6_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_5_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_5_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_4_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_4_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_3_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_3_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_2_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_2_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_1_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_1_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_0_.val 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zforce_proba_wr_0_.en 
FPGA = U0_M0_F0, Module = zebu_bb_wb_reg, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_check.sva_parity_error_sva_enable 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.zview__I_vcs_cdx_s_rw_topu_stb_clk1 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.zview__I_vcs_cdx_s_rw_topu_stb_clk0 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_check.zsva_trigger_sva_parity_error.zview_and_0 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_rstn 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[31] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[30] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[29] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[28] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[27] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[26] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[25] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[24] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[23] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[22] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[21] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[20] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[19] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[18] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[17] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[16] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[15] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[14] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[13] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[12] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[11] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[10] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[9] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[8] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[7] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[6] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[5] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[4] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[3] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[2] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[1] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_in[0] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[31] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[30] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[29] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[28] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[27] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[26] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[25] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[24] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[23] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[22] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[21] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[20] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[19] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[18] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[17] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[16] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[15] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[14] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[13] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[12] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[11] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[10] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[9] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[8] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[7] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[6] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[5] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[4] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[3] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[2] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[1] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zview_cnt_error_out[0] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[9] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[8] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[7] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[6] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[5] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[4] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[3] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[2] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[1] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u0_proba.zview_level[0] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_0 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_1 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_2 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_3 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_4 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_5 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_6 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zview_r0addr_reg_in_7 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[9] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[8] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[7] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[6] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[5] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[4] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[3] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[2] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[1] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u1_proba.zview_level[0] 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_0 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_1 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_2 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_3 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_4 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_5 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_6 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_7 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0di_reg_in_8 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_0 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_1 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_2 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_3 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_4 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_5 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_6 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0addr_reg_in_7 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zview_w0we_reg_in 
FPGA = U0_M0_F0, Module = zview, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_check.zsva_trigger_sva_parity_error.zview_and_0 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.zfwc_ip__I_vcs_cdx_s_rw_topu_stb_clk0_0 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.zfwc_ip__I_vcs_cdx_s_rw_topu_stb_clk0 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.zfwc_ip__I_vcs_cdx_s_rw_topu_stb_clk1_0 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.zfwc_ip__I_vcs_cdx_s_rw_topu_stb_clk1 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.zforce_rstn.zfwc_ip_VAL_sync 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_check.zfwc_ip_monitor 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[7] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[6] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[5] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[4] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[3] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[2] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_qa_o[1] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_ef 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_ff 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_hff 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[7] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[6] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[5] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[4] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[3] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[2] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[1] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_q[0] 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.zfwc_ip_zfast_qkv3b1xnokn91 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zfwc_ip_we 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zfwc_ip_re 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD7_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD6_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD5_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD4_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD3_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD2_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD1_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zfwc_ip_r0_dout_FD0_out 
FPGA = U0_M0_F0, Module = zfwc_hs_1, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_check.zfwc_ip_monitor 
FPGA = U0_M0_F0, Module = zfwc_hs_48, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zfwc_ip_monitor_0 
FPGA = U0_M0_F0, Module = zfwc_hs_48, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.zfwc_ip_monitor 
FPGA = U0_M0_F0, Module = zfwc_hs_4, Instance Path = U0_M0_F0.U0_M0_F0_core.u_dut.u_fifo.u_fifo_usage_spy.zfwc_ip_monitor 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.wire_sysFreq_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.memory_base.wire_sysFreq_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.wire_sysFreq_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.memory_base.wire_sysFreq_zmpostfix 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_clk, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_clk_r0clk 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_clk, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_clk_w0clk 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_7 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_6 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_5 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_4 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_3 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_2 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_1 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di_0 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_di, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_di 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_6 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_5 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_4 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_3 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_2 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_1 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr_0 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_addr 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_6 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_5 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_4 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_3 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_2 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_1 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr_0 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_addr, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_addr 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_we, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_ram.mem.zebu_bb_zmem_we 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_7 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_6 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_5 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_4 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_3 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_2 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_1 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do_0 
FPGA = U0_M0_F0, Module = zebu_bb_zmem_do, Instance Path = U0_M0_F0.U0_M0_F0_core.u_stb.u_rom.mem.zebu_bb_zmem_do 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.zcg_filterClock_zmpostfix 
FPGA = U0_M0_F0, Module = zmark, Instance Path = U0_M0_F0.U0_M0_F0_core.top\.zsva_zcg_compositeClock_3024096155570765266_zmpostfix 
</pre>
</div>
</body>
</html>
