# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_Platform.srcs/sources_1/new/capacity_controller.vhd" \
"../../../../Test_Platform.srcs/sources_1/new/DATA_SPLITTER.vhd" \
"../../../../Test_Platform.srcs/sources_1/new/FIFO_R_CT.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ipshared/5919/src/SDDR_ST.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_SDDR_ST_0_0/sim/FIFO_SDDR_ST_0_0.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_capacity_controller_0_0/sim/FIFO_capacity_controller_0_0.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_DATA_SPLITTER_0_0/sim/FIFO_DATA_SPLITTER_0_0.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_FIFO_R_CT_0_0/sim/FIFO_FIFO_R_CT_0_0.vhd" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/sim/FIFO.vhd" \
"../../../../Test_Platform.srcs/sources_1/bd/FIFO/hdl/FIFO_wrapper.vhd" \
"../../../../Test_Platform.srcs/sim_1/new/FIFO_TEST_TB.vhd" \

# Do not sort compile order
nosort
