<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>About | Dhanasankar K</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>
  <!-- Navigation -->
  <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <li><a href="about.html" class="active">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <!-- Main Content -->
  <main>
  <section class="about-section">
    <h2>About Me</h2>
    
    <img src="your-photo.jpg" alt="Dhanasankar Photo" class="about-photo" />

    <div class="about-text">
      <p>Hi, I'm <span class="highlight">Dhanasankar K</span>, a <span class="highlight">2025 B.E. Electronics and Communication Engineering</span> graduate with a strong passion for building hardware-level digital systems using <span class="highlight">Verilog</span>, <span class="highlight">FPGA</span>, and <span class="highlight">RTL design</span>. I have a solid foundation in digital electronics and hands-on experience with simulation tools. I love solving real-world design challenges at the bit level.</p>

      <p>I'm currently pursuing <span class="highlight">Design Verification training</span> at <span class="highlight">Silicon Craft VLSI Training & Research Institute, Chennai</span>, where I’m enhancing my skills in <span class="highlight">Verilog</span>, <span class="highlight">SystemVerilog</span>, and <span class="highlight">UVM</span> — currently focused on <span class="highlight">SystemVerilog</span> for functional verification.</p>

      <h3 class="highlight">Areas of Passion</h3>
      <ul>
        <li><span class="highlight">RTL Design</span> & Digital Logic</li>
        <li><span class="highlight">FPGA System Design</span> (Artix-7, DE2-70)</li>
        <li>Synthesis & Simulation (<span class="highlight">Vivado</span>, <span class="highlight">Icarus Verilog</span>)</li>
        <li>Protocol Implementation: <span class="highlight">UART</span>, <span class="highlight">SPI</span>, <span class="highlight">I2C</span>, <span class="highlight">APB</span></li>
        <li>Verification with <span class="highlight">SystemVerilog</span> & <span class="highlight">UVM</span></li>
      </ul>

      <h3 class="highlight">Strengths & Approach</h3>
      <p>I believe in <span class="highlight">precision</span>, <span class="highlight">optimization</span>, and <span class="highlight">learning by doing</span>. I'm detail-oriented, enjoy debugging, and always ready to take on digital design challenges that grow my skills and mindset.</p>

      <h3 class="highlight">What Makes Me Unique</h3>
      <ul>
        <li><span class="highlight">Ranked 1st on HDLBits</span> – all Verilog solutions shared on GitHub</li>
        <li>Created <span class="highlight">46+ FPGA-based image processing filters</span></li>
        <li>Built and verified complete <span class="highlight">FSM-based systems</span></li>
        <li>Internship experience in both <span class="highlight">Embedded Systems</span> and <span class="highlight">VLSI RTL Design</span></li>
        <li>Currently learning <span class="highlight">SystemVerilog</span> and <span class="highlight">UVM</span></li>
      </ul>

      <h3 class="highlight">Career Goal</h3>
      <blockquote>
        "My goal is to contribute to the semiconductor industry by designing reliable, high-performance hardware systems and eventually grow into a <span class='highlight'>Silicon Design Engineer</span>."
      </blockquote>
    </div>
  </section>
</main>


  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>
</body>
</html>
