Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicTest_isim_beh.exe -prj C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicTest_beh.prj work.ControlLogicTest 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicTest.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity UARTReceiverVHDL [uartreceivervhdl_default]
Compiling architecture behavior of entity controllogictest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicTest_isim_beh.exe
Fuse Memory Usage: 46404 KB
Fuse CPU Usage: 483 ms
