#! /home/yzy/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555567f790 .scope module, "tb_divider" "tb_divider" 2 3;
 .timescale -9 -12;
P_0x55555562d730 .param/l "CACHING" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x55555562d770 .param/l "INIT_VLD" 0 2 8, +C4<00000000000000000000000000000000>;
P_0x55555562d7b0 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0x5555556a1240_0 .var "clk", 0 0;
v0x5555556a1300_0 .var "dividend", 31 0;
v0x5555556a13d0_0 .var "divisor", 31 0;
v0x5555556a14d0_0 .net "quotient", 31 0, v0x5555556a04d0_0;  1 drivers
v0x5555556a15a0_0 .net "remainder", 31 0, L_0x5555556b3050;  1 drivers
v0x5555556a1640_0 .var "rst", 0 0;
v0x5555556a1710_0 .var "start", 0 0;
v0x5555556a17e0_0 .net "valid", 0 0, L_0x5555556629d0;  1 drivers
v0x5555556a18b0_0 .net "zeroErr", 0 0, v0x5555556a1060_0;  1 drivers
E_0x55555566fa40 .event anyedge, v0x5555556a0ee0_0;
S_0x55555562bd40 .scope module, "uut" "divider" 2 28, 3 14 0, S_0x55555567f790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "dividend";
    .port_info 4 /INPUT 32 "divisor";
    .port_info 5 /OUTPUT 32 "quotient";
    .port_info 6 /OUTPUT 32 "remainder";
    .port_info 7 /OUTPUT 1 "zeroErr";
    .port_info 8 /OUTPUT 1 "valid";
P_0x55555562dd10 .param/l "CACHING" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x55555562dd50 .param/l "CALC" 1 3 31, +C4<00000000000000000000000000000010>;
P_0x55555562dd90 .param/l "C_WIDTH" 1 3 41, +C4<000000000000000000000000000000110>;
P_0x55555562ddd0 .param/l "IDLE" 1 3 29, +C4<00000000000000000000000000000000>;
P_0x55555562de10 .param/l "INIT_VLD" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x55555562de50 .param/l "PREP" 1 3 30, +C4<00000000000000000000000000000001>;
P_0x55555562de90 .param/l "WIDTH" 0 3 15, +C4<00000000000000000000000000100000>;
L_0x555555659f60 .functor AND 1, L_0x5555556b2230, v0x5555556a1710_0, C4<1>, C4<1>;
L_0x7fcac4bf40f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55555567e6a0 .functor AND 1, L_0x7fcac4bf40f0, L_0x555555663b00, C4<1>, C4<1>;
L_0x55555567e8e0 .functor AND 1, L_0x555555659f60, L_0x5555556b2410, C4<1>, C4<1>;
L_0x55555567e950 .functor AND 1, L_0x5555556b2710, L_0x5555556b2980, C4<1>, C4<1>;
L_0x5555556b3050 .functor BUFZ 32, v0x5555556a0230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcac4bf40a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555569f110_0 .net/2u *"_ivl_0", 31 0, L_0x7fcac4bf40a8;  1 drivers
v0x55555569f210_0 .net *"_ivl_11", 0 0, L_0x55555567e6a0;  1 drivers
v0x55555569f2d0_0 .net *"_ivl_13", 0 0, L_0x5555556b2410;  1 drivers
L_0x7fcac4bf4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555569f3a0_0 .net/2u *"_ivl_16", 0 0, L_0x7fcac4bf4138;  1 drivers
v0x55555569f480_0 .net *"_ivl_18", 32 0, L_0x5555556b25f0;  1 drivers
v0x55555569f5b0_0 .net *"_ivl_20", 0 0, L_0x5555556b2710;  1 drivers
v0x55555569f670_0 .net *"_ivl_22", 31 0, L_0x5555556b2800;  1 drivers
L_0x7fcac4bf4180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555569f750_0 .net *"_ivl_25", 29 0, L_0x7fcac4bf4180;  1 drivers
L_0x7fcac4bf41c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55555569f830_0 .net/2u *"_ivl_26", 31 0, L_0x7fcac4bf41c8;  1 drivers
v0x55555569f910_0 .net *"_ivl_28", 0 0, L_0x5555556b2980;  1 drivers
v0x55555569f9d0_0 .net *"_ivl_32", 32 0, L_0x5555556b2b90;  1 drivers
L_0x7fcac4bf4210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555569fab0_0 .net *"_ivl_35", 0 0, L_0x7fcac4bf4210;  1 drivers
v0x55555569fb90_0 .net *"_ivl_36", 32 0, L_0x5555556b2e10;  1 drivers
v0x55555569fc70_0 .net *"_ivl_38", 31 0, L_0x5555556b2d20;  1 drivers
L_0x7fcac4bf4258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555569fd50_0 .net *"_ivl_40", 0 0, L_0x7fcac4bf4258;  1 drivers
v0x55555569fe30_0 .net *"_ivl_5", 0 0, L_0x5555556b2230;  1 drivers
v0x55555569fef0_0 .net *"_ivl_7", 0 0, L_0x555555659f60;  1 drivers
v0x55555569ffb0_0 .net/2u *"_ivl_8", 0 0, L_0x7fcac4bf40f0;  1 drivers
v0x5555556a0090_0 .net "clk", 0 0, v0x5555556a1240_0;  1 drivers
v0x5555556a0150_0 .net "dividend", 31 0, v0x5555556a1300_0;  1 drivers
v0x5555556a0230_0 .var "dividendOp", 31 0;
v0x5555556a0310_0 .net "divisor", 31 0, v0x5555556a13d0_0;  1 drivers
v0x5555556a03f0_0 .var "divisorOp", 32 0;
v0x5555556a04d0_0 .var "quotient", 31 0;
v0x5555556a05b0_0 .net "remainder", 31 0, L_0x5555556b3050;  alias, 1 drivers
v0x5555556a0690_0 .net "rst", 0 0, v0x5555556a1640_0;  1 drivers
v0x5555556a0750_0 .var "shiftCounter", 5 0;
v0x5555556a0830_0 .net "start", 0 0, v0x5555556a1710_0;  1 drivers
v0x5555556a08f0_0 .net "startCalculation", 0 0, L_0x55555567e8e0;  1 drivers
v0x5555556a09b0_0 .var "state", 1 0;
v0x5555556a0a90_0 .net "stopShift", 0 0, L_0x5555556b2f60;  1 drivers
v0x5555556a0b50_0 .net "subtract", 0 0, L_0x55555567e950;  1 drivers
v0x5555556a0c10_0 .net "useCache", 0 0, L_0x555555663b00;  1 drivers
v0x5555556a0ee0_0 .net "valid", 0 0, L_0x5555556629d0;  alias, 1 drivers
v0x5555556a0fa0_0 .net "zeroDivide", 0 0, L_0x5555556b2140;  1 drivers
v0x5555556a1060_0 .var "zeroErr", 0 0;
L_0x5555556b2140 .cmp/eq 32, v0x5555556a13d0_0, L_0x7fcac4bf40a8;
L_0x5555556b2230 .reduce/nor L_0x5555556b2140;
L_0x5555556b2410 .reduce/nor L_0x55555567e6a0;
L_0x5555556b25f0 .concat [ 32 1 0 0], v0x5555556a0230_0, L_0x7fcac4bf4138;
L_0x5555556b2710 .cmp/ge 33, L_0x5555556b25f0, v0x5555556a03f0_0;
L_0x5555556b2800 .concat [ 2 30 0 0], v0x5555556a09b0_0, L_0x7fcac4bf4180;
L_0x5555556b2980 .cmp/eq 32, L_0x5555556b2800, L_0x7fcac4bf41c8;
L_0x5555556b2b90 .concat [ 32 1 0 0], v0x5555556a0230_0, L_0x7fcac4bf4210;
L_0x5555556b2d20 .part v0x5555556a03f0_0, 0, 32;
L_0x5555556b2e10 .concat [ 1 32 0 0], L_0x7fcac4bf4258, L_0x5555556b2d20;
L_0x5555556b2f60 .cmp/gt 33, L_0x5555556b2e10, L_0x5555556b2b90;
S_0x55555566a200 .scope generate, "genblk1" "genblk1" 3 63, 3 63 0, S_0x55555562bd40;
 .timescale -9 -12;
L_0x555555661f30 .functor AND 1, v0x55555567eae0_0, L_0x5555556a1980, C4<1>, C4<1>;
L_0x5555556629d0 .functor AND 1, L_0x555555661f30, L_0x5555556b1c60, C4<1>, C4<1>;
v0x5555556619a0_0 .net *"_ivl_1", 0 0, L_0x5555556a1980;  1 drivers
v0x555555662040_0 .net *"_ivl_10", 0 0, L_0x5555556b1c60;  1 drivers
v0x555555662ae0_0 .net *"_ivl_3", 0 0, L_0x555555661f30;  1 drivers
v0x55555567ca10_0 .net *"_ivl_4", 31 0, L_0x5555556a1ad0;  1 drivers
L_0x7fcac4bf4018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555565a070_0 .net *"_ivl_7", 29 0, L_0x7fcac4bf4018;  1 drivers
L_0x7fcac4bf4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555567ea40_0 .net/2u *"_ivl_8", 31 0, L_0x7fcac4bf4060;  1 drivers
v0x55555567eae0_0 .var "valid_en", 0 0;
E_0x55555566ca30 .event posedge, v0x5555556a0090_0;
L_0x5555556a1980 .reduce/nor v0x5555556a1710_0;
L_0x5555556a1ad0 .concat [ 2 30 0 0], v0x5555556a09b0_0, L_0x7fcac4bf4018;
L_0x5555556b1c60 .cmp/eq 32, L_0x5555556a1ad0, L_0x7fcac4bf4060;
S_0x55555569ebf0 .scope generate, "genblk2" "genblk2" 3 126, 3 126 0, S_0x55555562bd40;
 .timescale -9 -12;
L_0x555555663b00 .functor AND 1, L_0x5555556b1ec0, L_0x5555556b1fb0, C4<1>, C4<1>;
v0x55555569edf0_0 .net *"_ivl_0", 0 0, L_0x5555556b1ec0;  1 drivers
v0x55555569eeb0_0 .net *"_ivl_2", 0 0, L_0x5555556b1fb0;  1 drivers
v0x55555569ef70_0 .var "dividend_cached", 31 0;
v0x55555569f030_0 .var "divisor_cached", 31 0;
L_0x5555556b1ec0 .cmp/eq 32, v0x5555556a1300_0, v0x55555569ef70_0;
L_0x5555556b1fb0 .cmp/eq 32, v0x5555556a13d0_0, v0x55555569f030_0;
    .scope S_0x55555566a200;
T_0 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555567eae0_0, 0;
T_0.0 ;
    %load/vec4 v0x55555567eae0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x5555556a0830_0;
    %or;
T_0.2;
    %assign/vec4 v0x55555567eae0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555569ebf0;
T_1 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555569ef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555569f030_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5555556a08f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5555556a0150_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55555569ef70_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x55555569ef70_0, 0;
    %load/vec4 v0x5555556a08f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %load/vec4 v0x5555556a0310_0;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %load/vec4 v0x55555569f030_0;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v0x55555569f030_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55555562bd40;
T_2 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555556a0750_0, 0;
T_2.0 ;
    %load/vec4 v0x5555556a09b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5555556a0750_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555556a0750_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5555556a0750_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x5555556a0750_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555562bd40;
T_3 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555556a1060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555556a0830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5555556a0fa0_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x5555556a1060_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x5555556a1060_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555562bd40;
T_4 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5555556a0310_0;
    %pad/u 33;
    %assign/vec4 v0x5555556a03f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555556a09b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5555556a03f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5555556a03f0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5555556a03f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5555556a03f0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55555562bd40;
T_5 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5555556a0150_0;
    %assign/vec4 v0x5555556a0230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555556a0b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5555556a0230_0;
    %pad/u 33;
    %load/vec4 v0x5555556a03f0_0;
    %sub;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5555556a0230_0;
    %pad/u 33;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/u 32;
    %assign/vec4 v0x5555556a0230_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555562bd40;
T_6 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555556a04d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x5555556a04d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5555556a0b50_0;
    %pad/u 32;
    %or;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5555556a04d0_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0x5555556a04d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55555562bd40;
T_7 ;
    %wait E_0x55555566ca30;
    %load/vec4 v0x5555556a0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555556a09b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555556a09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5555556a08f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/u 2;
    %assign/vec4 v0x5555556a09b0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5555556a0a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/u 2;
    %assign/vec4 v0x5555556a09b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5555556a0750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x5555556a09b0_0;
    %pad/u 32;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/u 2;
    %assign/vec4 v0x5555556a09b0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555567f790;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555556a1240_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5555556a1240_0;
    %inv;
    %store/vec4 v0x5555556a1240_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55555567f790;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555556a1640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555556a1710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555556a1300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555556a13d0_0, 0, 32;
    %vpi_call 2 53 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555567f790 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555556a1640_0, 0, 1;
    %pushi/vec4 268435457, 0, 32;
    %store/vec4 v0x5555556a1300_0, 0, 32;
    %pushi/vec4 536870913, 0, 32;
    %store/vec4 v0x5555556a13d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555556a1710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555556a1710_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x5555556a17e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0x55555566fa40;
    %jmp T_9.0;
T_9.1 ;
    %delay 200000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55555567f790;
T_10 ;
    %vpi_call 2 77 "$monitor", "Time=%0t, rst=%b, start=%b, dividend=%h, divisor=%h, quotient=%h, remainder=%h, zeroErr=%b, valid=%b", $time, v0x5555556a1640_0, v0x5555556a1710_0, v0x5555556a1300_0, v0x5555556a13d0_0, v0x5555556a14d0_0, v0x5555556a15a0_0, v0x5555556a18b0_0, v0x5555556a17e0_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "suoglu_tb.v";
    "suoglu_div.v";
