# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vivado_7.srcs/sources_1/new/ALU.v" \
"../../../../vivado_7.srcs/sources_1/new/REGS.v" \
"../../../../vivado_7.srcs/sources_1/new/REGS_ALU.v" \
"../../../../vivado_7.srcs/sources_1/new/output_val.v" \
"../../../../vivado_7.srcs/sim_1/new/REGS_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
