module fpga_1219(
    input   [3:0]  DIP,
    output reg [3:0] LED,
    input PB,
	 input clk,
	 input rst
    );
	 reg temp=100000000;
	 reg order;
	 reg okay=0;
	
	 reg[32:0] cnt;
	 reg state=4'b0000; 
	 always@(posedge clk)begin
	 if(PB==0)begin
	   ok=1; 
	 end
	 
	 if(state!=DIP)
	 begin	
		if(cnt==50000000 && order==0 )
		begin
			LED[0]==0;
		end
		else if(cnt==50000000 && order==1)
		begin
			LED[2]==0;
		end
		else if(cnt==100000000 && order==0)
		begin
			LED[1]==0;
		end
		else if(cnt==100000000 && order==1)
		begin
			LED[3]==0;
		end
		else if(cnt==(temp+50000000))
		begin
			temp=temp+50000000;
		end
		cnt=cnt+1;
	 end
	 else if(state==DIP)
	 begin
	 cnt==0;
	 order=order+1;
	 end
	 
	 end

endmodule
