//! **************************************************************************
// Written by: Map P.68d on Sat Jul 12 00:21:26 2014
//! **************************************************************************

SCHEMATIC START;
CONFIG DCI_CASCADE = "22,12";
COMP "GMII_RESET_B" LOCATE = SITE "J14" LEVEL 1;
COMP "RESET" LOCATE = SITE "E9" LEVEL 1;
COMP "GMII_RX_ER_0" LOCATE = SITE "E33" LEVEL 1;
COMP "GMII_RX_DV_0" LOCATE = SITE "E32" LEVEL 1;
COMP "GMII_TX_EN_0" LOCATE = SITE "AJ10" LEVEL 1;
COMP "GMII_TX_ER_0" LOCATE = SITE "AJ9" LEVEL 1;
COMP "sysACE_CLK" LOCATE = SITE "AH17" LEVEL 1;
COMP "sysACE_MPADD<0>" LOCATE = SITE "G5" LEVEL 1;
COMP "sysACE_MPADD<1>" LOCATE = SITE "N7" LEVEL 1;
COMP "sysACE_MPADD<2>" LOCATE = SITE "N5" LEVEL 1;
COMP "sysACE_MPADD<3>" LOCATE = SITE "P5" LEVEL 1;
COMP "sysACE_MPADD<4>" LOCATE = SITE "R6" LEVEL 1;
COMP "sysACE_MPADD<5>" LOCATE = SITE "M6" LEVEL 1;
COMP "sysACE_MPADD<6>" LOCATE = SITE "L6" LEVEL 1;
COMP "LED<0>" LOCATE = SITE "AE24" LEVEL 1;
COMP "LED<1>" LOCATE = SITE "AD24" LEVEL 1;
COMP "LED<2>" LOCATE = SITE "AD25" LEVEL 1;
COMP "LED<3>" LOCATE = SITE "G16" LEVEL 1;
COMP "LED<4>" LOCATE = SITE "AD26" LEVEL 1;
COMP "LED<5>" LOCATE = SITE "G15" LEVEL 1;
COMP "LED<6>" LOCATE = SITE "L18" LEVEL 1;
COMP "LED<7>" LOCATE = SITE "H18" LEVEL 1;
COMP "GMII_RXD_0<0>" LOCATE = SITE "A33" LEVEL 1;
COMP "GMII_RXD_0<1>" LOCATE = SITE "B33" LEVEL 1;
COMP "GMII_RXD_0<2>" LOCATE = SITE "C33" LEVEL 1;
COMP "GMII_RXD_0<3>" LOCATE = SITE "C32" LEVEL 1;
COMP "GMII_RXD_0<4>" LOCATE = SITE "D32" LEVEL 1;
COMP "GMII_RXD_0<5>" LOCATE = SITE "C34" LEVEL 1;
COMP "GMII_RXD_0<6>" LOCATE = SITE "D34" LEVEL 1;
COMP "GMII_RXD_0<7>" LOCATE = SITE "F33" LEVEL 1;
COMP "GMII_TXD_0<0>" LOCATE = SITE "AF11" LEVEL 1;
COMP "GMII_TXD_0<1>" LOCATE = SITE "AE11" LEVEL 1;
COMP "GMII_TXD_0<2>" LOCATE = SITE "AH9" LEVEL 1;
COMP "GMII_TXD_0<3>" LOCATE = SITE "AH10" LEVEL 1;
COMP "GMII_TXD_0<4>" LOCATE = SITE "AG8" LEVEL 1;
COMP "GMII_TXD_0<5>" LOCATE = SITE "AH8" LEVEL 1;
COMP "GMII_TXD_0<6>" LOCATE = SITE "AG10" LEVEL 1;
COMP "GMII_TXD_0<7>" LOCATE = SITE "AG11" LEVEL 1;
COMP "GMII_RX_CLK_0" LOCATE = SITE "H17" LEVEL 1;
COMP "sysACE_MPCE" LOCATE = SITE "M5" LEVEL 1;
COMP "sysACE_MPOE" LOCATE = SITE "N8" LEVEL 1;
COMP "sysACE_MPWE" LOCATE = SITE "R9" LEVEL 1;
COMP "sysACE_MPDATA<10>" LOCATE = SITE "L4" LEVEL 1;
COMP "sysACE_MPDATA<11>" LOCATE = SITE "K6" LEVEL 1;
COMP "sysACE_MPDATA<12>" LOCATE = SITE "J5" LEVEL 1;
COMP "sysACE_MPDATA<13>" LOCATE = SITE "T6" LEVEL 1;
COMP "sysACE_MPDATA<14>" LOCATE = SITE "K7" LEVEL 1;
COMP "sysACE_MPDATA<15>" LOCATE = SITE "J6" LEVEL 1;
COMP "GMII_GTX_CLK_0" LOCATE = SITE "J16" LEVEL 1;
COMP "CLK_100" LOCATE = SITE "AH15" LEVEL 1;
COMP "sysACE_MPDATA<0>" LOCATE = SITE "P9" LEVEL 1;
COMP "sysACE_MPDATA<1>" LOCATE = SITE "T8" LEVEL 1;
COMP "sysACE_MPDATA<2>" LOCATE = SITE "J7" LEVEL 1;
COMP "sysACE_MPDATA<3>" LOCATE = SITE "H7" LEVEL 1;
COMP "sysACE_MPDATA<4>" LOCATE = SITE "R7" LEVEL 1;
COMP "sysACE_MPDATA<5>" LOCATE = SITE "U7" LEVEL 1;
COMP "sysACE_MPDATA<6>" LOCATE = SITE "P7" LEVEL 1;
COMP "sysACE_MPDATA<7>" LOCATE = SITE "P6" LEVEL 1;
COMP "sysACE_MPDATA<8>" LOCATE = SITE "R8" LEVEL 1;
COMP "sysACE_MPDATA<9>" LOCATE = SITE "L5" LEVEL 1;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
TIMEGRP clk_user_interface = BEL "sh/mp/done" BEL "sh/mp/mp_state" BEL
        "sh/mp/countWait_0" BEL "sh/mp/countWait_1" BEL "sh/mp/countWait_2"
        BEL "sh/mp/countWait_3" BEL "sh/mp/countWait_4" BEL
        "sh/challenge_ready" BEL "sh/regCount_0" BEL "sh/memCount_5" BEL
        "sh/memCount_4" BEL "sh/memCount_3" BEL "sh/memCount_2" BEL
        "sh/memCount_1" BEL "sh/memCount_0" BEL "sh/LED_0" BEL "sh/inputDone"
        BEL "sh/register32CmdReq" BEL "sh/paramCount" BEL
        "sh/outputMemoryWriteReq" BEL "sh/inputMemoryReadAdd_16" BEL
        "sh/inputMemoryReadAdd_15" BEL "sh/inputMemoryReadAdd_14" BEL
        "sh/inputMemoryReadAdd_13" BEL "sh/inputMemoryReadAdd_12" BEL
        "sh/inputMemoryReadAdd_11" BEL "sh/inputMemoryReadAdd_10" BEL
        "sh/inputMemoryReadAdd_9" BEL "sh/inputMemoryReadAdd_8" BEL
        "sh/inputMemoryReadAdd_7" BEL "sh/inputMemoryReadAdd_6" BEL
        "sh/inputMemoryReadAdd_5" BEL "sh/inputMemoryReadAdd_4" BEL
        "sh/inputMemoryReadAdd_3" BEL "sh/inputMemoryReadAdd_2" BEL
        "sh/inputMemoryReadAdd_1" BEL "sh/inputMemoryReadAdd_0" BEL
        "sh/outputMemoryWriteAdd_12" BEL "sh/outputMemoryWriteAdd_11" BEL
        "sh/outputMemoryWriteAdd_10" BEL "sh/outputMemoryWriteAdd_9" BEL
        "sh/outputMemoryWriteAdd_8" BEL "sh/outputMemoryWriteAdd_7" BEL
        "sh/outputMemoryWriteAdd_6" BEL "sh/outputMemoryWriteAdd_5" BEL
        "sh/outputMemoryWriteAdd_4" BEL "sh/outputMemoryWriteAdd_3" BEL
        "sh/outputMemoryWriteAdd_2" BEL "sh/outputMemoryWriteAdd_1" BEL
        "sh/outputMemoryWriteAdd_0" BEL "sh/inputMemoryReadReq" BEL
        "sh/register32Address_7" BEL "sh/register32Address_6" BEL
        "sh/register32Address_5" BEL "sh/register32Address_4" BEL
        "sh/register32Address_3" BEL "sh/register32Address_2" BEL
        "sh/register32Address_1" BEL "sh/register32Address_0" BEL
        "sh/currState_2" BEL "sh/currState_1" BEL "sh/currState_0" BEL
        "sh/userRunClear" BEL "E2M/EC/resetUserClockDomain" BEL
        "E2M/EC/userRunClearToggle" BEL "E2M/EC/userRunClearHistory" BEL
        "E2M/EC/userLogicReset" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_0" BEL
        "E2M/EC/register32ReadDataValid" BEL
        "E2M/EC/softResetToggleUserSide_0" BEL
        "E2M/EC/softResetToggleUserSide_1" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_0" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_1" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_1" BEL
        "E2M/EC/tx_max_output_address_0" BEL "E2M/EC/tx_max_output_address_1"
        BEL "E2M/EC/tx_max_output_address_2" BEL
        "E2M/EC/tx_max_output_address_3" BEL "E2M/EC/tx_max_output_address_4"
        BEL "E2M/EC/tx_max_output_address_5" BEL
        "E2M/EC/tx_max_output_address_6" BEL "E2M/EC/tx_max_output_address_7"
        BEL "E2M/EC/tx_max_output_address_8" BEL
        "E2M/EC/tx_max_output_address_9" BEL "E2M/EC/tx_max_output_address_10"
        BEL "E2M/EC/tx_max_output_address_11" BEL
        "E2M/EC/tx_max_output_address_12" BEL "E2M/EC/userRunRegisterUserSide"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>";
PIN E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<19> = BEL
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac" PINNAME
        CLIENTEMAC0TXCLIENTCLKIN;
PIN E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<216> =
        BEL "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac"
        PINNAME PHYEMAC0GTXCLK;
PIN E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<253> =
        BEL "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac"
        PINNAME PHYEMAC0TXGMIIMIICLKIN;
PIN E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<61> = BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst" PINNAME RDCLK;
PIN E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<63> = BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst" PINNAME RDRCLK;
PIN E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<73> = BEL
        "E2M/EC/EthToSysACEFifo/FIFO18_inst" PINNAME WRCLK;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<31> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l" PINNAME CLKBU;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<109> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l" PINNAME
        REGCLKBU;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<33> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u" PINNAME CLKBL;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<111> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u" PINNAME
        REGCLKBL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<24> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l" PINNAME CLKAL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<25> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l" PINNAME CLKBL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<57> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l" PINNAME
        REGCLKAL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<58> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l" PINNAME
        REGCLKBL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<24> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u" PINNAME CLKAL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<25> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u" PINNAME CLKBL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<57> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u" PINNAME
        REGCLKAL;
PIN E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<58> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u" PINNAME
        REGCLKBL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
TIMEGRP clk_125_eth = BEL "E2M/emac_ll/tx_pre_reset_0_i_0" BEL
        "E2M/emac_ll/tx_pre_reset_0_i_1" BEL "E2M/emac_ll/tx_pre_reset_0_i_2"
        BEL "E2M/emac_ll/tx_pre_reset_0_i_3" BEL
        "E2M/emac_ll/tx_pre_reset_0_i_4" BEL "E2M/emac_ll/tx_pre_reset_0_i_5"
        BEL "E2M/emac_ll/tx_reset_0_i" PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<19>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<216>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<253>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<19>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<216>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<253>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<19>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<216>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<253>"
        BEL "E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_7" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_6" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_5" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_4" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_3" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_2" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_1" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_0" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_16_count_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_16_count_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_16_count_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_16_count_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_expire"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_7"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_6"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_5"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_4"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_3"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_7"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_6"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_5"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_4"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_3"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_2"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_u_0"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_0"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_state_reg"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_bram" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_dec_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retransmit_frame"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_reg" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_0_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_transmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_valid" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_l_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_u_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_bram_u_reg" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_bram_u" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_eof" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_eof_n_int" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_sof_n" BEL
        "E2M/EC/rx_SA_reg_value_0" BEL "E2M/EC/rx_SA_reg_value_1" BEL
        "E2M/EC/rx_SA_reg_value_2" BEL "E2M/EC/rx_SA_reg_value_3" BEL
        "E2M/EC/rx_SA_reg_value_4" BEL "E2M/EC/rx_SA_reg_value_5" BEL
        "E2M/EC/rx_SA_reg_value_6" BEL "E2M/EC/rx_SA_reg_value_7" BEL
        "E2M/EC/rx_SA_reg_value_8" BEL "E2M/EC/rx_SA_reg_value_9" BEL
        "E2M/EC/rx_SA_reg_value_10" BEL "E2M/EC/rx_SA_reg_value_11" BEL
        "E2M/EC/rx_SA_reg_value_12" BEL "E2M/EC/rx_SA_reg_value_13" BEL
        "E2M/EC/rx_SA_reg_value_14" BEL "E2M/EC/rx_SA_reg_value_15" BEL
        "E2M/EC/resetControllerClockDomain" BEL
        "E2M/EC/userRunRegisterControllerSide" BEL
        "E2M/EC/userRunRegisterSetHistory" BEL
        "E2M/EC/userRunRegisterSetToggle" BEL "E2M/EC/softResetToggle" BEL
        "E2M/EC/tx_state_0" BEL "E2M/EC/tx_state_1" BEL "E2M/EC/tx_state_2"
        BEL "E2M/EC/rx_state_0" BEL "E2M/EC/rx_state_1" BEL
        "E2M/EC/rx_state_2" BEL "E2M/EC/rx_state_3" BEL "E2M/EC/rx_state_4"
        BEL "E2M/EC/rx_ll_dst_rdy_out" BEL "E2M/EC/tx_ll_src_rdy_out" BEL
        "E2M/EC/tx_ll_sof_out" BEL "E2M/EC/tx_ll_eof_out" BEL
        "E2M/EC/tx_readback_after_execute" BEL
        "E2M/EC/register32InternalWriteEnable" BEL
        "E2M/EC/executeAfterReceive" BEL "E2M/EC/softReset" BEL
        "E2M/EC/ethToFifoWrite" BEL "E2M/EC/fifoToEthRead" BEL
        "E2M/EC/rx_header_buffer_len_6" BEL "E2M/EC/resetMaxOutputAddress" BEL
        "E2M/EC/rx_header_buffer_len_7" BEL "E2M/EC/rx_header_buffer_len_5"
        BEL "E2M/EC/rx_header_buffer_len_4" BEL
        "E2M/EC/rx_header_buffer_len_1" BEL "E2M/EC/rx_header_buffer_len_3"
        BEL "E2M/EC/rx_header_buffer_len_2" BEL
        "E2M/EC/rx_header_buffer_len_0" BEL "E2M/EC/rx_header_counter_0" BEL
        "E2M/EC/rx_header_counter_1" BEL "E2M/EC/rx_header_counter_2" BEL
        "E2M/EC/rx_header_counter_3" BEL "E2M/EC/tx_header_counter_0" BEL
        "E2M/EC/tx_header_counter_1" BEL "E2M/EC/tx_header_counter_2" BEL
        "E2M/EC/tx_header_counter_3" BEL "E2M/EC/tx_header_counter_4" BEL
        "E2M/EC/rx_error_status_0" BEL "E2M/EC/rx_error_status_1" BEL
        "E2M/EC/rx_error_status_2" BEL "E2M/EC/rx_error_status_3" BEL
        "E2M/EC/rx_error_status_4" BEL "E2M/EC/rx_error_status_5" BEL
        "E2M/EC/rx_error_status_6" BEL "E2M/EC/rx_command_counter_0" BEL
        "E2M/EC/rx_command_counter_1" BEL "E2M/EC/rx_command_counter_2" BEL
        "E2M/EC/tx_header_buffer_len_0" BEL "E2M/EC/tx_header_buffer_len_1"
        BEL "E2M/EC/tx_header_buffer_len_2" BEL
        "E2M/EC/tx_header_buffer_len_3" BEL "E2M/EC/tx_header_buffer_len_4"
        BEL "E2M/EC/tx_header_buffer_len_5" BEL
        "E2M/EC/tx_header_buffer_len_6" BEL "E2M/EC/tx_header_buffer_len_7"
        BEL "E2M/EC/tx_header_buffer_len_8" BEL
        "E2M/EC/tx_header_buffer_len_9" BEL "E2M/EC/tx_header_buffer_len_10"
        BEL "E2M/EC/tx_header_buffer_len_11" BEL
        "E2M/EC/tx_header_buffer_len_12" BEL "E2M/EC/tx_header_buffer_len_13"
        BEL "E2M/EC/tx_header_buffer_len_14" BEL
        "E2M/EC/tx_header_buffer_len_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_0" BEL
        "E2M/EC/tx_header_buffer_dest_add_1" BEL
        "E2M/EC/tx_header_buffer_dest_add_2" BEL
        "E2M/EC/tx_header_buffer_dest_add_3" BEL
        "E2M/EC/tx_header_buffer_dest_add_4" BEL
        "E2M/EC/tx_header_buffer_dest_add_5" BEL
        "E2M/EC/tx_header_buffer_dest_add_6" BEL
        "E2M/EC/tx_header_buffer_dest_add_7" BEL
        "E2M/EC/tx_header_buffer_dest_add_8" BEL
        "E2M/EC/tx_header_buffer_dest_add_9" BEL
        "E2M/EC/tx_header_buffer_dest_add_10" BEL
        "E2M/EC/tx_header_buffer_dest_add_11" BEL
        "E2M/EC/tx_header_buffer_dest_add_12" BEL
        "E2M/EC/tx_header_buffer_dest_add_13" BEL
        "E2M/EC/tx_header_buffer_dest_add_14" BEL
        "E2M/EC/tx_header_buffer_dest_add_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_16" BEL
        "E2M/EC/tx_header_buffer_dest_add_17" BEL
        "E2M/EC/tx_header_buffer_dest_add_18" BEL
        "E2M/EC/tx_header_buffer_dest_add_19" BEL
        "E2M/EC/tx_header_buffer_dest_add_20" BEL
        "E2M/EC/tx_header_buffer_dest_add_21" BEL
        "E2M/EC/tx_header_buffer_dest_add_22" BEL
        "E2M/EC/tx_header_buffer_dest_add_23" BEL
        "E2M/EC/tx_header_buffer_dest_add_24" BEL
        "E2M/EC/tx_header_buffer_dest_add_25" BEL
        "E2M/EC/tx_header_buffer_dest_add_26" BEL
        "E2M/EC/tx_header_buffer_dest_add_27" BEL
        "E2M/EC/tx_header_buffer_dest_add_28" BEL
        "E2M/EC/tx_header_buffer_dest_add_29" BEL
        "E2M/EC/tx_header_buffer_dest_add_30" BEL
        "E2M/EC/tx_header_buffer_dest_add_31" BEL
        "E2M/EC/tx_header_buffer_dest_add_32" BEL
        "E2M/EC/tx_header_buffer_dest_add_33" BEL
        "E2M/EC/tx_header_buffer_dest_add_34" BEL
        "E2M/EC/tx_header_buffer_dest_add_35" BEL
        "E2M/EC/tx_header_buffer_dest_add_36" BEL
        "E2M/EC/tx_header_buffer_dest_add_37" BEL
        "E2M/EC/tx_header_buffer_dest_add_38" BEL
        "E2M/EC/tx_header_buffer_dest_add_39" BEL
        "E2M/EC/tx_header_buffer_dest_add_40" BEL
        "E2M/EC/tx_header_buffer_dest_add_41" BEL
        "E2M/EC/tx_header_buffer_dest_add_42" BEL
        "E2M/EC/tx_header_buffer_dest_add_43" BEL
        "E2M/EC/tx_header_buffer_dest_add_44" BEL
        "E2M/EC/tx_header_buffer_dest_add_45" BEL
        "E2M/EC/tx_header_buffer_dest_add_46" BEL
        "E2M/EC/tx_header_buffer_dest_add_47" BEL
        "E2M/EC/tx_header_buffer_src_add_0" BEL
        "E2M/EC/tx_header_buffer_src_add_1" BEL
        "E2M/EC/tx_header_buffer_src_add_2" BEL
        "E2M/EC/tx_header_buffer_src_add_3" BEL
        "E2M/EC/tx_header_buffer_src_add_4" BEL
        "E2M/EC/tx_header_buffer_src_add_5" BEL
        "E2M/EC/tx_header_buffer_src_add_6" BEL
        "E2M/EC/tx_header_buffer_src_add_7" BEL
        "E2M/EC/tx_header_buffer_src_add_8" BEL
        "E2M/EC/tx_header_buffer_src_add_9" BEL
        "E2M/EC/tx_header_buffer_src_add_10" BEL
        "E2M/EC/tx_header_buffer_src_add_11" BEL
        "E2M/EC/tx_header_buffer_src_add_12" BEL
        "E2M/EC/tx_header_buffer_src_add_13" BEL
        "E2M/EC/tx_header_buffer_src_add_14" BEL
        "E2M/EC/tx_header_buffer_src_add_15" BEL
        "E2M/EC/tx_header_buffer_src_add_16" BEL
        "E2M/EC/tx_header_buffer_src_add_17" BEL
        "E2M/EC/tx_header_buffer_src_add_18" BEL
        "E2M/EC/tx_header_buffer_src_add_19" BEL
        "E2M/EC/tx_header_buffer_src_add_20" BEL
        "E2M/EC/tx_header_buffer_src_add_21" BEL
        "E2M/EC/tx_header_buffer_src_add_22" BEL
        "E2M/EC/tx_header_buffer_src_add_23" BEL
        "E2M/EC/tx_header_buffer_src_add_24" BEL
        "E2M/EC/tx_header_buffer_src_add_25" BEL
        "E2M/EC/tx_header_buffer_src_add_26" BEL
        "E2M/EC/tx_header_buffer_src_add_27" BEL
        "E2M/EC/tx_header_buffer_src_add_28" BEL
        "E2M/EC/tx_header_buffer_src_add_29" BEL
        "E2M/EC/tx_header_buffer_src_add_30" BEL
        "E2M/EC/tx_header_buffer_src_add_31" BEL
        "E2M/EC/tx_header_buffer_src_add_32" BEL
        "E2M/EC/tx_header_buffer_src_add_33" BEL
        "E2M/EC/tx_header_buffer_src_add_34" BEL
        "E2M/EC/tx_header_buffer_src_add_35" BEL
        "E2M/EC/tx_header_buffer_src_add_36" BEL
        "E2M/EC/tx_header_buffer_src_add_37" BEL
        "E2M/EC/tx_header_buffer_src_add_38" BEL
        "E2M/EC/tx_header_buffer_src_add_39" BEL
        "E2M/EC/tx_header_buffer_src_add_40" BEL
        "E2M/EC/tx_header_buffer_src_add_41" BEL
        "E2M/EC/tx_header_buffer_src_add_42" BEL
        "E2M/EC/tx_header_buffer_src_add_43" BEL
        "E2M/EC/tx_header_buffer_src_add_44" BEL
        "E2M/EC/tx_header_buffer_src_add_45" BEL
        "E2M/EC/tx_header_buffer_src_add_46" BEL
        "E2M/EC/tx_header_buffer_src_add_47" BEL "E2M/EC/tx_packet_payload_71"
        BEL "E2M/EC/tx_packet_payload_70" BEL "E2M/EC/tx_packet_payload_67"
        BEL "E2M/EC/tx_packet_payload_69" BEL "E2M/EC/tx_packet_payload_68"
        BEL "E2M/EC/tx_packet_payload_64" BEL "E2M/EC/tx_packet_payload_66"
        BEL "E2M/EC/tx_packet_payload_65" BEL "E2M/EC/tx_packet_payload_61"
        BEL "E2M/EC/tx_packet_payload_63" BEL "E2M/EC/tx_packet_payload_62"
        BEL "E2M/EC/tx_packet_payload_58" BEL "E2M/EC/tx_packet_payload_60"
        BEL "E2M/EC/tx_packet_payload_59" BEL "E2M/EC/tx_packet_payload_55"
        BEL "E2M/EC/tx_packet_payload_57" BEL "E2M/EC/tx_packet_payload_56"
        BEL "E2M/EC/tx_packet_payload_52" BEL "E2M/EC/tx_packet_payload_54"
        BEL "E2M/EC/tx_packet_payload_53" BEL "E2M/EC/tx_packet_payload_49"
        BEL "E2M/EC/tx_packet_payload_51" BEL "E2M/EC/tx_packet_payload_50"
        BEL "E2M/EC/tx_packet_payload_48" BEL "E2M/EC/tx_packet_payload_47"
        BEL "E2M/EC/tx_packet_payload_44" BEL "E2M/EC/tx_packet_payload_46"
        BEL "E2M/EC/tx_packet_payload_45" BEL "E2M/EC/tx_packet_payload_41"
        BEL "E2M/EC/tx_packet_payload_43" BEL "E2M/EC/tx_packet_payload_42"
        BEL "E2M/EC/tx_packet_payload_38" BEL "E2M/EC/tx_packet_payload_40"
        BEL "E2M/EC/tx_packet_payload_39" BEL "E2M/EC/tx_packet_payload_35"
        BEL "E2M/EC/tx_packet_payload_37" BEL "E2M/EC/tx_packet_payload_36"
        BEL "E2M/EC/tx_packet_payload_32" BEL "E2M/EC/tx_packet_payload_34"
        BEL "E2M/EC/tx_packet_payload_33" BEL "E2M/EC/tx_packet_payload_29"
        BEL "E2M/EC/tx_packet_payload_31" BEL "E2M/EC/tx_packet_payload_30"
        BEL "E2M/EC/tx_packet_payload_26" BEL "E2M/EC/tx_packet_payload_28"
        BEL "E2M/EC/tx_packet_payload_27" BEL "E2M/EC/tx_packet_payload_25"
        BEL "E2M/EC/tx_packet_payload_24" BEL "E2M/EC/tx_packet_payload_21"
        BEL "E2M/EC/tx_packet_payload_23" BEL "E2M/EC/tx_packet_payload_22"
        BEL "E2M/EC/tx_packet_payload_18" BEL "E2M/EC/tx_packet_payload_20"
        BEL "E2M/EC/tx_packet_payload_19" BEL "E2M/EC/tx_packet_payload_15"
        BEL "E2M/EC/tx_packet_payload_17" BEL "E2M/EC/tx_packet_payload_16"
        BEL "E2M/EC/tx_packet_payload_12" BEL "E2M/EC/tx_packet_payload_14"
        BEL "E2M/EC/tx_packet_payload_13" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_11" BEL "E2M/EC/tx_packet_payload_10" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_8" BEL
        "E2M/EC/tx_packet_payload_7" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_5" BEL "E2M/EC/tx_packet_payload_4" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/rx_mem_length_0" BEL "E2M/EC/rx_mem_length_1" BEL
        "E2M/EC/rx_mem_length_2" BEL "E2M/EC/rx_mem_length_3" BEL
        "E2M/EC/rx_mem_length_4" BEL "E2M/EC/rx_mem_length_5" BEL
        "E2M/EC/rx_mem_length_6" BEL "E2M/EC/rx_mem_length_7" BEL
        "E2M/EC/rx_mem_length_8" BEL "E2M/EC/rx_mem_length_9" BEL
        "E2M/EC/rx_mem_length_10" BEL "E2M/EC/rx_mem_length_11" BEL
        "E2M/EC/rx_mem_length_12" BEL "E2M/EC/rx_mem_length_13" BEL
        "E2M/EC/rx_mem_length_14" BEL "E2M/EC/rx_mem_length_15" BEL
        "E2M/EC/rx_mem_length_16" BEL "E2M/EC/rx_mem_length_17" BEL
        "E2M/EC/rx_mem_length_18" BEL "E2M/EC/rx_mem_length_19" BEL
        "E2M/EC/rx_mem_length_20" BEL "E2M/EC/rx_mem_length_21" BEL
        "E2M/EC/rx_mem_length_22" BEL "E2M/EC/rx_mem_length_23" BEL
        "E2M/EC/rx_mem_length_24" BEL "E2M/EC/rx_mem_length_25" BEL
        "E2M/EC/rx_mem_length_26" BEL "E2M/EC/rx_mem_length_27" BEL
        "E2M/EC/rx_mem_length_28" BEL "E2M/EC/rx_mem_length_29" BEL
        "E2M/EC/rx_mem_length_30" BEL "E2M/EC/rx_mem_length_31" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/rx_mem_address_0" BEL
        "E2M/EC/rx_mem_address_1" BEL "E2M/EC/rx_mem_address_2" BEL
        "E2M/EC/rx_mem_address_3" BEL "E2M/EC/rx_mem_address_4" BEL
        "E2M/EC/rx_mem_address_5" BEL "E2M/EC/rx_mem_address_6" BEL
        "E2M/EC/rx_mem_address_7" BEL "E2M/EC/rx_mem_address_8" BEL
        "E2M/EC/rx_mem_address_9" BEL "E2M/EC/rx_mem_address_10" BEL
        "E2M/EC/rx_mem_address_11" BEL "E2M/EC/rx_mem_address_12" BEL
        "E2M/EC/rx_mem_address_13" BEL "E2M/EC/rx_mem_address_14" BEL
        "E2M/EC/rx_mem_address_15" BEL "E2M/EC/rx_mem_address_16" BEL
        "E2M/EC/rx_mem_address_17" BEL "E2M/EC/rx_mem_address_18" BEL
        "E2M/EC/rx_mem_address_19" BEL "E2M/EC/rx_mem_address_20" BEL
        "E2M/EC/rx_mem_address_21" BEL "E2M/EC/rx_mem_address_22" BEL
        "E2M/EC/rx_mem_address_23" BEL "E2M/EC/rx_mem_address_24" BEL
        "E2M/EC/rx_mem_address_25" BEL "E2M/EC/rx_mem_address_26" BEL
        "E2M/EC/rx_mem_address_27" BEL "E2M/EC/rx_mem_address_28" BEL
        "E2M/EC/rx_mem_address_29" BEL "E2M/EC/rx_mem_address_30" BEL
        "E2M/EC/rx_mem_address_31" BEL "E2M/EC/tx_read_len_0" BEL
        "E2M/EC/tx_read_len_1" BEL "E2M/EC/tx_read_len_2" BEL
        "E2M/EC/tx_read_len_3" BEL "E2M/EC/tx_read_len_4" BEL
        "E2M/EC/tx_read_len_5" BEL "E2M/EC/tx_read_len_6" BEL
        "E2M/EC/tx_read_len_7" BEL "E2M/EC/tx_read_len_8" BEL
        "E2M/EC/tx_read_len_9" BEL "E2M/EC/tx_read_len_10" BEL
        "E2M/EC/tx_read_len_11" BEL "E2M/EC/tx_read_len_12" BEL
        "E2M/EC/tx_read_len_13" BEL "E2M/EC/tx_read_len_14" BEL
        "E2M/EC/tx_read_len_15" BEL "E2M/EC/tx_curr_mem_address_0" BEL
        "E2M/EC/tx_curr_mem_address_1" BEL "E2M/EC/tx_curr_mem_address_2" BEL
        "E2M/EC/tx_curr_mem_address_3" BEL "E2M/EC/tx_curr_mem_address_4" BEL
        "E2M/EC/tx_curr_mem_address_5" BEL "E2M/EC/tx_curr_mem_address_6" BEL
        "E2M/EC/tx_curr_mem_address_7" BEL "E2M/EC/tx_curr_mem_address_8" BEL
        "E2M/EC/tx_curr_mem_address_9" BEL "E2M/EC/tx_curr_mem_address_10" BEL
        "E2M/EC/tx_curr_mem_address_11" BEL "E2M/EC/tx_curr_mem_address_12"
        BEL "E2M/EC/tx_curr_mem_address_13" BEL
        "E2M/EC/tx_curr_mem_address_14" BEL "E2M/EC/tx_curr_mem_address_15"
        BEL "E2M/EC/tx_curr_mem_address_16" BEL
        "E2M/EC/tx_curr_mem_address_17" BEL "E2M/EC/tx_curr_mem_address_18"
        BEL "E2M/EC/tx_curr_mem_address_19" BEL
        "E2M/EC/tx_curr_mem_address_20" BEL "E2M/EC/tx_curr_mem_address_21"
        BEL "E2M/EC/tx_curr_mem_address_22" BEL
        "E2M/EC/tx_curr_mem_address_23" BEL "E2M/EC/tx_curr_mem_address_24"
        BEL "E2M/EC/tx_curr_mem_address_25" BEL
        "E2M/EC/tx_curr_mem_address_26" BEL "E2M/EC/tx_curr_mem_address_27"
        BEL "E2M/EC/tx_curr_mem_address_28" BEL
        "E2M/EC/tx_curr_mem_address_29" BEL "E2M/EC/tx_curr_mem_address_30"
        BEL "E2M/EC/tx_curr_mem_address_31" BEL "E2M/EC/tx_curr_bytes_left_0"
        BEL "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_2"
        BEL "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_4"
        BEL "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_6"
        BEL "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_8"
        BEL "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_10"
        BEL "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_12"
        BEL "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_14"
        BEL "E2M/EC/tx_curr_bytes_left_15" BEL "E2M/EC/tx_curr_bytes_left_16"
        BEL "E2M/EC/tx_curr_bytes_left_17" BEL "E2M/EC/tx_curr_bytes_left_18"
        BEL "E2M/EC/tx_curr_bytes_left_19" BEL "E2M/EC/tx_curr_bytes_left_20"
        BEL "E2M/EC/tx_curr_bytes_left_21" BEL "E2M/EC/tx_curr_bytes_left_22"
        BEL "E2M/EC/tx_curr_bytes_left_23" BEL "E2M/EC/tx_curr_bytes_left_24"
        BEL "E2M/EC/tx_curr_bytes_left_25" BEL "E2M/EC/tx_curr_bytes_left_26"
        BEL "E2M/EC/tx_curr_bytes_left_27" BEL "E2M/EC/tx_curr_bytes_left_28"
        BEL "E2M/EC/tx_curr_bytes_left_29" BEL "E2M/EC/tx_curr_bytes_left_30"
        BEL "E2M/EC/tx_curr_bytes_left_31" BEL "E2M/EC/tx_save_dest_add_0" BEL
        "E2M/EC/tx_save_dest_add_1" BEL "E2M/EC/tx_save_dest_add_2" BEL
        "E2M/EC/tx_save_dest_add_3" BEL "E2M/EC/tx_save_dest_add_4" BEL
        "E2M/EC/tx_save_dest_add_5" BEL "E2M/EC/tx_save_dest_add_6" BEL
        "E2M/EC/tx_save_dest_add_7" BEL "E2M/EC/tx_save_dest_add_8" BEL
        "E2M/EC/tx_save_dest_add_9" BEL "E2M/EC/tx_save_dest_add_10" BEL
        "E2M/EC/tx_save_dest_add_11" BEL "E2M/EC/tx_save_dest_add_12" BEL
        "E2M/EC/tx_save_dest_add_13" BEL "E2M/EC/tx_save_dest_add_14" BEL
        "E2M/EC/tx_save_dest_add_15" BEL "E2M/EC/tx_save_dest_add_16" BEL
        "E2M/EC/tx_save_dest_add_17" BEL "E2M/EC/tx_save_dest_add_18" BEL
        "E2M/EC/tx_save_dest_add_19" BEL "E2M/EC/tx_save_dest_add_20" BEL
        "E2M/EC/tx_save_dest_add_21" BEL "E2M/EC/tx_save_dest_add_22" BEL
        "E2M/EC/tx_save_dest_add_23" BEL "E2M/EC/tx_save_dest_add_24" BEL
        "E2M/EC/tx_save_dest_add_25" BEL "E2M/EC/tx_save_dest_add_26" BEL
        "E2M/EC/tx_save_dest_add_27" BEL "E2M/EC/tx_save_dest_add_28" BEL
        "E2M/EC/tx_save_dest_add_29" BEL "E2M/EC/tx_save_dest_add_30" BEL
        "E2M/EC/tx_save_dest_add_31" BEL "E2M/EC/tx_save_dest_add_32" BEL
        "E2M/EC/tx_save_dest_add_33" BEL "E2M/EC/tx_save_dest_add_34" BEL
        "E2M/EC/tx_save_dest_add_35" BEL "E2M/EC/tx_save_dest_add_36" BEL
        "E2M/EC/tx_save_dest_add_37" BEL "E2M/EC/tx_save_dest_add_38" BEL
        "E2M/EC/tx_save_dest_add_39" BEL "E2M/EC/tx_save_dest_add_40" BEL
        "E2M/EC/tx_save_dest_add_41" BEL "E2M/EC/tx_save_dest_add_42" BEL
        "E2M/EC/tx_save_dest_add_43" BEL "E2M/EC/tx_save_dest_add_44" BEL
        "E2M/EC/tx_save_dest_add_45" BEL "E2M/EC/tx_save_dest_add_46" BEL
        "E2M/EC/tx_save_dest_add_47" BEL "E2M/EC/ethToFifoCommand_0" BEL
        "E2M/EC/ethToFifoCommand_1" BEL "E2M/EC/rx_reg_address_0" BEL
        "E2M/EC/rx_reg_address_1" BEL "E2M/EC/rx_reg_address_2" BEL
        "E2M/EC/rx_reg_address_3" BEL "E2M/EC/rx_reg_address_4" BEL
        "E2M/EC/rx_reg_address_5" BEL "E2M/EC/rx_reg_address_6" BEL
        "E2M/EC/rx_reg_address_7" BEL "E2M/EC/rx_reg_value_0" BEL
        "E2M/EC/rx_reg_value_1" BEL "E2M/EC/rx_reg_value_2" BEL
        "E2M/EC/rx_reg_value_3" BEL "E2M/EC/rx_reg_value_4" BEL
        "E2M/EC/rx_reg_value_5" BEL "E2M/EC/rx_reg_value_6" BEL
        "E2M/EC/rx_reg_value_7" BEL "E2M/EC/rx_reg_value_8" BEL
        "E2M/EC/rx_reg_value_9" BEL "E2M/EC/rx_reg_value_10" BEL
        "E2M/EC/rx_reg_value_11" BEL "E2M/EC/rx_reg_value_12" BEL
        "E2M/EC/rx_reg_value_13" BEL "E2M/EC/rx_reg_value_14" BEL
        "E2M/EC/rx_reg_value_15" BEL "E2M/EC/rx_reg_value_16" BEL
        "E2M/EC/rx_reg_value_17" BEL "E2M/EC/rx_reg_value_18" BEL
        "E2M/EC/rx_reg_value_19" BEL "E2M/EC/rx_reg_value_20" BEL
        "E2M/EC/rx_reg_value_21" BEL "E2M/EC/rx_reg_value_22" BEL
        "E2M/EC/rx_reg_value_23" BEL "E2M/EC/rx_reg_value_24" BEL
        "E2M/EC/rx_reg_value_25" BEL "E2M/EC/rx_reg_value_26" BEL
        "E2M/EC/rx_reg_value_27" BEL "E2M/EC/rx_reg_value_28" BEL
        "E2M/EC/rx_reg_value_29" BEL "E2M/EC/rx_reg_value_30" BEL
        "E2M/EC/rx_reg_value_31" BEL "E2M/EC/ethToFifoData_0" BEL
        "E2M/EC/ethToFifoData_1" BEL "E2M/EC/ethToFifoData_2" BEL
        "E2M/EC/ethToFifoData_3" BEL "E2M/EC/ethToFifoData_4" BEL
        "E2M/EC/ethToFifoData_5" BEL "E2M/EC/ethToFifoData_6" BEL
        "E2M/EC/ethToFifoData_7" BEL "E2M/EC/ethToFifoData_8" BEL
        "E2M/EC/ethToFifoData_9" BEL "E2M/EC/ethToFifoData_10" BEL
        "E2M/EC/ethToFifoData_11" BEL "E2M/EC/ethToFifoData_12" BEL
        "E2M/EC/ethToFifoData_13" BEL "E2M/EC/ethToFifoData_14" BEL
        "E2M/EC/ethToFifoData_15" BEL "E2M/EC/ethToFifoAddress_0" BEL
        "E2M/EC/ethToFifoAddress_1" BEL "E2M/EC/ethToFifoAddress_2" BEL
        "E2M/EC/ethToFifoAddress_3" BEL "E2M/EC/ethToFifoAddress_4" BEL
        "E2M/EC/ethToFifoAddress_5" BEL "E2M/EC/ethToFifoAddress_6" BEL
        "E2M/EC/oldReadAddress_0" BEL "E2M/EC/oldReadAddress_1" BEL
        "E2M/EC/oldReadAddress_2" BEL "E2M/EC/oldReadAddress_3" BEL
        "E2M/EC/oldReadAddress_4" BEL "E2M/EC/oldReadAddress_5" BEL
        "E2M/EC/oldReadAddress_6" BEL "E2M/EC/oldReadAddress_7" BEL
        "E2M/EC/oldReadAddress_8" BEL "E2M/EC/oldReadAddress_9" BEL
        "E2M/EC/oldReadAddress_10" BEL "E2M/EC/oldReadAddress_11" BEL
        "E2M/EC/oldReadAddress_12" BEL
        "E2M/EC/userRunClearToggleControllerSide_0" BEL
        "E2M/EC/userRunClearToggleControllerSide_1" BEL
        "E2M/EC/rx_header_buffer_len_14" BEL "E2M/EC/rx_header_buffer_len_15"
        BEL "E2M/EC/rx_header_buffer_len_11" BEL
        "E2M/EC/rx_header_buffer_len_13" BEL "E2M/EC/rx_header_buffer_len_12"
        BEL "E2M/EC/rx_header_buffer_len_8" BEL
        "E2M/EC/rx_header_buffer_len_10" BEL "E2M/EC/rx_header_buffer_len_9"
        BEL "E2M/EC/rx_mem_start_length_0" BEL "E2M/EC/rx_mem_start_length_1"
        BEL "E2M/EC/rx_mem_start_length_2" BEL "E2M/EC/rx_mem_start_length_3"
        BEL "E2M/EC/rx_mem_start_length_4" BEL "E2M/EC/rx_mem_start_length_5"
        BEL "E2M/EC/rx_mem_start_length_6" BEL "E2M/EC/rx_mem_start_length_7"
        BEL "E2M/EC/rx_mem_start_length_8" BEL "E2M/EC/rx_mem_start_length_9"
        BEL "E2M/EC/rx_mem_start_length_10" BEL
        "E2M/EC/rx_mem_start_length_11" BEL "E2M/EC/rx_mem_start_length_12"
        BEL "E2M/EC/rx_mem_start_length_13" BEL
        "E2M/EC/rx_mem_start_length_14" BEL "E2M/EC/rx_mem_start_length_15"
        BEL "E2M/EC/rx_mem_start_length_16" BEL
        "E2M/EC/rx_mem_start_length_17" BEL "E2M/EC/rx_mem_start_length_18"
        BEL "E2M/EC/rx_mem_start_length_19" BEL
        "E2M/EC/rx_mem_start_length_20" BEL "E2M/EC/rx_mem_start_length_21"
        BEL "E2M/EC/rx_mem_start_length_22" BEL
        "E2M/EC/rx_mem_start_length_23" BEL "E2M/EC/rx_mem_start_length_24"
        BEL "E2M/EC/rx_mem_start_length_25" BEL
        "E2M/EC/rx_mem_start_length_26" BEL "E2M/EC/rx_mem_start_length_27"
        BEL "E2M/EC/rx_mem_start_length_28" BEL
        "E2M/EC/rx_mem_start_length_29" BEL "E2M/EC/rx_mem_start_length_30"
        BEL "E2M/EC/rx_mem_start_length_31" BEL
        "E2M/EC/rx_mem_start_address_0" BEL "E2M/EC/rx_mem_start_address_1"
        BEL "E2M/EC/rx_mem_start_address_2" BEL
        "E2M/EC/rx_mem_start_address_3" BEL "E2M/EC/rx_mem_start_address_4"
        BEL "E2M/EC/rx_mem_start_address_5" BEL
        "E2M/EC/rx_mem_start_address_6" BEL "E2M/EC/rx_mem_start_address_7"
        BEL "E2M/EC/rx_mem_start_address_8" BEL
        "E2M/EC/rx_mem_start_address_9" BEL "E2M/EC/rx_mem_start_address_10"
        BEL "E2M/EC/rx_mem_start_address_11" BEL
        "E2M/EC/rx_mem_start_address_12" BEL "E2M/EC/rx_mem_start_address_13"
        BEL "E2M/EC/rx_mem_start_address_14" BEL
        "E2M/EC/rx_mem_start_address_15" BEL "E2M/EC/rx_mem_start_address_16"
        BEL "E2M/EC/rx_mem_start_address_17" BEL
        "E2M/EC/rx_mem_start_address_18" BEL "E2M/EC/rx_mem_start_address_19"
        BEL "E2M/EC/rx_mem_start_address_20" BEL
        "E2M/EC/rx_mem_start_address_21" BEL "E2M/EC/rx_mem_start_address_22"
        BEL "E2M/EC/rx_mem_start_address_23" BEL
        "E2M/EC/rx_mem_start_address_24" BEL "E2M/EC/rx_mem_start_address_25"
        BEL "E2M/EC/rx_mem_start_address_26" BEL
        "E2M/EC/rx_mem_start_address_27" BEL "E2M/EC/rx_mem_start_address_28"
        BEL "E2M/EC/rx_mem_start_address_29" BEL
        "E2M/EC/rx_mem_start_address_30" BEL "E2M/EC/rx_mem_start_address_31"
        BEL "E2M/EC/softResetHistory" BEL "E2M/EC/rx_header_buffer_src_add_0"
        BEL "E2M/EC/rx_header_buffer_src_add_1" BEL
        "E2M/EC/rx_header_buffer_src_add_2" BEL
        "E2M/EC/rx_header_buffer_src_add_3" BEL
        "E2M/EC/rx_header_buffer_src_add_4" BEL
        "E2M/EC/rx_header_buffer_src_add_5" BEL
        "E2M/EC/rx_header_buffer_src_add_6" BEL
        "E2M/EC/rx_header_buffer_src_add_7" BEL
        "E2M/EC/rx_header_buffer_src_add_8" BEL
        "E2M/EC/rx_header_buffer_src_add_9" BEL
        "E2M/EC/rx_header_buffer_src_add_10" BEL
        "E2M/EC/rx_header_buffer_src_add_11" BEL
        "E2M/EC/rx_header_buffer_src_add_12" BEL
        "E2M/EC/rx_header_buffer_src_add_13" BEL
        "E2M/EC/rx_header_buffer_src_add_14" BEL
        "E2M/EC/rx_header_buffer_src_add_15" BEL
        "E2M/EC/rx_header_buffer_src_add_16" BEL
        "E2M/EC/rx_header_buffer_src_add_17" BEL
        "E2M/EC/rx_header_buffer_src_add_18" BEL
        "E2M/EC/rx_header_buffer_src_add_19" BEL
        "E2M/EC/rx_header_buffer_src_add_20" BEL
        "E2M/EC/rx_header_buffer_src_add_21" BEL
        "E2M/EC/rx_header_buffer_src_add_22" BEL
        "E2M/EC/rx_header_buffer_src_add_23" BEL
        "E2M/EC/rx_header_buffer_src_add_24" BEL
        "E2M/EC/rx_header_buffer_src_add_25" BEL
        "E2M/EC/rx_header_buffer_src_add_26" BEL
        "E2M/EC/rx_header_buffer_src_add_27" BEL
        "E2M/EC/rx_header_buffer_src_add_28" BEL
        "E2M/EC/rx_header_buffer_src_add_29" BEL
        "E2M/EC/rx_header_buffer_src_add_30" BEL
        "E2M/EC/rx_header_buffer_src_add_31" BEL
        "E2M/EC/rx_header_buffer_src_add_32" BEL
        "E2M/EC/rx_header_buffer_src_add_33" BEL
        "E2M/EC/rx_header_buffer_src_add_34" BEL
        "E2M/EC/rx_header_buffer_src_add_35" BEL
        "E2M/EC/rx_header_buffer_src_add_36" BEL
        "E2M/EC/rx_header_buffer_src_add_37" BEL
        "E2M/EC/rx_header_buffer_src_add_38" BEL
        "E2M/EC/rx_header_buffer_src_add_39" BEL
        "E2M/EC/rx_header_buffer_src_add_40" BEL
        "E2M/EC/rx_header_buffer_src_add_41" BEL
        "E2M/EC/rx_header_buffer_src_add_42" BEL
        "E2M/EC/rx_header_buffer_src_add_43" BEL
        "E2M/EC/rx_header_buffer_src_add_44" BEL
        "E2M/EC/rx_header_buffer_src_add_45" BEL
        "E2M/EC/rx_header_buffer_src_add_46" BEL
        "E2M/EC/rx_header_buffer_src_add_47" BEL
        "E2M/EC/rx_header_buffer_dest_add_0" BEL
        "E2M/EC/rx_header_buffer_dest_add_1" BEL
        "E2M/EC/rx_header_buffer_dest_add_2" BEL
        "E2M/EC/rx_header_buffer_dest_add_3" BEL
        "E2M/EC/rx_header_buffer_dest_add_4" BEL
        "E2M/EC/rx_header_buffer_dest_add_5" BEL
        "E2M/EC/rx_header_buffer_dest_add_6" BEL
        "E2M/EC/rx_header_buffer_dest_add_7" BEL
        "E2M/EC/rx_header_buffer_dest_add_8" BEL
        "E2M/EC/rx_header_buffer_dest_add_9" BEL
        "E2M/EC/rx_header_buffer_dest_add_10" BEL
        "E2M/EC/rx_header_buffer_dest_add_11" BEL
        "E2M/EC/rx_header_buffer_dest_add_12" BEL
        "E2M/EC/rx_header_buffer_dest_add_13" BEL
        "E2M/EC/rx_header_buffer_dest_add_14" BEL
        "E2M/EC/rx_header_buffer_dest_add_15" BEL
        "E2M/EC/rx_header_buffer_dest_add_16" BEL
        "E2M/EC/rx_header_buffer_dest_add_17" BEL
        "E2M/EC/rx_header_buffer_dest_add_18" BEL
        "E2M/EC/rx_header_buffer_dest_add_19" BEL
        "E2M/EC/rx_header_buffer_dest_add_20" BEL
        "E2M/EC/rx_header_buffer_dest_add_21" BEL
        "E2M/EC/rx_header_buffer_dest_add_22" BEL
        "E2M/EC/rx_header_buffer_dest_add_23" BEL
        "E2M/EC/rx_header_buffer_dest_add_24" BEL
        "E2M/EC/rx_header_buffer_dest_add_25" BEL
        "E2M/EC/rx_header_buffer_dest_add_26" BEL
        "E2M/EC/rx_header_buffer_dest_add_27" BEL
        "E2M/EC/rx_header_buffer_dest_add_28" BEL
        "E2M/EC/rx_header_buffer_dest_add_29" BEL
        "E2M/EC/rx_header_buffer_dest_add_30" BEL
        "E2M/EC/rx_header_buffer_dest_add_31" BEL
        "E2M/EC/rx_header_buffer_dest_add_32" BEL
        "E2M/EC/rx_header_buffer_dest_add_33" BEL
        "E2M/EC/rx_header_buffer_dest_add_34" BEL
        "E2M/EC/rx_header_buffer_dest_add_35" BEL
        "E2M/EC/rx_header_buffer_dest_add_36" BEL
        "E2M/EC/rx_header_buffer_dest_add_37" BEL
        "E2M/EC/rx_header_buffer_dest_add_38" BEL
        "E2M/EC/rx_header_buffer_dest_add_39" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<61>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<63>" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<73>" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<31>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<109>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<33>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<111>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<58>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<58>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<58>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<58>" PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>";
PIN E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<63> = BEL
        "E2M/EC/EthToSysACEFifo/FIFO18_inst" PINNAME RDCLK;
PIN E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<65> = BEL
        "E2M/EC/EthToSysACEFifo/FIFO18_inst" PINNAME RDRCLK;
TIMEGRP hard_reset = BEL "E2M/emac_ll/tx_pre_reset_0_i_0" BEL
        "E2M/emac_ll/rx_pre_reset_0_i_0" BEL "E2M/emac_ll/rx_data_0_r_0" BEL
        "E2M/emac_ll/rx_data_0_r_1" BEL "E2M/emac_ll/rx_data_0_r_2" BEL
        "E2M/emac_ll/rx_data_0_r_3" BEL "E2M/emac_ll/rx_data_0_r_4" BEL
        "E2M/emac_ll/rx_data_0_r_5" BEL "E2M/emac_ll/rx_data_0_r_6" BEL
        "E2M/emac_ll/rx_data_0_r_7" BEL "E2M/emac_ll/rx_data_valid_0_r" BEL
        "E2M/emac_ll/rx_good_frame_0_r" BEL "E2M/emac_ll/rx_bad_frame_0_r" BEL
        "E2M/emac_ll/tx_pre_reset_0_i_1" BEL "E2M/emac_ll/rx_pre_reset_0_i_1"
        BEL "E2M/emac_ll/tx_pre_reset_0_i_2" BEL
        "E2M/emac_ll/rx_pre_reset_0_i_2" BEL "E2M/emac_ll/tx_pre_reset_0_i_3"
        BEL "E2M/emac_ll/rx_pre_reset_0_i_3" BEL
        "E2M/emac_ll/tx_pre_reset_0_i_4" BEL "E2M/emac_ll/rx_pre_reset_0_i_4"
        BEL "E2M/emac_ll/tx_pre_reset_0_i_5" BEL
        "E2M/emac_ll/rx_pre_reset_0_i_5" BEL "E2M/emac_ll/tx_reset_0_i" BEL
        "E2M/emac_ll/rx_reset_0_i" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_1" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_7" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_6" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_5" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_4" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_3" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_2" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_1" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_0" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_expire"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_state_reg" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_bram" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retransmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_transmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_bram_u_reg" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_bram_u" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_eof_n_int" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_sof_n" BEL
        "E2M/EC/resetUserClockDomain" BEL "E2M/EC/resetControllerClockDomain"
        BEL "E2M/EC/sysACE_MPADD_0" BEL "E2M/EC/sysACE_MPADD_1" BEL
        "E2M/EC/sysACE_MPADD_2" BEL "E2M/EC/sysACE_MPADD_3" BEL
        "E2M/EC/sysACE_MPADD_4" BEL "E2M/EC/sysACE_MPADD_5" BEL
        "E2M/EC/sysACE_MPADD_6" BEL "E2M/EC/sysACE_MPWE" BEL
        "E2M/EC/sysACE_MPDATA_In_0" BEL "E2M/EC/sysACE_MPDATA_In_1" BEL
        "E2M/EC/sysACE_MPDATA_In_2" BEL "E2M/EC/sysACE_MPDATA_In_3" BEL
        "E2M/EC/sysACE_MPDATA_In_4" BEL "E2M/EC/sysACE_MPDATA_In_5" BEL
        "E2M/EC/sysACE_MPDATA_In_6" BEL "E2M/EC/sysACE_MPDATA_In_7" BEL
        "E2M/EC/sysACE_MPDATA_In_8" BEL "E2M/EC/sysACE_MPDATA_In_9" BEL
        "E2M/EC/sysACE_MPDATA_In_10" BEL "E2M/EC/sysACE_MPDATA_In_11" BEL
        "E2M/EC/sysACE_MPDATA_In_12" BEL "E2M/EC/sysACE_MPDATA_In_13" BEL
        "E2M/EC/sysACE_MPDATA_In_14" BEL "E2M/EC/sysACE_MPDATA_In_15" BEL
        "E2M/EC/sysACECounter_0" BEL "E2M/EC/sysACECounter_1" BEL
        "E2M/EC/sysACECounter_2" BEL "E2M/EC/fifoToSysACERead" BEL
        "E2M/EC/sysACEToFifoWrite" BEL "E2M/EC/sysACE_MPOE" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<61>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<63>" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<63>" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<65>" BEL
        "E2M/EC/sysACE_state_FSM_FFd1" BEL "E2M/EC/sysACE_state_FSM_FFd2" BEL
        "E2M/delayCtrl0Reset_12" BEL "E2M/delayCtrl0Reset_11" BEL
        "E2M/delayCtrl0Reset_10" BEL "E2M/delayCtrl0Reset_9" BEL
        "E2M/delayCtrl0Reset_8" BEL "E2M/delayCtrl0Reset_7" BEL
        "E2M/delayCtrl0Reset_6" BEL "E2M/delayCtrl0Reset_5" BEL
        "E2M/delayCtrl0Reset_4" BEL "E2M/delayCtrl0Reset_3" BEL
        "E2M/delayCtrl0Reset_2" BEL "E2M/delayCtrl0Reset_1" BEL
        "E2M/delayCtrl0_MapLib_replicate13" BEL
        "E2M/delayCtrl0_MapLib_replicate1" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<31>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<109>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<33>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<111>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l_pins<58>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<24>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<25>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<57>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u_pins<58>";
PIN E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<18> = BEL
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac" PINNAME
        CLIENTEMAC0RXCLIENTCLKIN;
PIN E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<231> =
        BEL "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac"
        PINNAME PHYEMAC0RXCLK;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<30> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l" PINNAME CLKAU;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<108> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l" PINNAME
        REGCLKAU;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<32> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u" PINNAME CLKAL;
PIN E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<110> = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u" PINNAME
        REGCLKAL;
TIMEGRP phy_clk_rx0 = BEL "E2M/emac_ll/rx_pre_reset_0_i_0" BEL
        "E2M/emac_ll/rx_data_0_r_0" BEL "E2M/emac_ll/rx_data_0_r_1" BEL
        "E2M/emac_ll/rx_data_0_r_2" BEL "E2M/emac_ll/rx_data_0_r_3" BEL
        "E2M/emac_ll/rx_data_0_r_4" BEL "E2M/emac_ll/rx_data_0_r_5" BEL
        "E2M/emac_ll/rx_data_0_r_6" BEL "E2M/emac_ll/rx_data_0_r_7" BEL
        "E2M/emac_ll/rx_data_valid_0_r" BEL "E2M/emac_ll/rx_good_frame_0_r"
        BEL "E2M/emac_ll/rx_bad_frame_0_r" BEL
        "E2M/emac_ll/rx_pre_reset_0_i_1" BEL "E2M/emac_ll/rx_pre_reset_0_i_2"
        BEL "E2M/emac_ll/rx_pre_reset_0_i_3" BEL
        "E2M/emac_ll/rx_pre_reset_0_i_4" BEL "E2M/emac_ll/rx_pre_reset_0_i_5"
        BEL "E2M/emac_ll/rx_reset_0_i" PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<18>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<231>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<18>"
        PIN
        "E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac_pins<231>"
        BEL "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_1" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC" BEL
        "E2M/emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_full" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0" BEL
        "E2M/gmii_rx_clk_delay_BUFG" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_5"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_7"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_6"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_2"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_4"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_3"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_bf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_data_bram_0"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mshreg_wr_gf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<30>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l_pins<108>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<32>" PIN
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u_pins<110>";
TIMEGRP tx_metastable_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog";
TIMEGRP tx_fifo_rd_to_wr_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10"
        BEL "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog";
TIMEGRP tx_addr_wr_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0";
TIMEGRP tx_addr_rd_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0";
TIMEGRP tx_fifo_wr_to_rd_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP rx_metastable_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1"
        BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0";
TIMEGRP rx_fifo_wr_to_rd_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog";
TIMEGRP rx_fifo_rd_to_wr_0 = BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_0";
TIMEGRP userRunClearTogUS = BEL "E2M/EC/userRunClearToggle" BEL
        "E2M/EC/userRunClearToggleControllerSide_0";
TIMEGRP userRunClearTogCS = BEL "E2M/EC/userRunRegisterControllerSide";
TIMEGRP userRunSetTogCS = BEL "E2M/EC/userRunRegisterSetToggle" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_0";
TIMEGRP softResetCS = BEL "E2M/EC/softResetToggle" BEL
        "E2M/EC/softResetToggleUserSide_0";
TIMEGRP userRunSetTogUS = BEL "E2M/EC/userLogicReset" BEL
        "E2M/EC/userRunRegisterUserSide";
TIMEGRP softResetUS = BEL "E2M/EC/userLogicReset" BEL
        "E2M/EC/userRunRegisterUserSide";
TIMEGRP tx_max_output_target = BEL "E2M/EC/tx_state_0" BEL "E2M/EC/tx_state_1"
        BEL "E2M/EC/tx_ll_src_rdy_out" BEL "E2M/EC/tx_ll_sof_out" BEL
        "E2M/EC/tx_ll_eof_out" BEL "E2M/EC/tx_header_counter_0" BEL
        "E2M/EC/tx_header_counter_1" BEL "E2M/EC/tx_header_counter_2" BEL
        "E2M/EC/tx_header_counter_3" BEL "E2M/EC/tx_header_counter_4" BEL
        "E2M/EC/tx_header_buffer_len_0" BEL "E2M/EC/tx_header_buffer_len_1"
        BEL "E2M/EC/tx_header_buffer_len_2" BEL
        "E2M/EC/tx_header_buffer_len_3" BEL "E2M/EC/tx_header_buffer_len_4"
        BEL "E2M/EC/tx_header_buffer_len_5" BEL
        "E2M/EC/tx_header_buffer_len_6" BEL "E2M/EC/tx_header_buffer_len_7"
        BEL "E2M/EC/tx_header_buffer_len_8" BEL
        "E2M/EC/tx_header_buffer_len_9" BEL "E2M/EC/tx_header_buffer_len_10"
        BEL "E2M/EC/tx_header_buffer_len_11" BEL
        "E2M/EC/tx_header_buffer_len_12" BEL "E2M/EC/tx_header_buffer_len_13"
        BEL "E2M/EC/tx_header_buffer_len_14" BEL
        "E2M/EC/tx_header_buffer_len_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_0" BEL
        "E2M/EC/tx_header_buffer_dest_add_1" BEL
        "E2M/EC/tx_header_buffer_dest_add_2" BEL
        "E2M/EC/tx_header_buffer_dest_add_3" BEL
        "E2M/EC/tx_header_buffer_dest_add_4" BEL
        "E2M/EC/tx_header_buffer_dest_add_5" BEL
        "E2M/EC/tx_header_buffer_dest_add_6" BEL
        "E2M/EC/tx_header_buffer_dest_add_7" BEL
        "E2M/EC/tx_header_buffer_dest_add_8" BEL
        "E2M/EC/tx_header_buffer_dest_add_9" BEL
        "E2M/EC/tx_header_buffer_dest_add_10" BEL
        "E2M/EC/tx_header_buffer_dest_add_11" BEL
        "E2M/EC/tx_header_buffer_dest_add_12" BEL
        "E2M/EC/tx_header_buffer_dest_add_13" BEL
        "E2M/EC/tx_header_buffer_dest_add_14" BEL
        "E2M/EC/tx_header_buffer_dest_add_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_16" BEL
        "E2M/EC/tx_header_buffer_dest_add_17" BEL
        "E2M/EC/tx_header_buffer_dest_add_18" BEL
        "E2M/EC/tx_header_buffer_dest_add_19" BEL
        "E2M/EC/tx_header_buffer_dest_add_20" BEL
        "E2M/EC/tx_header_buffer_dest_add_21" BEL
        "E2M/EC/tx_header_buffer_dest_add_22" BEL
        "E2M/EC/tx_header_buffer_dest_add_23" BEL
        "E2M/EC/tx_header_buffer_dest_add_24" BEL
        "E2M/EC/tx_header_buffer_dest_add_25" BEL
        "E2M/EC/tx_header_buffer_dest_add_26" BEL
        "E2M/EC/tx_header_buffer_dest_add_27" BEL
        "E2M/EC/tx_header_buffer_dest_add_28" BEL
        "E2M/EC/tx_header_buffer_dest_add_29" BEL
        "E2M/EC/tx_header_buffer_dest_add_30" BEL
        "E2M/EC/tx_header_buffer_dest_add_31" BEL
        "E2M/EC/tx_header_buffer_dest_add_32" BEL
        "E2M/EC/tx_header_buffer_dest_add_33" BEL
        "E2M/EC/tx_header_buffer_dest_add_34" BEL
        "E2M/EC/tx_header_buffer_dest_add_35" BEL
        "E2M/EC/tx_header_buffer_dest_add_36" BEL
        "E2M/EC/tx_header_buffer_dest_add_37" BEL
        "E2M/EC/tx_header_buffer_dest_add_38" BEL
        "E2M/EC/tx_header_buffer_dest_add_39" BEL
        "E2M/EC/tx_header_buffer_dest_add_40" BEL
        "E2M/EC/tx_header_buffer_dest_add_41" BEL
        "E2M/EC/tx_header_buffer_dest_add_42" BEL
        "E2M/EC/tx_header_buffer_dest_add_43" BEL
        "E2M/EC/tx_header_buffer_dest_add_44" BEL
        "E2M/EC/tx_header_buffer_dest_add_45" BEL
        "E2M/EC/tx_header_buffer_dest_add_46" BEL
        "E2M/EC/tx_header_buffer_dest_add_47" BEL
        "E2M/EC/tx_header_buffer_src_add_0" BEL
        "E2M/EC/tx_header_buffer_src_add_1" BEL
        "E2M/EC/tx_header_buffer_src_add_2" BEL
        "E2M/EC/tx_header_buffer_src_add_3" BEL
        "E2M/EC/tx_header_buffer_src_add_4" BEL
        "E2M/EC/tx_header_buffer_src_add_5" BEL
        "E2M/EC/tx_header_buffer_src_add_6" BEL
        "E2M/EC/tx_header_buffer_src_add_7" BEL
        "E2M/EC/tx_header_buffer_src_add_8" BEL
        "E2M/EC/tx_header_buffer_src_add_9" BEL
        "E2M/EC/tx_header_buffer_src_add_10" BEL
        "E2M/EC/tx_header_buffer_src_add_11" BEL
        "E2M/EC/tx_header_buffer_src_add_12" BEL
        "E2M/EC/tx_header_buffer_src_add_13" BEL
        "E2M/EC/tx_header_buffer_src_add_14" BEL
        "E2M/EC/tx_header_buffer_src_add_15" BEL
        "E2M/EC/tx_header_buffer_src_add_16" BEL
        "E2M/EC/tx_header_buffer_src_add_17" BEL
        "E2M/EC/tx_header_buffer_src_add_18" BEL
        "E2M/EC/tx_header_buffer_src_add_19" BEL
        "E2M/EC/tx_header_buffer_src_add_20" BEL
        "E2M/EC/tx_header_buffer_src_add_21" BEL
        "E2M/EC/tx_header_buffer_src_add_22" BEL
        "E2M/EC/tx_header_buffer_src_add_23" BEL
        "E2M/EC/tx_header_buffer_src_add_24" BEL
        "E2M/EC/tx_header_buffer_src_add_25" BEL
        "E2M/EC/tx_header_buffer_src_add_26" BEL
        "E2M/EC/tx_header_buffer_src_add_27" BEL
        "E2M/EC/tx_header_buffer_src_add_28" BEL
        "E2M/EC/tx_header_buffer_src_add_29" BEL
        "E2M/EC/tx_header_buffer_src_add_30" BEL
        "E2M/EC/tx_header_buffer_src_add_31" BEL
        "E2M/EC/tx_header_buffer_src_add_32" BEL
        "E2M/EC/tx_header_buffer_src_add_33" BEL
        "E2M/EC/tx_header_buffer_src_add_34" BEL
        "E2M/EC/tx_header_buffer_src_add_35" BEL
        "E2M/EC/tx_header_buffer_src_add_36" BEL
        "E2M/EC/tx_header_buffer_src_add_37" BEL
        "E2M/EC/tx_header_buffer_src_add_38" BEL
        "E2M/EC/tx_header_buffer_src_add_39" BEL
        "E2M/EC/tx_header_buffer_src_add_40" BEL
        "E2M/EC/tx_header_buffer_src_add_41" BEL
        "E2M/EC/tx_header_buffer_src_add_42" BEL
        "E2M/EC/tx_header_buffer_src_add_43" BEL
        "E2M/EC/tx_header_buffer_src_add_44" BEL
        "E2M/EC/tx_header_buffer_src_add_45" BEL
        "E2M/EC/tx_header_buffer_src_add_46" BEL
        "E2M/EC/tx_header_buffer_src_add_47" BEL "E2M/EC/tx_packet_payload_71"
        BEL "E2M/EC/tx_packet_payload_70" BEL "E2M/EC/tx_packet_payload_67"
        BEL "E2M/EC/tx_packet_payload_69" BEL "E2M/EC/tx_packet_payload_68"
        BEL "E2M/EC/tx_packet_payload_64" BEL "E2M/EC/tx_packet_payload_66"
        BEL "E2M/EC/tx_packet_payload_65" BEL "E2M/EC/tx_packet_payload_61"
        BEL "E2M/EC/tx_packet_payload_63" BEL "E2M/EC/tx_packet_payload_62"
        BEL "E2M/EC/tx_packet_payload_58" BEL "E2M/EC/tx_packet_payload_60"
        BEL "E2M/EC/tx_packet_payload_59" BEL "E2M/EC/tx_packet_payload_55"
        BEL "E2M/EC/tx_packet_payload_57" BEL "E2M/EC/tx_packet_payload_56"
        BEL "E2M/EC/tx_packet_payload_52" BEL "E2M/EC/tx_packet_payload_54"
        BEL "E2M/EC/tx_packet_payload_53" BEL "E2M/EC/tx_packet_payload_49"
        BEL "E2M/EC/tx_packet_payload_51" BEL "E2M/EC/tx_packet_payload_50"
        BEL "E2M/EC/tx_packet_payload_48" BEL "E2M/EC/tx_packet_payload_47"
        BEL "E2M/EC/tx_packet_payload_44" BEL "E2M/EC/tx_packet_payload_46"
        BEL "E2M/EC/tx_packet_payload_45" BEL "E2M/EC/tx_packet_payload_41"
        BEL "E2M/EC/tx_packet_payload_43" BEL "E2M/EC/tx_packet_payload_42"
        BEL "E2M/EC/tx_packet_payload_38" BEL "E2M/EC/tx_packet_payload_40"
        BEL "E2M/EC/tx_packet_payload_39" BEL "E2M/EC/tx_packet_payload_35"
        BEL "E2M/EC/tx_packet_payload_37" BEL "E2M/EC/tx_packet_payload_36"
        BEL "E2M/EC/tx_packet_payload_32" BEL "E2M/EC/tx_packet_payload_34"
        BEL "E2M/EC/tx_packet_payload_33" BEL "E2M/EC/tx_packet_payload_29"
        BEL "E2M/EC/tx_packet_payload_31" BEL "E2M/EC/tx_packet_payload_30"
        BEL "E2M/EC/tx_packet_payload_26" BEL "E2M/EC/tx_packet_payload_28"
        BEL "E2M/EC/tx_packet_payload_27" BEL "E2M/EC/tx_packet_payload_25"
        BEL "E2M/EC/tx_packet_payload_24" BEL "E2M/EC/tx_packet_payload_21"
        BEL "E2M/EC/tx_packet_payload_23" BEL "E2M/EC/tx_packet_payload_22"
        BEL "E2M/EC/tx_packet_payload_18" BEL "E2M/EC/tx_packet_payload_20"
        BEL "E2M/EC/tx_packet_payload_19" BEL "E2M/EC/tx_packet_payload_15"
        BEL "E2M/EC/tx_packet_payload_17" BEL "E2M/EC/tx_packet_payload_16"
        BEL "E2M/EC/tx_packet_payload_12" BEL "E2M/EC/tx_packet_payload_14"
        BEL "E2M/EC/tx_packet_payload_13" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_11" BEL "E2M/EC/tx_packet_payload_10" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_8" BEL
        "E2M/EC/tx_packet_payload_7" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_5" BEL "E2M/EC/tx_packet_payload_4" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/tx_read_len_0" BEL
        "E2M/EC/tx_read_len_1" BEL "E2M/EC/tx_read_len_2" BEL
        "E2M/EC/tx_read_len_3" BEL "E2M/EC/tx_read_len_4" BEL
        "E2M/EC/tx_read_len_5" BEL "E2M/EC/tx_read_len_6" BEL
        "E2M/EC/tx_read_len_7" BEL "E2M/EC/tx_read_len_8" BEL
        "E2M/EC/tx_read_len_9" BEL "E2M/EC/tx_read_len_10" BEL
        "E2M/EC/tx_read_len_11" BEL "E2M/EC/tx_read_len_12" BEL
        "E2M/EC/tx_read_len_13" BEL "E2M/EC/tx_read_len_14" BEL
        "E2M/EC/tx_read_len_15" BEL "E2M/EC/tx_curr_mem_address_0" BEL
        "E2M/EC/tx_curr_mem_address_1" BEL "E2M/EC/tx_curr_mem_address_2" BEL
        "E2M/EC/tx_curr_mem_address_3" BEL "E2M/EC/tx_curr_mem_address_4" BEL
        "E2M/EC/tx_curr_mem_address_5" BEL "E2M/EC/tx_curr_mem_address_6" BEL
        "E2M/EC/tx_curr_mem_address_7" BEL "E2M/EC/tx_curr_mem_address_8" BEL
        "E2M/EC/tx_curr_mem_address_9" BEL "E2M/EC/tx_curr_mem_address_10" BEL
        "E2M/EC/tx_curr_mem_address_11" BEL "E2M/EC/tx_curr_mem_address_12"
        BEL "E2M/EC/tx_curr_mem_address_13" BEL
        "E2M/EC/tx_curr_mem_address_14" BEL "E2M/EC/tx_curr_mem_address_15"
        BEL "E2M/EC/tx_curr_mem_address_16" BEL
        "E2M/EC/tx_curr_mem_address_17" BEL "E2M/EC/tx_curr_mem_address_18"
        BEL "E2M/EC/tx_curr_mem_address_19" BEL
        "E2M/EC/tx_curr_mem_address_20" BEL "E2M/EC/tx_curr_mem_address_21"
        BEL "E2M/EC/tx_curr_mem_address_22" BEL
        "E2M/EC/tx_curr_mem_address_23" BEL "E2M/EC/tx_curr_mem_address_24"
        BEL "E2M/EC/tx_curr_mem_address_25" BEL
        "E2M/EC/tx_curr_mem_address_26" BEL "E2M/EC/tx_curr_mem_address_27"
        BEL "E2M/EC/tx_curr_mem_address_28" BEL
        "E2M/EC/tx_curr_mem_address_29" BEL "E2M/EC/tx_curr_mem_address_30"
        BEL "E2M/EC/tx_curr_mem_address_31" BEL "E2M/EC/tx_curr_bytes_left_0"
        BEL "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_2"
        BEL "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_4"
        BEL "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_6"
        BEL "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_8"
        BEL "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_10"
        BEL "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_12"
        BEL "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_14"
        BEL "E2M/EC/tx_curr_bytes_left_15" BEL "E2M/EC/tx_curr_bytes_left_16"
        BEL "E2M/EC/tx_curr_bytes_left_17" BEL "E2M/EC/tx_curr_bytes_left_18"
        BEL "E2M/EC/tx_curr_bytes_left_19" BEL "E2M/EC/tx_curr_bytes_left_20"
        BEL "E2M/EC/tx_curr_bytes_left_21" BEL "E2M/EC/tx_curr_bytes_left_22"
        BEL "E2M/EC/tx_curr_bytes_left_23" BEL "E2M/EC/tx_curr_bytes_left_24"
        BEL "E2M/EC/tx_curr_bytes_left_25" BEL "E2M/EC/tx_curr_bytes_left_26"
        BEL "E2M/EC/tx_curr_bytes_left_27" BEL "E2M/EC/tx_curr_bytes_left_28"
        BEL "E2M/EC/tx_curr_bytes_left_29" BEL "E2M/EC/tx_curr_bytes_left_30"
        BEL "E2M/EC/tx_curr_bytes_left_31" BEL "E2M/EC/oldReadAddress_0" BEL
        "E2M/EC/oldReadAddress_1" BEL "E2M/EC/oldReadAddress_2" BEL
        "E2M/EC/oldReadAddress_3" BEL "E2M/EC/oldReadAddress_4" BEL
        "E2M/EC/oldReadAddress_5" BEL "E2M/EC/oldReadAddress_6" BEL
        "E2M/EC/oldReadAddress_7" BEL "E2M/EC/oldReadAddress_8" BEL
        "E2M/EC/oldReadAddress_9" BEL "E2M/EC/oldReadAddress_10" BEL
        "E2M/EC/oldReadAddress_11" BEL "E2M/EC/oldReadAddress_12";
TIMEGRP tx_max_output = BEL "E2M/EC/tx_header_buffer_len_0" BEL
        "E2M/EC/tx_header_buffer_len_1" BEL "E2M/EC/tx_header_buffer_len_2"
        BEL "E2M/EC/tx_header_buffer_len_3" BEL
        "E2M/EC/tx_header_buffer_len_4" BEL "E2M/EC/tx_header_buffer_len_5"
        BEL "E2M/EC/tx_header_buffer_len_6" BEL
        "E2M/EC/tx_header_buffer_len_7" BEL "E2M/EC/tx_header_buffer_len_8"
        BEL "E2M/EC/tx_header_buffer_len_9" BEL
        "E2M/EC/tx_header_buffer_len_10" BEL "E2M/EC/tx_header_buffer_len_11"
        BEL "E2M/EC/tx_header_buffer_len_12" BEL
        "E2M/EC/tx_header_buffer_len_13" BEL "E2M/EC/tx_header_buffer_len_14"
        BEL "E2M/EC/tx_header_buffer_len_15" BEL "E2M/EC/tx_packet_payload_12"
        BEL "E2M/EC/tx_packet_payload_13" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_11" BEL "E2M/EC/tx_packet_payload_10" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_8" BEL
        "E2M/EC/tx_packet_payload_7" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_5" BEL "E2M/EC/tx_packet_payload_4" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/tx_read_len_0" BEL
        "E2M/EC/tx_read_len_1" BEL "E2M/EC/tx_read_len_2" BEL
        "E2M/EC/tx_read_len_3" BEL "E2M/EC/tx_read_len_4" BEL
        "E2M/EC/tx_read_len_5" BEL "E2M/EC/tx_read_len_6" BEL
        "E2M/EC/tx_read_len_7" BEL "E2M/EC/tx_read_len_8" BEL
        "E2M/EC/tx_read_len_9" BEL "E2M/EC/tx_read_len_10" BEL
        "E2M/EC/tx_curr_bytes_left_0" BEL "E2M/EC/tx_curr_bytes_left_1" BEL
        "E2M/EC/tx_curr_bytes_left_2" BEL "E2M/EC/tx_curr_bytes_left_3" BEL
        "E2M/EC/tx_curr_bytes_left_4" BEL "E2M/EC/tx_curr_bytes_left_5" BEL
        "E2M/EC/tx_curr_bytes_left_6" BEL "E2M/EC/tx_curr_bytes_left_7" BEL
        "E2M/EC/tx_curr_bytes_left_8" BEL "E2M/EC/tx_curr_bytes_left_9" BEL
        "E2M/EC/tx_curr_bytes_left_10" BEL "E2M/EC/tx_curr_bytes_left_11" BEL
        "E2M/EC/tx_curr_bytes_left_12" BEL "E2M/EC/tx_curr_bytes_left_13" BEL
        "E2M/EC/tx_max_output_address_0" BEL "E2M/EC/tx_max_output_address_1"
        BEL "E2M/EC/tx_max_output_address_2" BEL
        "E2M/EC/tx_max_output_address_3" BEL "E2M/EC/tx_max_output_address_4"
        BEL "E2M/EC/tx_max_output_address_5" BEL
        "E2M/EC/tx_max_output_address_6" BEL "E2M/EC/tx_max_output_address_7"
        BEL "E2M/EC/tx_max_output_address_8" BEL
        "E2M/EC/tx_max_output_address_9" BEL "E2M/EC/tx_max_output_address_10"
        BEL "E2M/EC/tx_max_output_address_11" BEL
        "E2M/EC/tx_max_output_address_12";
PIN E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<71> = BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst" PINNAME WRCLK;
TIMEGRP sysACE_clk_o = BEL "E2M/EC/sysACE_MPADD_0" BEL "E2M/EC/sysACE_MPADD_1"
        BEL "E2M/EC/sysACE_MPADD_2" BEL "E2M/EC/sysACE_MPADD_3" BEL
        "E2M/EC/sysACE_MPADD_4" BEL "E2M/EC/sysACE_MPADD_5" BEL
        "E2M/EC/sysACE_MPADD_6" BEL "E2M/EC/sysACE_MPWE" BEL
        "E2M/EC/sysACE_MPDATA_In_0" BEL "E2M/EC/sysACE_MPDATA_In_1" BEL
        "E2M/EC/sysACE_MPDATA_In_2" BEL "E2M/EC/sysACE_MPDATA_In_3" BEL
        "E2M/EC/sysACE_MPDATA_In_4" BEL "E2M/EC/sysACE_MPDATA_In_5" BEL
        "E2M/EC/sysACE_MPDATA_In_6" BEL "E2M/EC/sysACE_MPDATA_In_7" BEL
        "E2M/EC/sysACE_MPDATA_In_8" BEL "E2M/EC/sysACE_MPDATA_In_9" BEL
        "E2M/EC/sysACE_MPDATA_In_10" BEL "E2M/EC/sysACE_MPDATA_In_11" BEL
        "E2M/EC/sysACE_MPDATA_In_12" BEL "E2M/EC/sysACE_MPDATA_In_13" BEL
        "E2M/EC/sysACE_MPDATA_In_14" BEL "E2M/EC/sysACE_MPDATA_In_15" BEL
        "E2M/EC/sysACECounter_0" BEL "E2M/EC/sysACECounter_1" BEL
        "E2M/EC/sysACECounter_2" BEL "E2M/EC/fifoToSysACERead" BEL
        "E2M/EC/sysACEToFifoWrite" BEL "E2M/EC/sysACE_MPOE" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<71>" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<63>" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst_pins<65>" BEL
        "E2M/EC/sysACE_state_FSM_FFd1" BEL "E2M/EC/sysACE_state_FSM_FFd2";
TIMEGRP sysACE_MPDATA = PIN "E2M/EC/SysACEToEthFifo/FIFO18_inst_pins<71>" BEL
        "sysACE_MPDATA<0>" BEL "sysACE_MPDATA<10>" BEL "sysACE_MPDATA<11>" BEL
        "sysACE_MPDATA<12>" BEL "sysACE_MPDATA<13>" BEL "sysACE_MPDATA<14>"
        BEL "sysACE_MPDATA<15>" BEL "sysACE_MPDATA<1>" BEL "sysACE_MPDATA<2>"
        BEL "sysACE_MPDATA<3>" BEL "sysACE_MPDATA<4>" BEL "sysACE_MPDATA<5>"
        BEL "sysACE_MPDATA<6>" BEL "sysACE_MPDATA<7>" BEL "sysACE_MPDATA<8>"
        BEL "sysACE_MPDATA<9>";
TIMEGRP clk_200 = BEL "E2M/delayCtrl0Reset_12" BEL "E2M/delayCtrl0Reset_11"
        BEL "E2M/delayCtrl0Reset_10" BEL "E2M/delayCtrl0Reset_9" BEL
        "E2M/delayCtrl0Reset_8" BEL "E2M/delayCtrl0Reset_7" BEL
        "E2M/delayCtrl0Reset_6" BEL "E2M/delayCtrl0Reset_5" BEL
        "E2M/delayCtrl0Reset_4" BEL "E2M/delayCtrl0Reset_3" BEL
        "E2M/delayCtrl0Reset_2" BEL "E2M/delayCtrl0Reset_1" BEL
        "E2M/delayCtrl0Reset_0" BEL "E2M/delayCtrl0_MapLib_replicate13" BEL
        "E2M/delayCtrl0_MapLib_replicate1";
TIMEGRP sysACE_MPOE = BEL "sysACE_MPOE";
TIMEGRP sysACE_MPWE = BEL "sysACE_MPWE";
TIMEGRP Emac0_clk_phy_rx0 = TIMEGRP "phy_clk_rx0";
TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"
        23.44 ns DATAPATHONLY;
TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"
        23.44 ns DATAPATHONLY;
TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP
        "sysACE_clk_o" 3.16 ns DATAPATHONLY;
TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP
        "clk_125_eth" 8 ns DATAPATHONLY;
TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP
        "clk_125_eth" 8 ns DATAPATHONLY;
ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns
        DATAPATHONLY;
TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP
        "tx_addr_wr_0" 10 ns;
TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP
        "clk_125_eth" 8 ns DATAPATHONLY;
TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP
        "clk_125_eth" 8 ns DATAPATHONLY;
ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP
        "tx_max_output_target" 8 ns DATAPATHONLY;
TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP
        "userRunSetTogUS" 8 ns DATAPATHONLY;
TIMEGRP "FFS" = FFS(*);
TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns
        DATAPATHONLY;
SCHEMATIC END;

