

Implementation tool: Xilinx Vivado v.2023.2
Project:             alv_VHDL
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sun Jun 09 10:04:31 +0200 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           7896
FF:            9969
DSP:              6
BRAM:             9
URAM:             0
LATCH:            0
SRL:            874
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.752
Timing met
