{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 18:49:40 2019 " "Info: Processing started: Sat Nov 02 18:49:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder_n_m -c decoder_n_m --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[15\] " "Warning: Node \"ORDER\[15\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[14\] " "Warning: Node \"ORDER\[14\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[13\] " "Warning: Node \"ORDER\[13\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[12\] " "Warning: Node \"ORDER\[12\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[11\] " "Warning: Node \"ORDER\[11\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[10\] " "Warning: Node \"ORDER\[10\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[9\] " "Warning: Node \"ORDER\[9\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[8\] " "Warning: Node \"ORDER\[8\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[7\] " "Warning: Node \"ORDER\[7\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[6\] " "Warning: Node \"ORDER\[6\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[5\] " "Warning: Node \"ORDER\[5\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[4\] " "Warning: Node \"ORDER\[4\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[3\] " "Warning: Node \"ORDER\[3\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[2\] " "Warning: Node \"ORDER\[2\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[1\] " "Warning: Node \"ORDER\[1\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ORDER\[0\] " "Warning: Node \"ORDER\[0\]\" is a latch" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[7\] " "Info: Assuming node \"INPUT\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[5\] " "Info: Assuming node \"INPUT\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[4\] " "Info: Assuming node \"INPUT\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[6\] " "Info: Assuming node \"INPUT\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[2\] " "Info: Assuming node \"INPUT\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[3\] " "Info: Assuming node \"INPUT\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[0\] " "Info: Assuming node \"INPUT\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INPUT\[1\] " "Info: Assuming node \"INPUT\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal16~10 " "Info: Detected gated clock \"Equal16~10\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~3 " "Info: Detected gated clock \"process_0~3\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~16 " "Info: Detected gated clock \"process_0~16\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~9 " "Info: Detected gated clock \"Equal16~9\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~15 " "Info: Detected gated clock \"process_0~15\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~8 " "Info: Detected gated clock \"Equal16~8\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ORDER\[13\]~149 " "Info: Detected gated clock \"ORDER\[13\]~149\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORDER\[13\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~14 " "Info: Detected gated clock \"process_0~14\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~7 " "Info: Detected gated clock \"Equal16~7\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~13 " "Info: Detected gated clock \"process_0~13\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ORDER\[14\]~143 " "Info: Detected gated clock \"ORDER\[14\]~143\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORDER\[14\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal16~6 " "Info: Detected gated clock \"Equal16~6\" as buffer" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal16~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~12 " "Info: Detected gated clock \"process_0~12\" as buffer" {  } { { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ORDER\[14\] INPUT\[1\] INPUT\[5\] 3.056 ns register " "Info: tsu for register \"ORDER\[14\]\" (data pin = \"INPUT\[1\]\", clock pin = \"INPUT\[5\]\") is 3.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.445 ns + Longest pin register " "Info: + Longest pin to register delay is 11.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[1\] 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'INPUT\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.114 ns) 8.442 ns Equal12~0 2 COMB LC_X19_Y2_N2 2 " "Info: 2: + IC(6.859 ns) + CELL(0.114 ns) = 8.442 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; COMB Node = 'Equal12~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.973 ns" { INPUT[1] Equal12~0 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.114 ns) 9.805 ns ORDER\[14\]~148 3 COMB LC_X19_Y4_N0 1 " "Info: 3: + IC(1.249 ns) + CELL(0.114 ns) = 9.805 ns; Loc. = LC_X19_Y4_N0; Fanout = 1; COMB Node = 'ORDER\[14\]~148'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { Equal12~0 ORDER[14]~148 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.114 ns) 11.445 ns ORDER\[14\] 4 REG LC_X20_Y3_N4 1 " "Info: 4: + IC(1.526 ns) + CELL(0.114 ns) = 11.445 ns; Loc. = LC_X20_Y3_N4; Fanout = 1; REG Node = 'ORDER\[14\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 15.82 % ) " "Info: Total cell delay = 1.811 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.634 ns ( 84.18 % ) " "Info: Total interconnect delay = 9.634 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { INPUT[1] Equal12~0 ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { INPUT[1] {} INPUT[1]~out0 {} Equal12~0 {} ORDER[14]~148 {} ORDER[14] {} } { 0.000ns 0.000ns 6.859ns 1.249ns 1.526ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.139 ns + " "Info: + Micro setup delay of destination is 1.139 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[5\] destination 9.528 ns - Shortest register " "Info: - Shortest clock path from clock \"INPUT\[5\]\" to destination register is 9.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[5\] 1 CLK PIN_82 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 12; CLK Node = 'INPUT\[5\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.292 ns) 3.417 ns Equal16~10 2 COMB LC_X20_Y4_N6 1 " "Info: 2: + IC(1.656 ns) + CELL(0.292 ns) = 3.417 ns; Loc. = LC_X20_Y4_N6; Fanout = 1; COMB Node = 'Equal16~10'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { INPUT[5] Equal16~10 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 3.955 ns ORDER\[15\]~129 3 COMB LC_X20_Y4_N2 16 " "Info: 3: + IC(0.424 ns) + CELL(0.114 ns) = 3.955 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Equal16~10 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.281 ns) + CELL(0.292 ns) 9.528 ns ORDER\[14\] 4 REG LC_X20_Y3_N4 1 " "Info: 4: + IC(5.281 ns) + CELL(0.292 ns) = 9.528 ns; Loc. = LC_X20_Y3_N4; Fanout = 1; REG Node = 'ORDER\[14\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 22.74 % ) " "Info: Total cell delay = 2.167 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.361 ns ( 77.26 % ) " "Info: Total interconnect delay = 7.361 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { INPUT[5] Equal16~10 ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { INPUT[5] {} INPUT[5]~out0 {} Equal16~10 {} ORDER[15]~129 {} ORDER[14] {} } { 0.000ns 0.000ns 1.656ns 0.424ns 5.281ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { INPUT[1] Equal12~0 ORDER[14]~148 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { INPUT[1] {} INPUT[1]~out0 {} Equal12~0 {} ORDER[14]~148 {} ORDER[14] {} } { 0.000ns 0.000ns 6.859ns 1.249ns 1.526ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { INPUT[5] Equal16~10 ORDER[15]~129 ORDER[14] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { INPUT[5] {} INPUT[5]~out0 {} Equal16~10 {} ORDER[15]~129 {} ORDER[14] {} } { 0.000ns 0.000ns 1.656ns 0.424ns 5.281ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INPUT\[6\] JMP ORDER\[6\] 20.375 ns register " "Info: tco from clock \"INPUT\[6\]\" to destination pin \"JMP\" through register \"ORDER\[6\]\" is 20.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[6\] source 15.043 ns + Longest register " "Info: + Longest clock path from clock \"INPUT\[6\]\" to source register is 15.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns INPUT\[6\] 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'INPUT\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.590 ns) 4.052 ns Equal16~7 2 COMB LC_X26_Y4_N5 3 " "Info: 2: + IC(1.987 ns) + CELL(0.590 ns) = 4.052 ns; Loc. = LC_X26_Y4_N5; Fanout = 3; COMB Node = 'Equal16~7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { INPUT[6] Equal16~7 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.292 ns) 5.832 ns process_0~14 3 COMB LC_X20_Y4_N0 2 " "Info: 3: + IC(1.488 ns) + CELL(0.292 ns) = 5.832 ns; Loc. = LC_X20_Y4_N0; Fanout = 2; COMB Node = 'process_0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Equal16~7 process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.590 ns) 7.542 ns ORDER\[14\]~144 4 COMB LC_X19_Y4_N4 2 " "Info: 4: + IC(1.120 ns) + CELL(0.590 ns) = 7.542 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; COMB Node = 'ORDER\[14\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { process_0~14 ORDER[14]~144 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 8.277 ns ORDER\[15\]~145 5 COMB LC_X19_Y4_N9 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 8.277 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; COMB Node = 'ORDER\[15\]~145'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { ORDER[14]~144 ORDER[15]~145 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 9.410 ns ORDER\[15\]~129 6 COMB LC_X20_Y4_N2 16 " "Info: 6: + IC(0.691 ns) + CELL(0.442 ns) = 9.410 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { ORDER[15]~145 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.341 ns) + CELL(0.292 ns) 15.043 ns ORDER\[6\] 7 REG LC_X20_Y3_N5 1 " "Info: 7: + IC(5.341 ns) + CELL(0.292 ns) = 15.043 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 26.41 % ) " "Info: Total cell delay = 3.973 ns ( 26.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.070 ns ( 73.59 % ) " "Info: Total interconnect delay = 11.070 ns ( 73.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.332 ns + Longest register pin " "Info: + Longest register to pin delay is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ORDER\[6\] 1 REG LC_X20_Y3_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.208 ns) + CELL(2.124 ns) 5.332 ns JMP 2 PIN PIN_34 0 " "Info: 2: + IC(3.208 ns) + CELL(2.124 ns) = 5.332 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'JMP'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 39.83 % ) " "Info: Total cell delay = 2.124 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.208 ns ( 60.17 % ) " "Info: Total interconnect delay = 3.208 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { ORDER[6] {} JMP {} } { 0.000ns 3.208ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { ORDER[6] JMP } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { ORDER[6] {} JMP {} } { 0.000ns 3.208ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ORDER\[6\] INPUT\[0\] INPUT\[6\] 9.576 ns register " "Info: th for register \"ORDER\[6\]\" (data pin = \"INPUT\[0\]\", clock pin = \"INPUT\[6\]\") is 9.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INPUT\[6\] destination 15.043 ns + Longest register " "Info: + Longest clock path from clock \"INPUT\[6\]\" to destination register is 15.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns INPUT\[6\] 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'INPUT\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.590 ns) 4.052 ns Equal16~7 2 COMB LC_X26_Y4_N5 3 " "Info: 2: + IC(1.987 ns) + CELL(0.590 ns) = 4.052 ns; Loc. = LC_X26_Y4_N5; Fanout = 3; COMB Node = 'Equal16~7'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { INPUT[6] Equal16~7 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.292 ns) 5.832 ns process_0~14 3 COMB LC_X20_Y4_N0 2 " "Info: 3: + IC(1.488 ns) + CELL(0.292 ns) = 5.832 ns; Loc. = LC_X20_Y4_N0; Fanout = 2; COMB Node = 'process_0~14'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { Equal16~7 process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.590 ns) 7.542 ns ORDER\[14\]~144 4 COMB LC_X19_Y4_N4 2 " "Info: 4: + IC(1.120 ns) + CELL(0.590 ns) = 7.542 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; COMB Node = 'ORDER\[14\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { process_0~14 ORDER[14]~144 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 8.277 ns ORDER\[15\]~145 5 COMB LC_X19_Y4_N9 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 8.277 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; COMB Node = 'ORDER\[15\]~145'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { ORDER[14]~144 ORDER[15]~145 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 9.410 ns ORDER\[15\]~129 6 COMB LC_X20_Y4_N2 16 " "Info: 6: + IC(0.691 ns) + CELL(0.442 ns) = 9.410 ns; Loc. = LC_X20_Y4_N2; Fanout = 16; COMB Node = 'ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { ORDER[15]~145 ORDER[15]~129 } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.341 ns) + CELL(0.292 ns) 15.043 ns ORDER\[6\] 7 REG LC_X20_Y3_N5 1 " "Info: 7: + IC(5.341 ns) + CELL(0.292 ns) = 15.043 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 26.41 % ) " "Info: Total cell delay = 3.973 ns ( 26.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.070 ns ( 73.59 % ) " "Info: Total interconnect delay = 11.070 ns ( 73.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INPUT\[0\] 1 CLK PIN_77 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_77; Fanout = 10; CLK Node = 'INPUT\[0\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.292 ns) 3.808 ns process_0~13 2 COMB LC_X20_Y4_N5 2 " "Info: 2: + IC(2.047 ns) + CELL(0.292 ns) = 3.808 ns; Loc. = LC_X20_Y4_N5; Fanout = 2; COMB Node = 'process_0~13'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { INPUT[0] process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.442 ns) 5.467 ns ORDER\[6\] 3 REG LC_X20_Y3_N5 1 " "Info: 3: + IC(1.217 ns) + CELL(0.442 ns) = 5.467 ns; Loc. = LC_X20_Y3_N5; Fanout = 1; REG Node = 'ORDER\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { process_0~13 ORDER[6] } "NODE_NAME" } } { "decoder_n_m.vhd" "" { Text "D:/Quartus/one/decoder0/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 40.30 % ) " "Info: Total cell delay = 2.203 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.264 ns ( 59.70 % ) " "Info: Total interconnect delay = 3.264 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { INPUT[0] process_0~13 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { INPUT[0] {} INPUT[0]~out0 {} process_0~13 {} ORDER[6] {} } { 0.000ns 0.000ns 2.047ns 1.217ns } { 0.000ns 1.469ns 0.292ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.043 ns" { INPUT[6] Equal16~7 process_0~14 ORDER[14]~144 ORDER[15]~145 ORDER[15]~129 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.043 ns" { INPUT[6] {} INPUT[6]~out0 {} Equal16~7 {} process_0~14 {} ORDER[14]~144 {} ORDER[15]~145 {} ORDER[15]~129 {} ORDER[6] {} } { 0.000ns 0.000ns 1.987ns 1.488ns 1.120ns 0.443ns 0.691ns 5.341ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.590ns 0.292ns 0.442ns 0.292ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { INPUT[0] process_0~13 ORDER[6] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { INPUT[0] {} INPUT[0]~out0 {} process_0~13 {} ORDER[6] {} } { 0.000ns 0.000ns 2.047ns 1.217ns } { 0.000ns 1.469ns 0.292ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 18:49:41 2019 " "Info: Processing ended: Sat Nov 02 18:49:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
