* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/                 
* RIPPLECARRYADDER/HSPICES/SCHEMATIC/NETLIST/RIPPLECARRYADDER.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON FEB 26 20:24:41 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_RIPPLECARRYADDER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: RIPPLECARRYADDER.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
XI8 CLK TEST NET058 GND DLATCH_G1 
XI9 CLK NET058 S0 GND DLATCH_G1 
XI7 CLK NET16 S3 GND DFF_G2 
XI6 CLK NET20 S2 GND DFF_G2 
XI5 CLK NET24 S1 GND DFF_G2 
XI3 A3 B3 NET41 COUT NET16 FULLADDER_G3 
XI2 A2 B2 NET46 NET41 NET20 FULLADDER_G3 
XI1 A1 B1 NET51 NET46 NET24 FULLADDER_G3 
XI0 A0 B0 CIN NET51 TEST FULLADDER_G3 
   
   
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_DFF_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DFF.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
* TERMINAL MAPPING: CLK = CLK
*                   D = D
*                   Q = Q
*                   _CLK = _CLK
.SUBCKT DFF_G2 CLK D Q _CLK 
XI13 _CLK D NET275 CLK DLATCH_G1 
XI14 CLK NET275 Q _CLK DLATCH_G1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS DFF_G2 
* FILE NAME: NCSU_DIGITAL_PARTS_DLATCH_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DLATCH.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
* TERMINAL MAPPING: CLK = CLK
*                   D = D
*                   Q = Q
*                   _CLK = _CLK
.SUBCKT DLATCH_G1 CLK D Q _CLK 
XI2 NET8 Q INV_1 
XI1 NET22 NET8 INV_1 
XI26 NET22 _CLK CLK Q TX_GATE_2 
XI0 NET22 CLK _CLK D TX_GATE_2 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_TX_GATE_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: TX_GATE.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
* TERMINAL MAPPING: D = D
*                   GN = GN
*                   GP = GP
*                   S = S
.SUBCKT TX_GATE_2 D GN GP S 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS TX_GATE_2 
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS DLATCH_G1 
* FILE NAME: ECE471_FULLADDER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: FULLADDER.
* GENERATED FOR: HSPICES.
* GENERATED ON FEB 26 20:24:41 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   C_IN = C_IN
*                   C_OUT = C_OUT
*                   S = S
.SUBCKT FULLADDER_G3 A B C_IN C_OUT S 
MP18 C_OUT NET0153 VDD! VDD!  TSMC25DP  L=240E-9 W=4.8E-6 AD=2.88E-12 
+AS=2.88E-12 PD=10.8E-6 PS=10.8E-6 M=1 
MP13 NET72 B VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP14 NET108 B VDD! VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 
+AS=3.456E-12 PD=12.72E-6 PS=12.72E-6 M=1 
MP15 NET115 B VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP16 NET107 B NET87 VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MP17 S NET0134 VDD! VDD!  TSMC25DP  L=240E-9 W=4.8E-6 AD=2.88E-12 AS=2.88E-12 
+PD=10.8E-6 PS=10.8E-6 M=1 
MP12 NET72 C_IN VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP11 NET72 A VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP9 NET0134 NET0153 NET72 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP8 NET87 A VDD! VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
MP6 NET0134 C_IN NET107 VDD!  TSMC25DP  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MP5 NET108 A VDD! VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 AS=3.456E-12 
+PD=12.72E-6 PS=12.72E-6 M=1 
MP1 NET0153 A NET115 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET0153 C_IN NET108 VDD!  TSMC25DP  L=240E-9 W=5.76E-6 AD=3.456E-12 
+AS=3.456E-12 PD=12.72E-6 PS=12.72E-6 M=1 
MN18 S NET0134 0 0  TSMC25DN  L=240E-9 W=2.4E-6 AD=1.44E-12 AS=1.44E-12 
+PD=6E-6 PS=6E-6 M=1 
MN15 NET124 B 0 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN16 NET144 C_IN 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN17 C_OUT NET0153 0 0  TSMC25DN  L=240E-9 W=2.4E-6 AD=1.44E-12 AS=1.44E-12 
+PD=6E-6 PS=6E-6 M=1 
MN10 NET0134 C_IN NET132 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN9 NET132 A NET124 0  TSMC25DN  L=240E-9 W=1.44E-6 AD=864E-15 AS=864E-15 
+PD=4.08E-6 PS=4.08E-6 M=1 
MN8 NET0134 NET0153 NET144 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 
+AS=576E-15 PD=3.12E-6 PS=3.12E-6 M=1 
MN5 NET144 A 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MN14 NET144 B 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN13 NET148 B 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN12 NET164 B 0 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
MN4 NET0153 C_IN NET164 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 
+AS=1.728E-12 PD=6.96E-6 PS=6.96E-6 M=1 
MN3 NET0153 A NET148 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET164 A 0 0  TSMC25DN  L=240E-9 W=2.88E-6 AD=1.728E-12 AS=1.728E-12 
+PD=6.96E-6 PS=6.96E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS FULLADDER_G3 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
