{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.608291",
   "Default View_TopLeft":"0,506",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2430 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2430 -y 300 -defaultsOSRD
preplace port port-id_clk_debug_0 -pg 1 -lvl 8 -x 2430 -y 900 -defaultsOSRD
preplace portBus gpio_io_o_0 -pg 1 -lvl 8 -x 2430 -y 660 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1540 -y 340 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 760 -defaultsOSRD
preplace inst crossbar_wrap_0 -pg 1 -lvl 3 -x 800 -y 760 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y 210 -defaultsOSRD
preplace inst axi_full2lite_conver_0 -pg 1 -lvl 6 -x 1920 -y 800 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1130 -y 860 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 7 -x 2250 -y 480 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -x 1920 -y 450 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2250 -y 740 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 5 -x 1540 -y 110 -defaultsOSRD
preplace inst uart_0 -pg 1 -lvl 7 -x 2250 -y 880 -defaultsOSRD
preplace inst cpu_0 -pg 1 -lvl 2 -x 520 -y 740 -defaultsOSRD
preplace netloc axi_bram_ctrl_0_bram_addr_a 1 4 1 1300 140n
preplace netloc axi_bram_ctrl_0_bram_clk_a 1 4 1 1280 80n
preplace netloc axi_bram_ctrl_0_bram_en_a 1 4 1 1310 100n
preplace netloc axi_bram_ctrl_0_bram_rst_a 1 4 1 1290 60n
preplace netloc axi_bram_ctrl_0_bram_we_a 1 4 1 1330 120n
preplace netloc axi_bram_ctrl_0_bram_wrdata_a 1 4 1 1320 160n
preplace netloc axi_gpio_0_gpio_io_o 1 0 8 20 650 NJ 650 NJ 650 970J 660 NJ 660 NJ 660 NJ 660 2400
preplace netloc bram_0_bram_rddata_a 1 4 2 N 220 1750
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 370 820 650 840 940 940 NJ 940 1760 900 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 660 370 660 650 660 960 350 1290 460 1760 310 2070
preplace netloc processing_system7_0_FCLK_RESET0_N 1 5 2 1750 590 2100
preplace netloc uart_0_clk_debug 1 7 1 NJ 900
preplace netloc uart_0_tx 1 5 3 1750J 290 NJ 290 2390
preplace netloc uart_0_uart_tx_cpu_pause 1 1 7 380 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 2390
preplace netloc axi_full2lite_conver_0_m_axi 1 6 1 2060 800n
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2090 440n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2080 450n
preplace netloc cpu_0_axi 1 2 1 N 740
preplace netloc crossbar_wrap_0_bram_m_axi 1 3 1 950 190n
preplace netloc crossbar_wrap_0_ram_m_axi 1 3 1 950 760n
preplace netloc crossbar_wrap_0_uart_m_axi 1 3 3 NJ 780 NJ 780 N
preplace netloc processing_system7_0_DDR 1 5 3 1750J 270 NJ 270 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 3 NJ 300 NJ 300 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 1750 360n
preplace netloc smartconnect_0_M00_AXI 1 4 1 1320 330n
levelinfo -pg 1 0 200 520 800 1130 1540 1920 2250 2430
pagesize -pg 1 -db -bbox -sgen 0 0 2590 1010
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"6",
   "da_ps7_cnt":"1"
}
