 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 19:36:11 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_7__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_7__1_/CLK (DFFX1_HVT)     0.0000 #   0.0000 r
  part_reg_reg_7__1_/Q (DFFX1_HVT)       0.2016     0.2016 r
  U14909/Y (AO22X1_HVT)                  0.1169     0.3185 r
  U10224/Y (AO22X1_HVT)                  0.0911     0.4096 r
  U14912/Y (AO22X1_HVT)                  0.0910     0.5006 r
  U14914/Y (AO22X1_HVT)                  0.0911     0.5917 r
  U14916/Y (AO22X1_HVT)                  0.0918     0.6835 r
  U14918/Y (NAND3X0_HVT)                 0.0694     0.7529 f
  U10221/Y (NAND2X1_HVT)                 0.1644     0.9173 r
  U14960/Y (MUX21X1_HVT)                 0.1709     1.0882 f
  U14971/Y (NAND2X0_HVT)                 0.0618     1.1500 r
  U14973/Y (NAND2X0_HVT)                 0.0585     1.2085 f
  U14974/Y (NAND2X0_HVT)                 0.0549     1.2634 r
  U14977/Y (NAND4X0_HVT)                 0.0932     1.3566 f
  U14978/Y (NAND2X0_HVT)                 0.0833     1.4399 r
  U10227/Y (AND2X2_HVT)                  0.1320     1.5719 r
  U10319/Y (MUX21X1_HVT)                 0.1521     1.7240 r
  U15053/Y (OR2X1_HVT)                   0.0806     1.8047 r
  U15059/Y (AO22X1_HVT)                  0.0858     1.8905 r
  U15064/Y (NAND2X0_HVT)                 0.0513     1.9418 f
  U15066/Y (NAND2X0_HVT)                 0.0516     1.9934 r
  U10226/Y (NAND2X0_HVT)                 0.0533     2.0467 f
  U10225/Y (NAND3X0_HVT)                 0.0469     2.0937 r
  U15092/Y (AO22X1_HVT)                  0.0995     2.1932 r
  U10502/Y (AO21X1_HVT)                  0.1161     2.3092 r
  U15100/Y (MUX21X1_HVT)                 0.1565     2.4657 r
  U10229/Y (OA22X1_HVT)                  0.1036     2.5693 r
  U10228/Y (AND2X1_HVT)                  0.0805     2.6498 r
  U15126/Y (NAND4X0_HVT)                 0.0757     2.7255 f
  U10286/Y (NAND3X2_HVT)                 0.1662     2.8917 r
  U15142/Y (NAND2X0_HVT)                 0.0682     2.9599 f
  U15143/Y (INVX0_HVT)                   0.0416     3.0015 r
  U15150/Y (OA21X1_HVT)                  0.1074     3.1089 r
  res4_comp_reg_1_/D (DFFX1_HVT)         0.0000     3.1089 r
  data arrival time                                 3.1089

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_1_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0909     3.1091
  data required time                                3.1091
  -----------------------------------------------------------
  data required time                                3.1091
  data arrival time                                -3.1089
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
