<html>
    <head>
        <title>
            EE204
        </title>
        
        <link rel="stylesheet" href="../../../css/sylb.css">
        <script src="../../../cordova.js"></script> 
<script>


function onLoad() {
document.addEventListener("deviceready", onDeviceReady, false);
}


function onDeviceReady() {
 
}
</script> 
    </head>
    <body onload="onLoad()"><div class="ui-content">
        <div class="head"><b> 
            
            
                  
                  <center><h1>Digital Electronics and Logic Design</h1>  </center> 
            
            
            
            
           
            
            
            
            
            
            
            
            </b></div>
                  
       
         
         
         
       <input type="button" class="b1" onclick="window.open('http://www.arkinnov.com/deld.html','_system','location=no','closebuttoncaption=Return');" value="Study Materials">
         
         
         
         
         
        
               
        
        <br><br><b>Syllabus</b>
        <p>
            
            Review of Number Systems and Codes, Digital Logic, Combinational Logic Circuits, Data
            Processing Circuits, Arithmetic Circuits, Flip-Flops, Registers, Counters, DACs and ADCs,
            Design of synchronous Sequential Circuits, Introduction to HDL.
        </p>
        
               
            
        <br><div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>
        Number Systems and Codes : Binary, Octal and
hexadecimal conversions- ASCII code, Excess -3 code,
Gray code, Error detection and correction - Parity
generators and checkers - Fixed point and floating point
arithmetic.
Binary addition and subtraction, unsigned and signed
numbers, 1's complement and 2's complement arithmetic.


        <br><br><div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>
        TTL logic and CMOS logic - Logic gates, Universal gates
- Boolean Laws and theorems, Sum of Products method,
Product of Sum method - K map representation and
simplification(upto four variables) - Pairs, Quads, Octets,
Dont care conditions.
        

        <hr>FIRST INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>
       Combinational circuits: Adders _ Full adder and half adder
- Subtractors, halfsubtractor and fullsubtractor - Carry
Look ahead adders - ALU(block diagram only).
Multiplexers, Demultiplexers, Encoders, BCD to decimel
decoders.
       


        <br><br><div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>
        Sequential circuits: Flip-Flops, SR, JK, D and T flip-flops,
JK Master Slave Flip-flop, Conversion of flip-flops,
Registers -SISO,SIPO, PISO, PIPO.
Counters : Asynchronous Counters - Modulus of a counter
- Mod N counters.
        
        
        
        <hr>SECOND INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>
        Synchronous counters: Preset and clear modes, Counter
Synthesis: Ring counter, Johnson Counter, Mod N counter,
Decade counter.
State Machines: State transition diagram, Moore and
Mealy Machines - Design equation and circuit diagram.


        <br><br><div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>
        Digital to Analog conversion

 - R-2R ladder, weighted
resistors.
Analog to Digital Conversion - Flash ADC, Successive
approximation, Integrating ADC.
Memory Basics, Read and Write, Addressing, ROMs,
PROMs and EPROMs, RAMs, Sequential Programmable
Logic Devices - PAL, PLA, FPGA (Introduction and basic
concepts only)
Introduction to VHDL, Implementation of AND, OR, half
adder and full adder.
  


        <hr>END SEMESTER EXAM<hr> 
        
        <br><div class="div3"></div><br>
        
            <b> Course Objectives</b><br> 
        
            To impart knowledge about digital logic and to gain the ability to design various digital circuits
        
    
            <br><br><b>Expected Outcome</b><br> 
        
            
            After the successful completion of this course, the students will be able to
            <ol>
                <li>Familiar with various number systems and Boolean algebra</li>
                <li> design and analyse any digital logic gate circuits and Flip flop based systems.</li>
                <li>Familiar with combinational circuits</li>
                <li> gain the capability of implementing various counters,</li>
                <li> describe the operation of ADC and DAC circuits</li>
                <li>acquire basic knowledge on VHDL</li>
            </ol>   
        
            <br><br><b>Text Book</b><br> 
        
            
           
            <ol>
                <li>Floyd T.L, Digital Fundamentals , 10/e, Pearson Education, 2011</li>
                <liC.H.Roth and L.L.Kimney Fundamentals of Logic Design, 7/e, Cengage Learning, 2013</li>
                
            </ol>
            
        
        
            <br><br><b>Reference Books</b><br> 
        
            
           
            <ol>
                <li>Donald P Leach, Albert Paul Malvino and GoutamSaha., Digital Principles and Applications,
8/e, by Mc Graw Hill</li>
                <li> Mano M.M, Logic and Computer Design Fundamentals, 4/e, , Pearson Education.</li>
                <li> Tocci R.J and N.S.Widmer, Digital Systems, Principles and Applications, 11/e, , Pearson
Education.</li>
                <li>  John F. Wakerly, Digital Design: Principles and Practices, 4/e, , Pearson, 2005</li>
                <li>Charles I. Hubert, Electric Machines, Pearson, New Delhi 2007</li>
                <li>Taub & Schilling: Digital Integrated Electronics, McGraw Hill,1997</li>
            </ol>
        
             <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br> 
        
        
           
        <br> Part A: 8 questions.
        <br> One question from each module of Module I - IV; and two each from Module V & VI.
        <br> Student has to answer all questions. (8 x5)=40
        <br> Part B: 3 questions uniformly covering modules I & II
        <br> Student has to answer any 2 questions: (2 x 10) =20
        <br> Part C: 3 questions uniformly covering modules III & IV
        <br> Student has to answer any 2 questions: (2 x 10) =20
        <br> Part D: 3 questions uniformly covering modules V & VI
        <br> Student has to answer any 2 questions: (2 x 10) =20
        <br> Note: Each question can have maximum of 4 sub questions, if needed.<br> <br> <br> <br> <br> <br> <br> <br> <br> <br> 
    
    
    
     
    
    
    </div><!-- container close --> </body>








</html>