/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 136 264 304 280)
	(text "INPUT" (rect 125 0 153 9)(font "Arial" (font_size 6)))
	(text "In_clc" (rect 5 0 34 10)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 16)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 824 264 1000 280)
	(text "OUTPUT" (rect 1 0 39 9)(font "Arial" (font_size 6)))
	(text "Out_led" (rect 90 0 128 12)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 648 240 800 320)
	(text "delay_test" (rect 5 0 56 10)(font "Arial" ))
	(text "inst" (rect 8 64 25 74)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 10)(font "Arial" ))
		(text "clock" (rect 21 27 46 37)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "led_out" (rect 0 0 35 10)(font "Arial" ))
		(text "led_out" (rect 102 27 137 37)(font "Arial" ))
		(line (pt 152 32)(pt 136 32))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(symbol
	(rect 488 240 640 304)
	(text "clock_divider_1024" (rect 5 0 124 14)(font "Intel Clear" (font_size 8)))
	(text "inst1" (rect 8 40 30 52)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK_IN" (rect 0 0 43 14)(font "Intel Clear" (font_size 8)))
		(text "CLK_IN" (rect 24 16 67 30)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "CLK_OUT" (rect 0 0 57 14)(font "Intel Clear" (font_size 8)))
		(text "CLK_OUT" (rect 72 16 129 30)(font "Intel Clear" (font_size 8)))
		(line (pt 152 32)(pt 136 32))
	)
	(drawing
		(rectangle (rect 16 16 136 40))
	)
)
(symbol
	(rect 320 240 472 304)
	(text "clock_divider_1024" (rect 5 0 124 14)(font "Intel Clear" (font_size 8)))
	(text "inst2" (rect 8 40 30 52)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK_IN" (rect 0 0 43 14)(font "Intel Clear" (font_size 8)))
		(text "CLK_IN" (rect 24 16 67 30)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "CLK_OUT" (rect 0 0 57 14)(font "Intel Clear" (font_size 8)))
		(text "CLK_OUT" (rect 72 16 129 30)(font "Intel Clear" (font_size 8)))
		(line (pt 152 32)(pt 136 32))
	)
	(drawing
		(rectangle (rect 16 16 136 40))
	)
)
(connector
	(pt 648 272)
	(pt 640 272)
)
(connector
	(pt 472 272)
	(pt 488 272)
)
(connector
	(pt 800 272)
	(pt 824 272)
)
(connector
	(pt 304 272)
	(pt 320 272)
)
