\hypertarget{struct_f_m_c___bank1___type_def}{}\doxysection{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1___type_def}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}


Flexible Memory Controller.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}{BTCR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00967}{967}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}\label{struct_f_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}} 
\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BTCR}{BTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BTCR\mbox{[}8\mbox{]}}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00969}{969}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
