

================================================================
== Vivado HLS Report for 'memcpyHW'
================================================================
* Date:           Tue May 24 13:10:24 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        custDMA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|        33|         32|         32|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      7|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     64|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     71|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_116_p2        |     +    |      0|  0|   2|           2|           1|
    |exitcond8_fu_110_p2  |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_121       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_137       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_94        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   7|           7|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  60|         35|    1|         35|
    |i_phi_fu_103_p4  |   2|          2|    2|          4|
    |i_reg_99         |   2|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  64|         39|    5|         43|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  34|   0|   34|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond8_reg_137      |   1|   0|    1|          0|
    |i_1_reg_141            |   2|   0|    2|          0|
    |i_reg_99               |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+------------------------+-----+-----+--------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none |    memcpyHW    | return value |
|ap_rst                  |  in |    1| ap_ctrl_none |    memcpyHW    | return value |
|dataStream_V_dout       |  in |   32|    ap_fifo   |  dataStream_V  |    pointer   |
|dataStream_V_empty_n    |  in |    1|    ap_fifo   |  dataStream_V  |    pointer   |
|dataStream_V_read       | out |    1|    ap_fifo   |  dataStream_V  |    pointer   |
|offsetStream_V_dout     |  in |   32|    ap_fifo   | offsetStream_V |    pointer   |
|offsetStream_V_empty_n  |  in |    1|    ap_fifo   | offsetStream_V |    pointer   |
|offsetStream_V_read     | out |    1|    ap_fifo   | offsetStream_V |    pointer   |
|m_req_din               | out |    1|    ap_bus    |        m       |    pointer   |
|m_req_full_n            |  in |    1|    ap_bus    |        m       |    pointer   |
|m_req_write             | out |    1|    ap_bus    |        m       |    pointer   |
|m_rsp_empty_n           |  in |    1|    ap_bus    |        m       |    pointer   |
|m_rsp_read              | out |    1|    ap_bus    |        m       |    pointer   |
|m_address               | out |   32|    ap_bus    |        m       |    pointer   |
|m_datain                |  in |   32|    ap_bus    |        m       |    pointer   |
|m_dataout               | out |   32|    ap_bus    |        m       |    pointer   |
|m_size                  | out |   32|    ap_bus    |        m       |    pointer   |
|wr                      |  in |    1|    ap_none   |       wr       |    scalar    |
+------------------------+-----+-----+--------------+----------------+--------------+

