$date
	Sat Apr 02 00:58:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module notif1_tb $end
$var wire 1 ! out_0451 $end
$var reg 1 " ctrl1 $end
$var reg 1 # inp $end
$scope module a $end
$var wire 1 " cltr $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
x!
$end
#1
1#
#2
0#
#3
1#
#9
0#
0!
#13
1!
#19
0"
#27
1"
z!
#31
1!
#40
