*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/ted/srcFPGA/libprimitive/libpipeline/.dvt/default.build
*** Done analyzing build configuration [5 ms] ***
*** Start SystemVerilog build ***
*** Done parsing [LT 0.0 ms, PT 0.0 ms, SGT 0%, UGT 0%] ***
*** Total number of lines [0] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [8 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RNA) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 5 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 6 (Verilog - FSC) [0 ms] ...
Performing mixed post full build step 7 (Verilog - US) [1 ms] ...
*** Done mixed mode extension build [1s.068ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [0 ms] ***
