/* generated configuration header file - do not edit */
#ifndef BSP_CLOCK_CFG_H_
#define BSP_CLOCK_CFG_H_
#define BSP_CFG_CLOCKS_SECURE (0)
#define BSP_CFG_CLOCKS_OVERRIDE (0)
#define BSP_CFG_CLOCK_OSCCLK_HZ (24000000) /* OSC 24000000Hz */
#define BSP_CFG_PLL1_SEL (0) /* PLL1 x50 */
#define BSP_CFG_PLL2_SEL (0) /* PLL2 x66.7 (No SSCG) */
#define BSP_CFG_PLL3_SEL (0) /* PLL3 x66.7 */
#define BSP_CFG_PLL4_SEL (0) /* PLL4 x33.3 */
#define BSP_CFG_PLL5_SEL (0) /* PLL5 x62.5 */
#define BSP_CFG_PLL6_SEL (0) /* PLL6 x41.67 */
#define BSP_CFG_CLOCK_ICLK_DIV (1) /* PLL1 x 1/1 */
#define BSP_CFG_CLOCK_ICLK_HZ2 (1200000000) /* ICLK 1200000000Hz */
#define BSP_CFG_CLOCK_ICLK_HZ (1200000000) /* ICLK 1200000000Hz */
#define BSP_CFG_CLOCK_I2CLK_HZ (200000000) /* I2CLK 200000000Hz */
#define BSP_CFG_CLOCK_GCLK_HZ (500000000) /* GCLK 500000000Hz */
#define BSP_CFG_CLOCK_S0CLK_HZ (12000) /* S0CLK 12000Hz */
#define BSP_CFG_CLOCK_S1CLK_HZ (6000) /* S1CLK 6000Hz */
#define BSP_CFG_CLOCK_SPI0CLK_HZ (200000000) /* SPI0CLK 200000000Hz */
#define BSP_CFG_CLOCK_SPI1CLK_HZ (100000000) /* SPI1CLK 100000000Hz */
#define BSP_CFG_CLOCK_SD0CLK_HZ (533000000) /* SD0CLK 533000000Hz */
#define BSP_CFG_CLOCK_SD1CLK_HZ (533000000) /* SD1CLK 533000000Hz */
#define BSP_CFG_CLOCK_M0CLK_HZ (200000000) /* M0CLK 200000000Hz */
#define BSP_CFG_CLOCK_M1CLK_HZ (3000000000) /* M1CLK 3000000000Hz */
#define BSP_CFG_CLOCK_M2CLK_HZ (266500000) /* M2CLK 266500000Hz */
#define BSP_CFG_CLOCK_M3CLK_HZ (3000000000) /* M3CLK 3000000000Hz */
#define BSP_CFG_CLOCK_M4CLK_HZ (16656000) /* M4CLK 16656000Hz */
#define BSP_CFG_CLOCK_HPCLK_HZ (250000000) /* HPCLK 250000000Hz */
#define BSP_CFG_CLOCK_TSUCLK_HZ (80000000) /* TSUCLK 80000000Hz */
#define BSP_CFG_CLOCK_ZTCLK_HZ (100000000) /* ZTCLK 100000000Hz */
#define BSP_CFG_CLOCK_P0CLK_HZ (100000000) /* P0CLK 100000000Hz */
#define BSP_CFG_CLOCK_P1CLK_HZ (200000000) /* P1CLK 200000000Hz */
#define BSP_CFG_CLOCK_P2CLK_HZ (100000000) /* P2CLK 100000000Hz */
#define BSP_CFG_CLOCK_ATCLK_HZ (400000000) /* ATCLK 400000000Hz */
#endif /* BSP_CLOCK_CFG_H_ */
