;; -*- Emacs-Lisp -*-

;;; .emacs-vhdl-cache-dir-antonio - design hierarchy cache file for Emacs VHDL Mode 3.38.1

;; Directory : "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/"
;; Saved     : 2020-01-08 11:30:20 antonio


;; version number
(setq vhdl-cache-version "3.38.1")

;; directory name
(setq directory "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/")

;; entity and architecture cache
(vhdl-aput 'vhdl-entity-alist directory '
(("tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_bram_tdp" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd" 68 (("rtl" "rtl" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd" 90 nil nil)) "rtl" (("ieee" . "std_logic_1164") ("ieee" . "std_logic_unsigned"))) ("tri_mode_ethernet_mac_0_fifo_block" "tri_mode_ethernet_mac_0_fifo_block" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 93 (("wrapper" "wrapper" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 164 (("trimac_sup_block" "trimac_sup_block" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 341 "tri_mode_ethernet_mac_0_support" "tri_mode_ethernet_mac_0_support" nil nil nil nil) ("rx_mac_reset_gen" "rx_mac_reset_gen" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 409 "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_reset_sync" nil nil nil nil) ("tx_mac_reset_gen" "tx_mac_reset_gen" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 417 "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_reset_sync" nil nil nil nil) ("user_side_fifo" "user_side_FIFO" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" 431 "tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" "tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" nil nil nil nil)) nil)) "wrapper" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("unisim" . "vcomponents"))) ("tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_reset_sync" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 67 (("rtl" "rtl" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 87 (("reset_sync0" "reset_sync0" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 109 "FDPE" "fdpe" nil nil nil nil) ("reset_sync1" "reset_sync1" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 121 "FDPE" "fdpe" nil nil nil nil) ("reset_sync2" "reset_sync2" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 133 "FDPE" "fdpe" nil nil nil nil) ("reset_sync3" "reset_sync3" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 145 "FDPE" "fdpe" nil nil nil nil) ("reset_sync4" "reset_sync4" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" 157 "FDPE" "fdpe" nil nil nil nil)) nil)) "rtl" (("ieee" . "std_logic_1164") ("unisim" . "vcomponents"))) ("tri_mode_ethernet_mac_0_rx_client_fifo" "tri_mode_ethernet_mac_0_rx_client_fifo" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" 116 (("rtl" "RTL" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" 142 (("resync_wr_store_frame_tog" "resync_wr_store_frame_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" 486 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("sync_rd_addr_tog" "sync_rd_addr_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" 801 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("rx_ramgen_i" "rx_ramgen_i" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" 901 "tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_bram_tdp" nil nil nil nil)) nil)) "rtl" (("unisim" . "vcomponents") ("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("tri_mode_ethernet_mac_0_support" "tri_mode_ethernet_mac_0_support" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd" 68 (("wrapper" "wrapper" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd" 132 (("tri_mode_ethernet_mac_i" "tri_mode_ethernet_mac_i" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd" 206 "tri_mode_ethernet_mac_0" "tri_mode_ethernet_mac_0" nil nil nil nil)) nil)) "wrapper" (("unisim" . "vcomponents") ("ieee" . "std_logic_1164"))) ("tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 67 (("structural" "structural" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 84 (("data_sync_reg0" "data_sync_reg0" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 113 "FDRE" "fdre" nil nil nil nil) ("data_sync_reg1" "data_sync_reg1" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 126 "FDRE" "fdre" nil nil nil nil) ("data_sync_reg2" "data_sync_reg2" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 138 "FDRE" "fdre" nil nil nil nil) ("data_sync_reg3" "data_sync_reg3" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 150 "FDRE" "fdre" nil nil nil nil) ("data_sync_reg4" "data_sync_reg4" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" 162 "FDRE" "fdre" nil nil nil nil)) nil)) "structural" (("ieee" . "std_logic_1164") ("unisim" . "vcomponents"))) ("tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" "tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" 75 (("rtl" "RTL" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" 117 (("tx_fifo_i" "tx_fifo_i" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" 181 "tri_mode_ethernet_mac_0_tx_client_fifo" "tri_mode_ethernet_mac_0_tx_client_fifo" nil nil nil nil) ("rx_fifo_i" "rx_fifo_i" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" 212 "tri_mode_ethernet_mac_0_rx_client_fifo" "tri_mode_ethernet_mac_0_rx_client_fifo" nil nil nil nil)) nil)) "rtl" (("unisim" . "vcomponents") ("ieee" . "std_logic_1164"))) ("tri_mode_ethernet_mac_0_tx_client_fifo" "tri_mode_ethernet_mac_0_tx_client_fifo" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 102 (("rtl" "RTL" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 135 (("resync_rd_tran_frame_tog" "resync_rd_tran_frame_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 993 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("resync_rd_tran_frame_tog" "resync_rd_tran_frame_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1064 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil ("gen_hd_count")) ("resync_wr_frame_in_fifo" "resync_wr_frame_in_fifo" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1174 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("resync_wr_frames_in_fifo" "resync_wr_frames_in_fifo" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1182 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("resync_fif_valid_tog" "resync_fif_valid_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1191 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("resync_rd_txfer_tog" "resync_rd_txfer_tog" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1579 "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" nil nil nil nil) ("tx_ramgen_i" "tx_ramgen_i" "~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" 1732 "tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_bram_tdp" nil nil nil nil)) nil)) "rtl" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))))
)

;; configuration cache
(vhdl-aput 'vhdl-config-alist directory '
nil
)

;; package cache
(vhdl-aput 'vhdl-package-alist directory '
nil
)

;; instantiated entities cache
(vhdl-aput 'vhdl-ent-inst-alist directory '
(("tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_rx_client_fifo" "tri_mode_ethernet_mac_0_tx_client_fifo" "fdre" "fdre" "fdre" "fdre" "fdre" "tri_mode_ethernet_mac_0" "tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "fdpe" "fdpe" "fdpe" "fdpe" "fdpe" "tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_support"))
)

;; design units per file cache
(vhdl-aput 'vhdl-file-alist directory '
(("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" ("tri_mode_ethernet_mac_0_tx_client_fifo") ("rtl") ("tri_mode_ethernet_mac_0_tx_client_fifo") nil nil nil ("tx_ramgen_i" "resync_rd_txfer_tog" "resync_fif_valid_tog" "resync_wr_frames_in_fifo" "resync_wr_frame_in_fifo" "resync_rd_tran_frame_tog" "resync_rd_tran_frame_tog") ("tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" ("tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo") ("rtl") ("tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo") nil nil nil ("rx_fifo_i" "tx_fifo_i") ("tri_mode_ethernet_mac_0_rx_client_fifo" "tri_mode_ethernet_mac_0_tx_client_fifo")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" ("tri_mode_ethernet_mac_0_sync_block") ("structural") ("tri_mode_ethernet_mac_0_sync_block") nil nil nil ("data_sync_reg4" "data_sync_reg3" "data_sync_reg2" "data_sync_reg1" "data_sync_reg0") ("fdre" "fdre" "fdre" "fdre" "fdre")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd" ("tri_mode_ethernet_mac_0_support") ("wrapper") ("tri_mode_ethernet_mac_0_support") nil nil nil ("tri_mode_ethernet_mac_i") ("tri_mode_ethernet_mac_0")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" ("tri_mode_ethernet_mac_0_rx_client_fifo") ("rtl") ("tri_mode_ethernet_mac_0_rx_client_fifo") nil nil nil ("rx_ramgen_i" "sync_rd_addr_tog" "resync_wr_store_frame_tog") ("tri_mode_ethernet_mac_0_bram_tdp" "tri_mode_ethernet_mac_0_sync_block" "tri_mode_ethernet_mac_0_sync_block")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" ("tri_mode_ethernet_mac_0_reset_sync") ("rtl") ("tri_mode_ethernet_mac_0_reset_sync") nil nil nil ("reset_sync4" "reset_sync3" "reset_sync2" "reset_sync1" "reset_sync0") ("fdpe" "fdpe" "fdpe" "fdpe" "fdpe")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" ("tri_mode_ethernet_mac_0_fifo_block") ("wrapper") ("tri_mode_ethernet_mac_0_fifo_block") nil nil nil ("user_side_fifo" "tx_mac_reset_gen" "rx_mac_reset_gen" "trimac_sup_block") ("tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo" "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_reset_sync" "tri_mode_ethernet_mac_0_support")) ("~/mnt/Corso_VHDL/Lab9/Progetto/firmware/Lab9.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd" ("tri_mode_ethernet_mac_0_bram_tdp") ("rtl") ("tri_mode_ethernet_mac_0_bram_tdp") nil nil nil nil nil))
)

;; shown design units cache
(vhdl-aput 'vhdl-speedbar-shown-unit-alist directory '
(("tri_mode_ethernet_mac_0_tx_client_fifo" ("rtl")))
)
