{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4840ee5b",
   "metadata": {},
   "source": [
    "### Appendix C: Compiler Directives\n",
    "\n",
    "Compiler directives in SystemVerilog are special commands that control the compilation process and provide instructions to the simulator or synthesis tool. They begin with a backtick (`) and are processed before the actual SystemVerilog code compilation.\n",
    "\n",
    "#### C.1 Text Substitution Directives\n",
    "\n",
    "##### `define and `undef\n",
    "\n",
    "The `define directive creates text macros that can be used throughout the design.\n",
    "\n",
    "```systemverilog\n",
    "// Basic macro definition\n",
    "`define WIDTH 32\n",
    "`define DEPTH 1024\n",
    "\n",
    "// Macro with parameters\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "\n",
    "// Using macros\n",
    "module memory_block;\n",
    "    logic [`WIDTH-1:0] data [`DEPTH-1:0];\n",
    "    \n",
    "    initial begin\n",
    "        int val1 = 10, val2 = 20;\n",
    "        int maximum = `MAX(val1, val2);\n",
    "        int minimum = `MIN(val1, val2);\n",
    "        $display(\"Max: %0d, Min: %0d\", maximum, minimum);\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Undefine macro\n",
    "`undef WIDTH\n",
    "`undef MAX\n",
    "```\n",
    "\n",
    "##### Multi-line Macros\n",
    "\n",
    "```systemverilog\n",
    "// Multi-line macro definition\n",
    "`define CLOCK_GEN(clk_name, period) \\\n",
    "    initial clk_name = 0; \\\n",
    "    always #(period/2) clk_name = ~clk_name;\n",
    "\n",
    "// Usage\n",
    "module testbench;\n",
    "    logic clk;\n",
    "    `CLOCK_GEN(clk, 10)\n",
    "    \n",
    "    initial begin\n",
    "        #100 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `ifdef, `ifndef, `else, `elsif, `endif\n",
    "\n",
    "Conditional compilation directives allow selective compilation of code.\n",
    "\n",
    "```systemverilog\n",
    "// Conditional compilation based on defines\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS\n",
    "\n",
    "module processor;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    `ifdef DEBUG_MODE\n",
    "        // Debug code - only included if DEBUG_MODE is defined\n",
    "        initial $display(\"Debug mode enabled\");\n",
    "        \n",
    "        always @(instruction) begin\n",
    "            $display(\"Instruction: %h\", instruction);\n",
    "        end\n",
    "    `endif\n",
    "    \n",
    "    `ifndef SYNTHESIS\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $dumpfile(\"processor.vcd\");\n",
    "            $dumpvars(0, processor);\n",
    "        end\n",
    "    `else\n",
    "        // Synthesis-specific code\n",
    "        // synthesis translate_off\n",
    "        initial $display(\"Synthesis mode\");\n",
    "        // synthesis translate_on\n",
    "    `endif\n",
    "    \n",
    "    `ifdef FEATURE_A\n",
    "        // Feature A implementation\n",
    "        logic feature_a_enable;\n",
    "    `elsif FEATURE_B\n",
    "        // Feature B implementation\n",
    "        logic feature_b_enable;\n",
    "    `else\n",
    "        // Default implementation\n",
    "        logic default_enable;\n",
    "    `endif\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.2 File Inclusion Directives\n",
    "\n",
    "##### `include\n",
    "\n",
    "The `include directive inserts the contents of another file at the point of inclusion.\n",
    "\n",
    "```systemverilog\n",
    "// common_defines.sv\n",
    "`define BUS_WIDTH 32\n",
    "`define ADDR_WIDTH 16\n",
    "`define TRUE  1'b1\n",
    "`define FALSE 1'b0\n",
    "\n",
    "// main_module.sv\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module cpu;\n",
    "    logic [`BUS_WIDTH-1:0] data_bus;\n",
    "    logic [`ADDR_WIDTH-1:0] address_bus;\n",
    "    logic enable = `TRUE;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.3 Compiler Control Directives\n",
    "\n",
    "##### `timescale\n",
    "\n",
    "Specifies the time unit and precision for simulation.\n",
    "\n",
    "```systemverilog\n",
    "// Format: `timescale <time_unit>/<time_precision>\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module timing_example;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        #5.5 clk = 1;    // 5.5ns delay\n",
    "        #10.25 clk = 0;  // 10.25ns delay (rounded to 10.25ns)\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `default_nettype\n",
    "\n",
    "Controls the default net type for implicit declarations.\n",
    "\n",
    "```systemverilog\n",
    "// Default is 'wire'\n",
    "`default_nettype wire\n",
    "\n",
    "module default_wire_example;\n",
    "    // implicitly declares 'sig' as wire\n",
    "    assign sig = 1'b1;\n",
    "endmodule\n",
    "\n",
    "// Change default to 'none' to catch undeclared signals\n",
    "`default_nettype none\n",
    "\n",
    "module strict_example;\n",
    "    logic data;  // Must explicitly declare all signals\n",
    "    // assign undefined_sig = 1'b1;  // This would cause an error\n",
    "endmodule\n",
    "\n",
    "// Reset to default\n",
    "`default_nettype wire\n",
    "```\n",
    "\n",
    "##### `celldefine and `endcelldefine\n",
    "\n",
    "Mark modules as cell definitions for library characterization.\n",
    "\n",
    "```systemverilog\n",
    "`celldefine\n",
    "module and_gate(output y, input a, b);\n",
    "    assign y = a & b;\n",
    "endmodule\n",
    "`endcelldefine\n",
    "```\n",
    "\n",
    "#### C.4 Line Control Directives\n",
    "\n",
    "##### `line\n",
    "\n",
    "Provides line number and file name information for error reporting.\n",
    "\n",
    "```systemverilog\n",
    "`line 100 \"original_file.sv\" 1\n",
    "// Compiler will report this as line 100 of original_file.sv\n",
    "module line_control_example;\n",
    "    // This will be reported as line 102\n",
    "    logic [7:0] data;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `__FILE__ and `__LINE__\n",
    "\n",
    "Predefined macros that expand to current file name and line number.\n",
    "\n",
    "```systemverilog\n",
    "module debug_info;\n",
    "    initial begin\n",
    "        $display(\"Current file: %s\", `__FILE__);\n",
    "        $display(\"Current line: %0d\", `__LINE__);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.5 Pragma Directives\n",
    "\n",
    "##### `pragma\n",
    "\n",
    "Provides tool-specific directives without affecting other tools.\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis pragmas\n",
    "`pragma synthesis_off\n",
    "// This code is ignored during synthesis\n",
    "initial $display(\"Simulation only\");\n",
    "`pragma synthesis_on\n",
    "\n",
    "// Tool-specific pragmas\n",
    "`pragma translate_off\n",
    "// Ignored by specific tools\n",
    "`pragma translate_on\n",
    "```\n",
    "\n",
    "#### C.6 Advanced Macro Techniques\n",
    "\n",
    "##### Stringification and Token Concatenation\n",
    "\n",
    "```systemverilog\n",
    "// String conversion\n",
    "`define STRING(x) `\"x`\"\n",
    "`define DISPLAY_VAR(var) $display(`STRING(var) \" = %0d\", var)\n",
    "\n",
    "// Token concatenation\n",
    "`define CONCAT(a,b) a``b\n",
    "`define REG_DECLARE(name, width) logic [width-1:0] `CONCAT(name,_reg)\n",
    "\n",
    "module macro_advanced;\n",
    "    `REG_DECLARE(data, 8)    // Creates: logic [7:0] data_reg\n",
    "    `REG_DECLARE(addr, 16)   // Creates: logic [15:0] addr_reg\n",
    "    \n",
    "    initial begin\n",
    "        data_reg = 8'hAA;\n",
    "        `DISPLAY_VAR(data_reg)  // Displays: \"data_reg = 170\"\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Macro Arguments and Default Values\n",
    "\n",
    "```systemverilog\n",
    "// Macro with default parameters\n",
    "`define COUNTER(name, width=8, reset_val=0) \\\n",
    "    logic [width-1:0] name; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) name <= reset_val; \\\n",
    "        else name <= name + 1; \\\n",
    "    end\n",
    "\n",
    "module counter_example;\n",
    "    logic clk, rst_n;\n",
    "    \n",
    "    // Use defaults\n",
    "    `COUNTER(cnt1)              // 8-bit counter, reset to 0\n",
    "    \n",
    "    // Override width\n",
    "    `COUNTER(cnt2, 16)          // 16-bit counter, reset to 0\n",
    "    \n",
    "    // Override both\n",
    "    `COUNTER(cnt3, 12, 'hAAA)   // 12-bit counter, reset to 0xAAA\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.7 Debugging and Documentation Directives\n",
    "\n",
    "##### `begin_keywords and `end_keywords\n",
    "\n",
    "Specify SystemVerilog keyword version.\n",
    "\n",
    "```systemverilog\n",
    "`begin_keywords \"1800-2012\"\n",
    "// Use SystemVerilog-2012 keywords\n",
    "module sv2012_module;\n",
    "    // SystemVerilog-2012 specific features\n",
    "endmodule\n",
    "`end_keywords\n",
    "```\n",
    "\n",
    "##### Custom Assertion Macros\n",
    "\n",
    "```systemverilog\n",
    "// Assertion macros for verification\n",
    "`define ASSERT(condition, message) \\\n",
    "    assert(condition) else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                                  message, `__FILE__, `__LINE__)\n",
    "\n",
    "`define ASSERT_CLK(clk, condition, message) \\\n",
    "    assert property (@(posedge clk) condition) \\\n",
    "    else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                message, `__FILE__, `__LINE__)\n",
    "\n",
    "module assertion_example;\n",
    "    logic clk, reset_n, valid, ready;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        `ASSERT(reset_n !== 1'bx, \"Reset signal is unknown\")\n",
    "        `ASSERT_CLK(clk, valid |-> ready, \"Ready must be high when valid\")\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.8 Best Practices for Compiler Directives\n",
    "\n",
    "##### Coding Standards\n",
    "\n",
    "```systemverilog\n",
    "// 1. Use meaningful macro names\n",
    "`define FIFO_DEPTH_SMALL  16\n",
    "`define FIFO_DEPTH_MEDIUM 64\n",
    "`define FIFO_DEPTH_LARGE  256\n",
    "\n",
    "// 2. Protect against multiple inclusions\n",
    "`ifndef _COMMON_DEFINES_SV_\n",
    "`define _COMMON_DEFINES_SV_\n",
    "\n",
    "// Common definitions here\n",
    "`define DATA_WIDTH 32\n",
    "\n",
    "`endif // _COMMON_DEFINES_SV_\n",
    "\n",
    "// 3. Use consistent naming conventions\n",
    "`define CFG_ENABLE_FEATURE_A\n",
    "`define CFG_DISABLE_DEBUG_MODE\n",
    "`define CFG_SET_TIMEOUT(val) val\n",
    "\n",
    "// 4. Document complex macros\n",
    "/**\n",
    " * CREATE_FSM - Creates a finite state machine template\n",
    " * @param fsm_name: Name of the FSM instance\n",
    " * @param state_type: Enumerated type for states\n",
    " * @param reset_state: Initial state after reset\n",
    " */\n",
    "`define CREATE_FSM(fsm_name, state_type, reset_state) \\\n",
    "    state_type fsm_name``_current, fsm_name``_next; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) fsm_name``_current <= reset_state; \\\n",
    "        else fsm_name``_current <= fsm_name``_next; \\\n",
    "    end\n",
    "```\n",
    "\n",
    "##### Common Pitfalls and Solutions\n",
    "\n",
    "```systemverilog\n",
    "// Pitfall 1: Macro argument side effects\n",
    "`define BAD_MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "// Problem: arguments evaluated multiple times\n",
    "\n",
    "`define GOOD_MAX(a,b) \\\n",
    "    function automatic int max_func; \\\n",
    "        int temp_a = a, temp_b = b; \\\n",
    "        max_func = (temp_a > temp_b) ? temp_a : temp_b; \\\n",
    "    endfunction : max_func\n",
    "\n",
    "// Pitfall 2: Missing parentheses in macro expressions\n",
    "`define BAD_MULTIPLY(a,b) a * b        // Precedence issues\n",
    "`define GOOD_MULTIPLY(a,b) ((a) * (b)) // Safe precedence\n",
    "\n",
    "// Pitfall 3: Macro scope pollution\n",
    "module macro_scope_example;\n",
    "    `define LOCAL_TEMP 42\n",
    "    // Use LOCAL_TEMP here\n",
    "    `undef LOCAL_TEMP  // Clean up after use\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.9 Tool-Specific Directives\n",
    "\n",
    "##### Synthesis Directives\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis control\n",
    "`ifdef SYNTHESIS\n",
    "    // synthesis attribute keep_hierarchy \"true\"\n",
    "    // synthesis attribute dont_touch \"true\"\n",
    "`endif\n",
    "\n",
    "// Coverage directives\n",
    "`ifdef COVERAGE\n",
    "    // coverage off\n",
    "    initial $display(\"Coverage collection disabled for this block\");\n",
    "    // coverage on\n",
    "`endif\n",
    "```\n",
    "\n",
    "##### Simulation Directives\n",
    "\n",
    "```systemverilog\n",
    "// Simulation-specific optimizations\n",
    "`ifdef SIMULATION\n",
    "    `define SIM_DELAY #1\n",
    "    `define SIM_DISPLAY(msg) $display(\"[%0t] %s\", $time, msg)\n",
    "`else\n",
    "    `define SIM_DELAY\n",
    "    `define SIM_DISPLAY(msg)\n",
    "`endif\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Compiler directives are powerful tools that provide fine-grained control over the compilation and simulation process. Key points to remember:\n",
    "\n",
    "1. **Text Substitution**: Use `define for constants and parameterized macros\n",
    "2. **Conditional Compilation**: Leverage `ifdef family for configurable designs\n",
    "3. **File Management**: Use `include for modular code organization\n",
    "4. **Tool Control**: Apply `timescale, `default_nettype for simulation control\n",
    "5. **Best Practices**: Follow naming conventions, document complex macros, and avoid common pitfalls\n",
    "\n",
    "Proper use of compiler directives enhances code reusability, maintainability, and configurability while supporting different design flows and target technologies."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
