// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
output out = and_gate( a, b );

module_end
ENDMODULE
endmodule
