// Seed: 195097180
module module_0 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic _id_5;
  ;
  assign id_4[id_5] = -1 - 1;
  always force id_1 = 1;
endmodule
module module_2 #(
    parameter id_6 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_5 = id_2[-1];
  logic [id_6 : -1] id_7;
  bufif1 primCall (id_1, id_2, id_3);
endmodule
