`timescale 1ns/1ps

module sram #(
    parameter int unsigned DATA = 32,
    parameter int unsigned HASH = 24,
    parameter int unsigned BIT_COUNT = 9_600_000
) (
    input  logic             PCLK,
    input  logic             PRESETN,
    input  logic             start,
    input  logic             mode,
    input  logic [DATA-1:0]  id_data,
    input  logic [HASH-1:0]  index1,
    input  logic [HASH-1:0]  index2,
    input  logic [HASH-1:0]  index3,
    input  logic [HASH-1:0]  index4,
    input  logic             fallback_hit,
    output logic             match,
    output logic             fallback_match,
    output logic             done
);
    
    logic mem [0:BIT_COUNT-1];

    initial begin
        for (int unsigned init_idx = 0; init_idx < BIT_COUNT; init_idx++)
            mem[init_idx] = 1'b0;
    end

    always @(posedge PCLK or negedge PRESETN) begin
        if (!PRESETN) begin
            match <= 1'b0;
            fallback_match <= 1'b0;
            done <= 1'b0;
        end else if (start) begin
            done <= 1'b1;
            if (mode) begin
                mem[index1] <= 1'b1;
                mem[index2] <= 1'b1;
                mem[index3] <= 1'b1;
                mem[index4] <= 1'b1;
                match <= 1'b0;
                fallback_match <= 1'b0;
            end else begin
                fallback_match <= fallback_hit;
                match <= (mem[index1] & mem[index2] & mem[index3] & mem[index4]) | fallback_hit;
            end
        end
    end
    
endmodule
