
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency b_reg[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency product[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.45    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.71    0.01    0.09    0.16 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net25 (net)
                  0.01    0.00    0.16 v _732_/A1 (NAND2_X1)
     1    2.01    0.01    0.01    0.17 ^ _732_/ZN (NAND2_X1)
                                         _129_ (net)
                  0.01    0.00    0.17 ^ _738_/A (OAI21_X1)
     1    1.34    0.01    0.01    0.18 v _738_/ZN (OAI21_X1)
                                         _025_ (net)
                  0.01    0.00    0.18 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.45    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   12.55    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    2.04    0.01    0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.16 ^ _503_/A (BUF_X2)
    10   18.19    0.02    0.04    0.20 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.20 ^ _612_/B (XOR2_X1)
     1    2.25    0.02    0.05    0.25 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.25 ^ _613_/A2 (AND2_X2)
     2    7.09    0.01    0.04    0.29 ^ _613_/ZN (AND2_X2)
                                         _428_ (net)
                  0.01    0.00    0.29 ^ _850_/A (HA_X1)
     1    3.66    0.03    0.06    0.35 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.35 ^ _643_/A (INV_X2)
     4   12.87    0.01    0.02    0.37 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.37 v _819_/CI (FA_X1)
     1    3.17    0.01    0.11    0.49 ^ _819_/S (FA_X1)
                                         _341_ (net)
                  0.01    0.00    0.49 ^ _821_/CI (FA_X1)
     1    4.03    0.02    0.10    0.58 v _821_/S (FA_X1)
                                         _349_ (net)
                  0.02    0.00    0.58 v _822_/A (FA_X1)
     1    1.78    0.01    0.10    0.68 v _822_/S (FA_X1)
                                         _352_ (net)
                  0.01    0.00    0.68 v _615_/A (INV_X1)
     1    3.77    0.01    0.02    0.70 ^ _615_/ZN (INV_X1)
                                         _448_ (net)
                  0.01    0.00    0.70 ^ _854_/B (HA_X1)
     4    7.43    0.05    0.07    0.78 ^ _854_/S (HA_X1)
                                         _451_ (net)
                  0.05    0.00    0.78 ^ _706_/A3 (AND3_X1)
     1    3.45    0.01    0.06    0.83 ^ _706_/ZN (AND3_X1)
                                         _106_ (net)
                  0.01    0.00    0.83 ^ _709_/B2 (AOI221_X2)
     3    5.90    0.02    0.03    0.86 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.86 v _751_/A1 (AND2_X1)
     2    4.75    0.01    0.04    0.90 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.90 v _753_/A4 (OR4_X1)
     1    1.99    0.02    0.12    1.01 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    1.01 v _755_/A2 (NAND3_X1)
     1    1.52    0.01    0.02    1.04 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    1.04 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  1.04   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.12    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.45    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   12.55    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
     1    2.04    0.01    0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         b_reg[1] (net)
                  0.01    0.00    0.16 ^ _503_/A (BUF_X2)
    10   18.19    0.02    0.04    0.20 ^ _503_/Z (BUF_X2)
                                         _043_ (net)
                  0.02    0.00    0.20 ^ _612_/B (XOR2_X1)
     1    2.25    0.02    0.05    0.25 ^ _612_/Z (XOR2_X1)
                                         _064_ (net)
                  0.02    0.00    0.25 ^ _613_/A2 (AND2_X2)
     2    7.09    0.01    0.04    0.29 ^ _613_/ZN (AND2_X2)
                                         _428_ (net)
                  0.01    0.00    0.29 ^ _850_/A (HA_X1)
     1    3.66    0.03    0.06    0.35 ^ _850_/S (HA_X1)
                                         _439_ (net)
                  0.03    0.00    0.35 ^ _643_/A (INV_X2)
     4   12.87    0.01    0.02    0.37 v _643_/ZN (INV_X2)
                                         _320_ (net)
                  0.01    0.00    0.37 v _819_/CI (FA_X1)
     1    3.17    0.01    0.11    0.49 ^ _819_/S (FA_X1)
                                         _341_ (net)
                  0.01    0.00    0.49 ^ _821_/CI (FA_X1)
     1    4.03    0.02    0.10    0.58 v _821_/S (FA_X1)
                                         _349_ (net)
                  0.02    0.00    0.58 v _822_/A (FA_X1)
     1    1.78    0.01    0.10    0.68 v _822_/S (FA_X1)
                                         _352_ (net)
                  0.01    0.00    0.68 v _615_/A (INV_X1)
     1    3.77    0.01    0.02    0.70 ^ _615_/ZN (INV_X1)
                                         _448_ (net)
                  0.01    0.00    0.70 ^ _854_/B (HA_X1)
     4    7.43    0.05    0.07    0.78 ^ _854_/S (HA_X1)
                                         _451_ (net)
                  0.05    0.00    0.78 ^ _706_/A3 (AND3_X1)
     1    3.45    0.01    0.06    0.83 ^ _706_/ZN (AND3_X1)
                                         _106_ (net)
                  0.01    0.00    0.83 ^ _709_/B2 (AOI221_X2)
     3    5.90    0.02    0.03    0.86 v _709_/ZN (AOI221_X2)
                                         _109_ (net)
                  0.02    0.00    0.86 v _751_/A1 (AND2_X1)
     2    4.75    0.01    0.04    0.90 v _751_/ZN (AND2_X1)
                                         _147_ (net)
                  0.01    0.00    0.90 v _753_/A4 (OR4_X1)
     1    1.99    0.02    0.12    1.01 v _753_/ZN (OR4_X1)
                                         _149_ (net)
                  0.02    0.00    1.01 v _755_/A2 (NAND3_X1)
     1    1.52    0.01    0.02    1.04 ^ _755_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    1.04 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
                                  1.04   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.12    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.21    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   12.45    0.01    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.14633649587631226

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7371

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
11.823225975036621

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7380

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ b_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 ^ b_reg[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.20 ^ _503_/Z (BUF_X2)
   0.05    0.25 ^ _612_/Z (XOR2_X1)
   0.04    0.29 ^ _613_/ZN (AND2_X2)
   0.06    0.35 ^ _850_/S (HA_X1)
   0.02    0.37 v _643_/ZN (INV_X2)
   0.12    0.49 ^ _819_/S (FA_X1)
   0.10    0.58 v _821_/S (FA_X1)
   0.10    0.68 v _822_/S (FA_X1)
   0.02    0.70 ^ _615_/ZN (INV_X1)
   0.07    0.78 ^ _854_/S (HA_X1)
   0.06    0.83 ^ _706_/ZN (AND3_X1)
   0.03    0.86 v _709_/ZN (AOI221_X2)
   0.04    0.90 v _751_/ZN (AND2_X1)
   0.12    1.01 v _753_/ZN (OR4_X1)
   0.02    1.04 ^ _755_/ZN (NAND3_X1)
   0.00    1.04 ^ product[15]$_SDFFE_PN0P_/D (DFF_X1)
           1.04   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ product[15]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -1.04   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: product[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v product[14]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _732_/ZN (NAND2_X1)
   0.01    0.18 v _738_/ZN (OAI21_X1)
   0.00    0.18 v product[14]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ product[14]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.0706

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.0703

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.0370

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0026

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.250723

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.47e-04   7.19e-06   2.79e-06   2.57e-04  35.3%
Combinational          1.80e-04   1.49e-04   1.39e-05   3.43e-04  47.1%
Clock                  5.52e-05   7.29e-05   1.81e-07   1.28e-04  17.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.81e-04   2.29e-04   1.68e-05   7.27e-04 100.0%
                          66.2%      31.5%       2.3%
