#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c8bf8fd7c0 .scope module, "Data_Memory_TB" "Data_Memory_TB" 2 3;
 .timescale -9 -12;
v000001c8bf8fbc00_0 .var "ADDR", 31 0;
v000001c8bf8fbca0_0 .var "CLK", 0 0;
v000001c8bf7c1c60_0 .var "DATA_IN", 31 0;
v000001c8bf7c1bc0_0 .net "DATA_OUT", 31 0, L_000001c8bf7c28e0;  1 drivers
v000001c8bf7c2520_0 .var "RESET", 0 0;
v000001c8bf7c2700_0 .var "WRITEENABLE", 0 0;
S_000001c8bf8fd950 .scope module, "mem_inst" "Data_Memory" 2 10, 3 3 0, S_000001c8bf8fd7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "WRITEENABLE";
    .port_info 3 /INPUT 32 "ADDR";
    .port_info 4 /INPUT 32 "DATA_IN";
    .port_info 5 /OUTPUT 32 "DATA_OUT";
L_000001c8bf7b99c0 .functor NOT 1, v000001c8bf7c2520_0, C4<0>, C4<0>, C4<0>;
v000001c8bf8fdae0_0 .net "ADDR", 31 0, v000001c8bf8fbc00_0;  1 drivers
v000001c8bf8f6a60_0 .net "CLK", 0 0, v000001c8bf8fbca0_0;  1 drivers
v000001c8bf8fdb80_0 .net "DATA_IN", 31 0, v000001c8bf7c1c60_0;  1 drivers
v000001c8bf8fb7a0_0 .net "DATA_OUT", 31 0, L_000001c8bf7c28e0;  alias, 1 drivers
v000001c8bf8fb840_0 .net "RESET", 0 0, v000001c8bf7c2520_0;  1 drivers
v000001c8bf8fb8e0_0 .net "WRITEENABLE", 0 0, v000001c8bf7c2700_0;  1 drivers
v000001c8bf8fb980_0 .net *"_ivl_0", 0 0, L_000001c8bf7b99c0;  1 drivers
L_000001c8bf815028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8bf8fba20_0 .net/2u *"_ivl_2", 31 0, L_000001c8bf815028;  1 drivers
v000001c8bf8fbac0_0 .net *"_ivl_4", 31 0, L_000001c8bf7c2020;  1 drivers
v000001c8bf8fbb60 .array "mem", 0 1023, 31 0;
E_000001c8bf7b5e30 .event posedge, v000001c8bf8f6a60_0;
L_000001c8bf7c2020 .array/port v000001c8bf8fbb60, v000001c8bf8fbc00_0;
L_000001c8bf7c28e0 .functor MUXZ 32, L_000001c8bf7c2020, L_000001c8bf815028, L_000001c8bf7b99c0, C4<>;
    .scope S_000001c8bf8fd950;
T_0 ;
    %wait E_000001c8bf7b5e30;
    %load/vec4 v000001c8bf8fb8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c8bf8fdb80_0;
    %ix/getv 3, v000001c8bf8fdae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c8bf8fbb60, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c8bf8fd950;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c8bf8fbb60, 4, 0;
    %pushi/vec4 86, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c8bf8fbb60, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001c8bf8fd7c0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001c8bf8fbca0_0;
    %inv;
    %store/vec4 v000001c8bf8fbca0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c8bf8fd7c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8bf8fbca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8bf7c2520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8bf7c2700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8bf7c1c60_0, 0, 32;
    %vpi_call 2 30 "$display", "Time | WRITE | ADDR | DATA_IN | DATA_OUT" {0 0 0};
    %vpi_call 2 31 "$monitor", "%4t |   %b   | %d   | %d      | %h", $time, v000001c8bf7c2700_0, v000001c8bf8fbc00_0, v000001c8bf7c1c60_0, v000001c8bf7c1bc0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001c8bf7c1c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8bf7c2700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v000001c8bf7c1c60_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8bf7c2700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c8bf8fbc00_0, 0, 32;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "memory.v";
