#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 15 09:36:59 2023
# Process ID: 20012
# Current directory: C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1
# Command line: vivado.exe -log MicroBlazeV2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlazeV2_wrapper.tcl
# Log file: C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/MicroBlazeV2_wrapper.vds
# Journal file: C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1\vivado.jou
# Running On: LAPTOP-K67JHBA7, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
source MicroBlazeV2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1467.887 ; gain = 161.855
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top MicroBlazeV2_wrapper -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.039 ; gain = 409.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_wrapper' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/hdl/MicroBlazeV2_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:13]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_axi_gpio_0_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_axi_gpio_0_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'MicroBlazeV2_axi_gpio_0_0' is unconnected for instance 'axi_gpio_0' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:122]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'MicroBlazeV2_axi_gpio_0_0' has 22 connections declared, but only 21 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:122]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_axi_uartlite_0_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_axi_uartlite_0_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'MicroBlazeV2_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:144]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'MicroBlazeV2_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:144]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_mdm_1_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_mdm_1_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_microblaze_0_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_microblaze_0_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'MicroBlazeV2_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:179]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'MicroBlazeV2_microblaze_0_0' has 52 connections declared, but only 51 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:179]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_microblaze_0_axi_periph_0' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:326]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MOUN6X' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:776]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MOUN6X' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:776]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1IKLGRT' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:908]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1IKLGRT' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:908]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LEASL6' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1274]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LEASL6' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1274]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_xbar_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_xbar_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'MicroBlazeV2_xbar_0' is unconnected for instance 'xbar' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:735]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'MicroBlazeV2_xbar_0' is unconnected for instance 'xbar' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:735]
WARNING: [Synth 8-7023] instance 'xbar' of module 'MicroBlazeV2_xbar_0' has 40 connections declared, but only 38 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:735]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_microblaze_0_axi_periph_0' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:326]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_9MKBRA' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1040]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_dlmb_bram_if_cntlr_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_dlmb_v10_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_dlmb_v10_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MicroBlazeV2_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1186]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'MicroBlazeV2_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1186]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_ilmb_bram_if_cntlr_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_ilmb_v10_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_ilmb_v10_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MicroBlazeV2_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1232]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'MicroBlazeV2_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1232]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_lmb_bram_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_lmb_bram_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MicroBlazeV2_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1257]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'MicroBlazeV2_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1257]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'MicroBlazeV2_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1257]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_9MKBRA' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:1040]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeV2_rst_clk_wiz_1_100M_0' [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/.Xil/Vivado-20012-LAPTOP-K67JHBA7/realtime/MicroBlazeV2_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'MicroBlazeV2_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:315]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'MicroBlazeV2_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:315]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'MicroBlazeV2_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:315]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2' (0#1) [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/synth/MicroBlazeV2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeV2_wrapper' (0#1) [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/hdl/MicroBlazeV2_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1LEASL6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1LEASL6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1LEASL6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1LEASL6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1IKLGRT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1IKLGRT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1IKLGRT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1IKLGRT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1MOUN6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1MOUN6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1MOUN6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1MOUN6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2378.602 ; gain = 506.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.500 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.500 ; gain = 524.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2396.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_microblaze_0_0/MicroBlazeV2_microblaze_0_0/MicroBlazeV2_microblaze_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_microblaze_0_0/MicroBlazeV2_microblaze_0_0/MicroBlazeV2_microblaze_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_dlmb_v10_0/MicroBlazeV2_dlmb_v10_0/MicroBlazeV2_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_dlmb_v10_0/MicroBlazeV2_dlmb_v10_0/MicroBlazeV2_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_ilmb_v10_0/MicroBlazeV2_ilmb_v10_0/MicroBlazeV2_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_ilmb_v10_0/MicroBlazeV2_ilmb_v10_0/MicroBlazeV2_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_dlmb_bram_if_cntlr_0/MicroBlazeV2_dlmb_bram_if_cntlr_0/MicroBlazeV2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_dlmb_bram_if_cntlr_0/MicroBlazeV2_dlmb_bram_if_cntlr_0/MicroBlazeV2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_ilmb_bram_if_cntlr_0/MicroBlazeV2_ilmb_bram_if_cntlr_0/MicroBlazeV2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_ilmb_bram_if_cntlr_0/MicroBlazeV2_ilmb_bram_if_cntlr_0/MicroBlazeV2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_lmb_bram_0/MicroBlazeV2_lmb_bram_0/MicroBlazeV2_lmb_bram_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_lmb_bram_0/MicroBlazeV2_lmb_bram_0/MicroBlazeV2_lmb_bram_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_mdm_1_0/MicroBlazeV2_mdm_1_0/MicroBlazeV2_mdm_1_0_in_context.xdc] for cell 'MicroBlazeV2_i/mdm_1'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_mdm_1_0/MicroBlazeV2_mdm_1_0/MicroBlazeV2_mdm_1_0_in_context.xdc] for cell 'MicroBlazeV2_i/mdm_1'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_rst_clk_wiz_1_100M_0/MicroBlazeV2_rst_clk_wiz_1_100M_0/MicroBlazeV2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlazeV2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_rst_clk_wiz_1_100M_0/MicroBlazeV2_rst_clk_wiz_1_100M_0/MicroBlazeV2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlazeV2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_axi_gpio_0_0/MicroBlazeV2_axi_gpio_0_0/MicroBlazeV2_axi_gpio_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_axi_gpio_0_0/MicroBlazeV2_axi_gpio_0_0/MicroBlazeV2_axi_gpio_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/axi_gpio_0'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_xbar_0/MicroBlazeV2_xbar_0/MicroBlazeV2_xbar_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_xbar_0/MicroBlazeV2_xbar_0/MicroBlazeV2_xbar_0_in_context.xdc] for cell 'MicroBlazeV2_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_axi_uartlite_0_0/MicroBlazeV2_axi_uartlite_0_0/MicroBlazeV2_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.gen/sources_1/bd/MicroBlazeV2/ip/MicroBlazeV2_axi_uartlite_0_0/MicroBlazeV2_axi_uartlite_0_0/MicroBlazeV2_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlazeV2_i/axi_uartlite_0'
Parsing XDC File [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.srcs/constrs_1/new/Spartan7S6MicroBlaze.xdc]
Finished Parsing XDC File [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.srcs/constrs_1/new/Spartan7S6MicroBlaze.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.srcs/constrs_1/new/Spartan7S6MicroBlaze.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlazeV2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlazeV2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2424.379 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MicroBlazeV2_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MicroBlazeV2_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module MicroBlazeV2_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |MicroBlazeV2_xbar_0               |         1|
|2     |MicroBlazeV2_axi_gpio_0_0         |         1|
|3     |MicroBlazeV2_axi_uartlite_0_0     |         1|
|4     |MicroBlazeV2_mdm_1_0              |         1|
|5     |MicroBlazeV2_microblaze_0_0       |         1|
|6     |MicroBlazeV2_rst_clk_wiz_1_100M_0 |         1|
|7     |MicroBlazeV2_dlmb_bram_if_cntlr_0 |         1|
|8     |MicroBlazeV2_dlmb_v10_0           |         1|
|9     |MicroBlazeV2_ilmb_bram_if_cntlr_0 |         1|
|10    |MicroBlazeV2_ilmb_v10_0           |         1|
|11    |MicroBlazeV2_lmb_bram_0           |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |MicroBlazeV2_axi_gpio_0         |     1|
|2     |MicroBlazeV2_axi_uartlite_0     |     1|
|3     |MicroBlazeV2_dlmb_bram_if_cntlr |     1|
|4     |MicroBlazeV2_dlmb_v10           |     1|
|5     |MicroBlazeV2_ilmb_bram_if_cntlr |     1|
|6     |MicroBlazeV2_ilmb_v10           |     1|
|7     |MicroBlazeV2_lmb_bram           |     1|
|8     |MicroBlazeV2_mdm_1              |     1|
|9     |MicroBlazeV2_microblaze_0       |     1|
|10    |MicroBlazeV2_rst_clk_wiz_1_100M |     1|
|11    |MicroBlazeV2_xbar               |     1|
|12    |IBUF                            |     3|
|13    |OBUF                            |     2|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2424.379 ; gain = 524.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2424.379 ; gain = 551.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2424.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9021c1a4
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2424.379 ; gain = 916.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/louis/Documents/Github/PCB ADVANCED/PCB-ADVANCED/VIVADO/SpartanMicroBlaze/SpartanMicroBlaze.runs/synth_1/MicroBlazeV2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroBlazeV2_wrapper_utilization_synth.rpt -pb MicroBlazeV2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 09:38:01 2023...
