Jin Seek Choi , Chong Kwan Una, Performance study of an input and output queueing ATM switch with a window scheme and a speed constraint, Telecommunications Systems, v.6 n.1, p.289-300, December  1996
C. Zukowski, Buffer size trade-offs in input/output buffered ATM switches under various conditions, Proceedings of the 4th International Conference on Computer Communications and Networks, p.258, September 20-23, 1995
Ge Nong , Jogesh K. Muppala , Mounir Hamdi, Analysis of nonblocking ATM switches with multiple input queues, IEEE/ACM Transactions on Networking (TON), v.7 n.1, p.60-74, Feb. 1999
Derek C. W. Pao , S. P. Lam, Cell scheduling for ATM switch with delay-sensitive and loss-sensitive traffic, Computer Communications, v.21 n.13, p.1153-1164, September, 1998
Ge Nong , Jogesh K. Muppala , Mounir Hamdi, Analysis of nonblocking ATM switches with multiple input queues, IEEE/ACM Transactions on Networking (TON), v.7 n.1, p.60-74, Feb. 1999
Derek C. W. Pao , S. C. Leung, Research: Space division approach to implement a shared buffer in an ATM switch, Computer Communications, v.20 n.1, p.29-37, January, 1997
Sharing Buffer in an Input-Output Buffered ATM Switch without Scaling up Memory Bandwidth Requirement, Proceedings of the 4th International Conference on Computer Communications and Networks, p.339, September 20-23, 1995
G. Kbar, Design and performance of a multiple parallel shared memory switch, Computer Communications, v.20 n.8, p.639-648, August, 1997
Myung J. Lee , David S. Ahn, Cell loss analysis and design trade-offs of nonblocking ATM switches with nonuniform traffic, IEEE/ACM Transactions on Networking (TON), v.3 n.2, p.199-210, April 1995
Amit K. Chatterjee , Vijay K. Konangi, Asymmetric ATM switch modules with imbalanced traffic, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
Fabio M. Chiussi , Ye Xia , Vijay P. Kumar, Backpressure in shared-memory-based ATM switches under multiplexed bursty sources, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
Sami S. Al-Wakeel, Architecture Design of an ATM Switch Based on a High Speed Network, Journal of King Saud University - Computer and Information Sciences, 9, p.125-148, January, 1997
Manolis Katevenis , Panagiota Vatsolaki , Aristides Efthymiou, Pipelined memory shared buffer for VLSI switches, ACM SIGCOMM Computer Communication Review, v.25 n.4, p.39-48, Oct. 1995
Achille Pattavina , Claudio Catania, Performance Analysis of ATM Replicated Banyan Networks with External Input---Output Queueing, Telecommunications Systems, v.23 n.1-2, p.149-170, June      2003
Joris Walraevens , Bart Steyaert , Herwig Bruneel, A Packet Switch with a Priority Scheduling Discipline: Performance Analysis, Telecommunications Systems, v.28 n.1, p.53-77, January   2005
