Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 21 12:39:45 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PISO_timing_summary_routed.rpt -pb PISO_timing_summary_routed.pb -rpx PISO_timing_summary_routed.rpx -warn_on_violation
| Design       : PISO
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cntr_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.257        0.000                      0                   26        0.308        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.257        0.000                      0                   26        0.308        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.930ns (69.966%)  route 0.828ns (30.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.810 r  cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.810    cntr_reg[20]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.133 r  cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.133    cntr_reg[24]_i_1_n_6
    SLICE_X42Y28         FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[25]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.109    15.390    cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.826ns (68.790%)  route 0.828ns (31.210%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.810 r  cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.810    cntr_reg[20]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.029 r  cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.029    cntr_reg[24]_i_1_n_7
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.109    15.390    cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.813ns (68.636%)  route 0.828ns (31.364%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.016 r  cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.016    cntr_reg[20]_i_1_n_6
    SLICE_X42Y27         FDRE                                         r  cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[21]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.109    15.388    cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.805ns (68.541%)  route 0.828ns (31.459%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.008 r  cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.008    cntr_reg[20]_i_1_n_4
    SLICE_X42Y27         FDRE                                         r  cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[23]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.109    15.388    cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.729ns (67.606%)  route 0.828ns (32.394%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.932 r  cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.932    cntr_reg[20]_i_1_n_5
    SLICE_X42Y27         FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[22]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.109    15.388    cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.709ns (67.351%)  route 0.828ns (32.649%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cntr_reg[16]_i_1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.912    cntr_reg[20]_i_1_n_7
    SLICE_X42Y27         FDRE                                         r  cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[20]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.109    15.388    cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.696ns (67.182%)  route 0.828ns (32.818%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.899 r  cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.899    cntr_reg[16]_i_1_n_6
    SLICE_X42Y26         FDRE                                         r  cntr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[17]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.109    15.387    cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.688ns (67.078%)  route 0.828ns (32.922%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.891 r  cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.891    cntr_reg[16]_i_1_n_4
    SLICE_X42Y26         FDRE                                         r  cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[19]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.109    15.387    cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.612ns (66.053%)  route 0.828ns (33.947%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  cntr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.815    cntr_reg[16]_i_1_n_5
    SLICE_X42Y26         FDRE                                         r  cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[18]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.109    15.387    cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.592ns (65.772%)  route 0.828ns (34.228%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.819     6.712    cntr_reg_n_0_[2]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.216 r  cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    cntr_reg[0]_i_1_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.333 r  cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    cntr_reg[4]_i_1_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.450 r  cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.459    cntr_reg[8]_i_1_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cntr_reg[12]_i_1_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.795 r  cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.795    cntr_reg[16]_i_1_n_7
    SLICE_X42Y26         FDRE                                         r  cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[16]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.109    15.387    cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  7.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 f  cntr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.789    cntr_reg_n_0_[0]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    cntr[0]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  cntr_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    cntr_reg[0]_i_1_n_7
    SLICE_X42Y22         FDRE                                         r  cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[0]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cntr_reg[24]/Q
                         net (fo=1, routed)           0.170     1.796    cntr_reg_n_0_[24]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    cntr_reg[24]_i_1_n_7
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.596    cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  cntr_reg[12]/Q
                         net (fo=1, routed)           0.170     1.793    cntr_reg_n_0_[12]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    cntr_reg[12]_i_1_n_7
    SLICE_X42Y25         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  cntr_reg[12]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134     1.593    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  cntr_reg[16]/Q
                         net (fo=1, routed)           0.170     1.794    cntr_reg_n_0_[16]
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    cntr_reg[16]_i_1_n_7
    SLICE_X42Y26         FDRE                                         r  cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  cntr_reg[16]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.134     1.594    cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cntr_reg[20]/Q
                         net (fo=1, routed)           0.170     1.796    cntr_reg_n_0_[20]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    cntr_reg[20]_i_1_n_7
    SLICE_X42Y27         FDRE                                         r  cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  cntr_reg[20]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134     1.596    cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  cntr_reg[4]/Q
                         net (fo=1, routed)           0.170     1.794    cntr_reg_n_0_[4]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    cntr_reg[4]_i_1_n_7
    SLICE_X42Y23         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  cntr_reg[4]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.134     1.594    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  cntr_reg[8]/Q
                         net (fo=1, routed)           0.170     1.793    cntr_reg_n_0_[8]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    cntr_reg[8]_i_1_n_7
    SLICE_X42Y24         FDRE                                         r  cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  cntr_reg[8]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.134     1.593    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 f  cntr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.789    cntr_reg_n_0_[0]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  cntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    cntr[0]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.939 r  cntr_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    cntr_reg[0]_i_1_n_6
    SLICE_X42Y22         FDRE                                         r  cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  cntr_reg[1]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134     1.596    cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cntr_reg[24]/Q
                         net (fo=1, routed)           0.170     1.796    cntr_reg_n_0_[24]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.946 r  cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.946    cntr_reg[24]_i_1_n_6
    SLICE_X42Y28         FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  cntr_reg[25]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.596    cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  cntr_reg[12]/Q
                         net (fo=1, routed)           0.170     1.793    cntr_reg_n_0_[12]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.943 r  cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    cntr_reg[12]_i_1_n_6
    SLICE_X42Y25         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  cntr_reg[13]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134     1.593    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22    cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24    cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24    cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25    cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y26    cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y26    cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y22    cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y24    cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y24    cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    cntr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    cntr_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y25    cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y26    cntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y26    cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y26    cntr_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y26    cntr_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y26    cntr_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y26    cntr_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y26    cntr_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    cntr_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y23    cntr_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y22    cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y24    cntr_reg[10]/C



