Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c9a02cd24a324cfbb710db6a79806608 --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_22 -L lib_bmg_v1_0_11 -L axi_ethernet_buffer_v2_0_19 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L tri_mode_ethernet_mac_v9_0_13 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L xlconstant_v1_1_5 -L util_vector_logic_v2_0_1 -L axi_timer_v2_0_20 -L lib_fifo_v1_0_12 -L axi_datamover_v5_1_20 -L axi_sg_v4_1_11 -L axi_dma_v7_1_19 -L smartconnect_v1_0 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/axi_dma_v7_1/hdl/axi_dma_v7_1_vh_rfs.vhd:16736]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 33 for port 'm_axi_arprot' [C:/Users/jenni/tut5_copy/tut5.ip_user_files/bd/design_1/sim/design_1.v:3157]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 33 for port 'm_axi_awprot' [C:/Users/jenni/tut5_copy/tut5.ip_user_files/bd/design_1/sim/design_1.v:3161]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/jenni/tut5_copy/tut5.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [C:/Users/jenni/tut5_copy/tut5.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [C:/Users/jenni/tut5_copy/tut5.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_ethernet_buffer_v2_0_19.rx_if_pack
Compiling package axi_ethernet_buffer_v2_0_19.tx_if_pack
Compiling package axi_ethernet_buffer_v2_0_19.registers_pack
Compiling package axi_ethernet_buffer_v2_0_19.clock_cross_pack
Compiling package axi_ethernet_buffer_v2_0_19.axi_ethernet_buffer_v2_0_19_pack
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xpm.vcomponents
Compiling package tri_mode_ethernet_mac_v9_0_13.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_13.ethernet_statistics_pack
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_19.axi_dma_pkg
Compiling package axi_sg_v4_1_11.axi_sg_pkg
Compiling package axi_timer_v2_0_20.tc_types
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package microblaze_v11_0_0.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=24...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture bd_929b_c_counter_binary_0_0_arch of entity xil_defaultlib.bd_929b_c_counter_binary_0_0 [bd_929b_c_counter_binary_0_0_def...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture bd_929b_c_shift_ram_0_0_arch of entity xil_defaultlib.bd_929b_c_shift_ram_0_0 [bd_929b_c_shift_ram_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity axi_ethernet_buffer_v2_0_19.sync_block [sync_block_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.actv_hi_pulse_clk_cross [actv_hi_pulse_clk_cross_default]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.sync_reset [sync_reset_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.actv_hi_reset_clk_cross [actv_hi_reset_clk_cross_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reset_combiner [\reset_combiner(c_phy_rst_count=...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_cr [reg_cr_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_tp [reg_tp_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_ifgp [reg_ifgp_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_is [reg_is_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_ip [reg_ip_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_ie [reg_ie_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_32b [reg_32b_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.reg_16bl [reg_16bl_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.registers [\registers(c_family="artix7",c_t...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=18...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.addr_response_shim [\addr_response_shim(c_family="ar...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.bus_clk_cross [\bus_clk_cross(c_bus_width=32)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.bus_clk_cross [\bus_clk_cross(c_bus_width=16)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.bus_clk_cross [\bus_clk_cross(c_bus_width=15)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.bus_and_enable_clk_cross [\bus_and_enable_clk_cross(c_bus_...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.bus_clk_cross [bus_clk_cross_default]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.rx_emac_if [\rx_emac_if(c_rxvlan_width=0,c_r...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_11.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_11.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.rx_mem_if [\rx_mem_if(c_rxd_mem_addr_width=...]
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling architecture implementation of entity axi_ethernet_buffer_v2_0_19.basic_sfifo_fg [\basic_sfifo_fg(c_dwidth=36,c_de...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.rx_axistream_if [\rx_axistream_if(c_rxd_mem_addr_...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.rx_if [\rx_if(c_family="artix7")(1,6)\]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.tx_basic_if [\tx_basic_if(c_family="artix7",c...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.tx_axistream_if [\tx_axistream_if(c_family="artix...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_11.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_11.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="a...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.tx_mem_if [\tx_mem_if(c_family="artix7",c_t...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_19.tx_emac_if [\tx_emac_if(c_family="artix7",c_...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.tx_if [\tx_if(c_family="artix7")(1,6)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_19.axi_ethernet_buffer_v2_0_19 [\axi_ethernet_buffer_v2_0_19(c_f...]
Compiling architecture bd_929b_eth_buf_0_arch of entity xil_defaultlib.bd_929b_eth_buf_0 [bd_929b_eth_buf_0_default]
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=8.0,CLK...
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.bd_929b_mac_0_support_clocking
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.bd_929b_mac_0_block_reset_sync
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bd_929b_mac_0_block_sync_block
Compiling module xil_defaultlib.bd_929b_mac_0_support_resets
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.bd_929b_mac_0_clk_en_gen
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDELAYE2_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.bd_929b_mac_0_rgmii_v2_0_if_defa...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.bd_929b_mac_0_axi4_lite_ipif_top [bd_929b_mac_0_axi4_lite_ipif_top...]
Compiling module xil_defaultlib.bd_929b_mac_0_axi4_lite_ipif_wra...
Compiling module xil_defaultlib.bd_929b_mac_0_vector_decode
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_reset [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_gm...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ip...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_pf...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx...
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_sync_block [tri_mode_ethernet_mac_v9_0_13_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_13.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_tx [\tri_mode_ethernet_mac_v9_0_13_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_rx [\tri_mode_ethernet_mac_v9_0_13_r...]
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_co...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_mi...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ma...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_statistics_core [\tri_mode_ethernet_mac_v9_0_13_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13_ad...
Compiling module tri_mode_ethernet_mac_v9_0_13.tri_mode_ethernet_mac_v9_0_13(C_...
Compiling module xil_defaultlib.bd_929b_mac_0_block
Compiling module xil_defaultlib.bd_929b_mac_0_support
Compiling module xil_defaultlib.bd_929b_mac_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.bd_929b_util_vector_logic_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.bd_929b_xlconstant_0_0
Compiling module xil_defaultlib.bd_929b
Compiling module xil_defaultlib.design_1_axi_ethernet_0_0
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_updt_sm [\axi_sg_updt_sm(c_sg_ch1_words_t...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_updt_cmdsts_if [axi_sg_updt_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_updt_mngr [\axi_sg_updt_mngr(c_sg_ch1_words...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=12,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=34,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=34,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_updt_queue [\axi_sg_updt_queue(c_sg_updt_des...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(c_sg_updt_de...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_intrpt [axi_sg_intrpt_default]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_sm [\axi_sg_ftch_sm(c_sg_ch1_words_t...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_pntr [axi_sg_ftch_pntr_default]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_cmdsts_if [axi_sg_ftch_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(c_sg_ch1_words...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_cntrl_strm [\axi_sg_cntrl_strm(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_queue [\axi_sg_ftch_queue(c_sg_ftch_des...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(c_sg_ftch_de...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_reset [axi_sg_reset_default]
Compiling architecture imp of entity axi_sg_v4_1_11.axi_sg_fifo [\axi_sg_fifo(c_dwidth=68,c_depth...]
Compiling architecture imp of entity axi_sg_v4_1_11.axi_sg_fifo [\axi_sg_fifo(c_dwidth=8,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_cmd_status [\axi_sg_cmd_status(c_stscmd_fifo...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_rd_status_cntl [axi_sg_rd_status_cntl_default]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_scc [\axi_sg_scc(c_sel_addr_width=2)\]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(c_align_widt...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(c_mm2s_a...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_11.axi_sg_fifo [\axi_sg_fifo(c_dwidth=7,c_depth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_11.axi_sg_fifo [\axi_sg_fifo(c_dwidth=2,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(c_sts_fif...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_scc_wr [\axi_sg_scc_wr(c_sel_addr_width=...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(c_sel_addr_w...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(c_s2mm_a...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg_datamover [\axi_sg_datamover(c_include_mm2s...]
Compiling architecture implementation of entity axi_sg_v4_1_11.axi_sg [\axi_sg(c_sg_ftch_desc2queue=4,c...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(c_sg_length_wid...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=26,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=26,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(c_sg_include...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_sm [\axi_dma_s2mm_sm(c_sg_length_wid...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_sg_if [\axi_dma_s2mm_sg_if(c_sg_include...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_sts_strm [\axi_dma_s2mm_sts_strm(c_sg_leng...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_sg_len...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_reset [\axi_dma_reset(c_prmry_is_aclk_a...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_rst_module [\axi_dma_rst_module(c_prmry_is_a...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=10,c_mt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_a...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma_reg_module [\axi_dma_reg_module(c_sg_length_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=31,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=31,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=31,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_sel_addr_wi...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_fa...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_dr...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=8,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=8...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_sf [\axi_datamover_wr_sf(c_sf_fifo_d...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_19.axi_dma [\axi_dma(c_sg_length_width=16,c_...]
Compiling architecture design_1_axi_ethernet_0_dma_0_arch of entity xil_defaultlib.design_1_axi_ethernet_0_dma_0 [design_1_axi_ethernet_0_dma_0_de...]
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_afc3_psr0_0_arch of entity xil_defaultlib.bd_afc3_psr0_0 [bd_afc3_psr0_0_default]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling architecture bd_afc3_psr_aclk1_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk1_0 [bd_afc3_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_splitter(C_RDATA_...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_srl_rtl_default
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_exit(C_FAMILY="ar...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_exit_v1_0_8_top(C_FAMILY="art...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline_default
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=2...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_arb_alg_rr(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fi_regulator(C_A...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DEPTH=...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=6...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=6...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_m00arn_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_m00awn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=70...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=35...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_m00bn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=3...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_counter(C_WIDTH=3...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_NUM_SI...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=23...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1GOYQYZ
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_7_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_7_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_decerr_slave(C_RES...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="arti...
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_offset_fi...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_offset_fi...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_wrap_narr...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_reg_slice3(C_PAY...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=92...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=24...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_ingress(C_PAYLD_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=16...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_fifo(C_FAMILY="a...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_egress(C_NODE_PA...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_mi_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3_s01a2s_0
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="arti...
Compiling module xil_defaultlib.bd_afc3_s01mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_offset_fi...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_wrap_narr...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_afc3_s01sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_afc3_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1W4H5O0
Compiling module xil_defaultlib.bd_afc3_sarn_1
Compiling module xil_defaultlib.bd_afc3_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_1RW0SI0
Compiling module xil_defaultlib.bd_afc3_s02a2s_0
Compiling module xil_defaultlib.bd_afc3_s02mmu_0
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_afc3_s02sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_afc3_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_10GEI8D
Compiling module xil_defaultlib.bd_afc3_sarn_2
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sawn_1
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sbn_1
Compiling module xil_defaultlib.bd_afc3_srn_2
Compiling module smartconnect_v1_0.sc_node_v1_0_10_si_handler(C_NUM...
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_swn_1
Compiling module xil_defaultlib.s02_nodes_imp_16RLGGJ
Compiling module xil_defaultlib.bd_afc3_s03a2s_0
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="arti...
Compiling module xil_defaultlib.bd_afc3_s03mmu_0
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_afc3_s03sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_afc3_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_6ODKIH
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sarn_3
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_srn_3
Compiling module xil_defaultlib.s03_nodes_imp_1ZPGX1
Compiling module xil_defaultlib.bd_afc3_s04a2s_0
Compiling module smartconnect_v1_0.sc_mmu_v1_0_7_top(C_FAMILY="arti...
Compiling module xil_defaultlib.bd_afc3_s04mmu_0
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_7_top(C_LIM...
Compiling module xil_defaultlib.bd_afc3_s04sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_8_...
Compiling module xil_defaultlib.bd_afc3_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_UPCQEV
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sawn_2
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_sbn_2
Compiling module smartconnect_v1_0.sc_node_v1_0_10_top(C_FAMILY="ar...
Compiling module xil_defaultlib.bd_afc3_swn_2
Compiling module xil_defaultlib.s04_nodes_imp_RFNE3P
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=142,...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_afc3_arsw_0
Compiling module xil_defaultlib.bd_afc3_awsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=11,C...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_afc3_bsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=57,C...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_afc3_rsw_0
Compiling module smartconnect_v1_0.sc_util_v1_0_4_mux(C_DWIDTH=52,C...
Compiling module smartconnect_v1_0.sc_util_v1_0_4_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_switchboard_v1_0_6_top(C_PAYL...
Compiling module xil_defaultlib.bd_afc3_wsw_0
Compiling module xil_defaultlib.switchboards_imp_4N4PBE
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling architecture imp of entity axi_timer_v2_0_20.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_20.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_20.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity axi_timer_v2_0_20.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_20.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_20.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture design_1_axi_timer_0_0_arch of entity xil_defaultlib.design_1_axi_timer_0_0 [design_1_axi_timer_0_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_22.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture design_1_gpio_btnd_0_arch of entity xil_defaultlib.design_1_gpio_btnd_0 [design_1_gpio_btnd_0_default]
Compiling architecture design_1_gpio_switch_0_arch of entity xil_defaultlib.design_1_gpio_switch_0 [design_1_gpio_switch_0_default]
Compiling architecture design_1_gpio_btnd_2_arch of entity xil_defaultlib.design_1_gpio_btnd_2 [design_1_gpio_btnd_2_default]
Compiling architecture design_1_gpio_btnd_1_arch of entity xil_defaultlib.design_1_gpio_btnd_1 [design_1_gpio_btnd_1_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture design_1_axi_gpio_0_1_arch of entity xil_defaultlib.design_1_axi_gpio_0_1 [design_1_axi_gpio_0_1_default]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture design_1_axi_gpio_0_0_arch of entity xil_defaultlib.design_1_axi_gpio_0_0 [design_1_axi_gpio_0_0_default]
Compiling module xil_defaultlib.design_1_ila_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_0.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=4,read_wi...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_0.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture imp of entity microblaze_v11_0_0.IAXI_Interface [\IAXI_Interface(c_instr_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.Icache [\Icache(c_target=artix7,c_allow_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1001111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_12.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_12.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_12.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture design_1_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.design_1_microblaze_0_axi_intc_0 [design_1_microblaze_0_axi_intc_0...]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.m02_couplers_imp_7ANRHB
Compiling module xil_defaultlib.m03_couplers_imp_1W07O72
Compiling module xil_defaultlib.m04_couplers_imp_5LX7BU
Compiling module xil_defaultlib.m05_couplers_imp_1XR4ZAZ
Compiling module xil_defaultlib.m06_couplers_imp_4YOIXL
Compiling module xil_defaultlib.m07_couplers_imp_1YO2N20
Compiling module xil_defaultlib.m08_couplers_imp_2FYR80
Compiling module xil_defaultlib.m09_couplers_imp_1S9IENL
Compiling module xil_defaultlib.m10_couplers_imp_1JMMVIC
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_microblaze_0_xlconcat_0
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_0_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_100m_0_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_100M_0 [design_1_rst_mig_7series_0_100m_...]
Compiling module xil_defaultlib.design_1
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
