// Seed: 878234063
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output wire id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input supply0 id_11
);
  assign id_9 = 1;
  assign id_9 = 1;
  wire id_13;
  id_14(
      .id_0(id_8), .id_1(1), .id_2(id_3), .id_3(id_8), .id_4(1'd0), .id_5()
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  tri0 id_4 = 1;
  bufif0 primCall (id_0, id_4, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
