#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Feb 11 10:35:36 2024
# Process ID: 24196
# Current directory: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19544 C:\Users\marco\OneDrive\Desktop\Project - CopyOLD\Block_Design\AXI_Merge\AXI_Merge.xpr
# Log file: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/vivado.log
# Journal file: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge\vivado.jou
# Running On: PC-di-Marco, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8469 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1513.395 ; gain = 69.125
update_compile_order -fileset sources_1
open_bd_design {C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}
Reading block design file <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_0M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:AXI_Merge_algorithm:1.0 - AXI_Merge_algorithm_0
Successfully read diagram <AXI_Merge> from block design file <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd>
open_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1563.629 ; gain = 32.461
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/ip_repo/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/ip_repo'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /AXI_Merge_algorithm_0]
INFO: [IP_Flow 19-8015] Moving outputs for IP 'AXI_Merge_AXI_Merge_algorithm_0_0' to 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/ip/AXI_Merge_AXI_Merge_algorithm_0_0'
WARNING: [IP_Flow 19-2162] IP 'AXI_Merge_AXI_Merge_algorithm_0_0' is locked:
* IP definition 'AXI_Merge_algorithm (1.0)' for IP 'AXI_Merge_AXI_Merge_algorithm_0_0' (customized with software release 2023.1) was not found in the IP Catalog. * Detected changes to IP definition 'AXI_Merge_algorithm (1.0)' file(s).
WARNING: [BD 41-2028] Locking AXI_Merge_algorithm to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
delete_bd_objs [get_bd_intf_nets AXI_Merge_algorithm_0_m00_axis] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_nets AXI_Merge_algorithm_0_end_conversion] [get_bd_cells AXI_Merge_algorithm_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_FIFO:1.0 AXI_FIFO_0
endgroup
set_property location {2 406 -290} [get_bd_cells AXI_FIFO_0]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/s00_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/m00_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (0 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI_FIFO_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (0 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins AXI_FIFO_0/s00_axis_aclk]
endgroup
make_wrapper -files [get_files {{C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}}] -top
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_0M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_0M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_0M'
WARNING: [IP_Flow 19-11784] File 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ipshared/26a6/src/AXI_slave.vhd' is not registered in generated file cache.
Wrote  : <C:\Users\marco\OneDrive\Desktop\Project - CopyOLD\Block_Design\AXI_Merge\AXI_Merge.srcs\sources_1\bd\AXI_Merge\AXI_Merge.bd> 
Wrote  : <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/ui/bd_c5ea72b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/sim/AXI_Merge.vhd
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hdl/AXI_Merge_wrapper.vhd
make_wrapper: Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1864.973 ; gain = 242.641
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/utils_1/imports/synth_1/AXI_Merge_wrapper.dcp with file C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/synth_1/AXI_Merge_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'AXI_Merge.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/ui/bd_c5ea72b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/sim/AXI_Merge.vhd
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hdl/AXI_Merge_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_us_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_us_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
Exporting to file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hw_handoff/AXI_Merge.hwh
Generated Hardware Definition File c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_AXI_FIFO_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_AXI_FIFO_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b2445213f5386a7 to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_pc_0, cache-ID = 7b2445213f5386a7; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 799615effb4389ca to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_pc_1, cache-ID = 799615effb4389ca; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a22d275b6f013a8d to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_us_0, cache-ID = a22d275b6f013a8d; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 020be2627189d465 to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_us_1, cache-ID = 020be2627189d465; cache size = 301.574 MB.
[Sun Feb 11 10:42:26 2024] Launched AXI_Merge_AXI_FIFO_0_0_synth_1, synth_1...
Run output will be captured here:
AXI_Merge_AXI_FIFO_0_0_synth_1: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/AXI_Merge_AXI_FIFO_0_0_synth_1/runme.log
synth_1: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/synth_1/runme.log
[Sun Feb 11 10:42:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1882.277 ; gain = 17.305
reset_run synth_1
reset_run AXI_Merge_AXI_FIFO_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/AXI_Merge_AXI_FIFO_0_0_synth_1

startgroup
make_bd_pins_external  [get_bd_pins AXI_FIFO_0/end_conversion]
endgroup
delete_bd_objs [get_bd_nets AXI_FIFO_0_end_conversion] [get_bd_ports end_conversion_1]
delete_bd_objs [get_bd_ports end_conversion_0]
startgroup
make_bd_pins_external  [get_bd_pins AXI_FIFO_0/end_conversion]
endgroup
make_wrapper -files [get_files {{C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}}] -top
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_0M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /rst_ps7_0_0M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_0M'
Wrote  : <C:\Users\marco\OneDrive\Desktop\Project - CopyOLD\Block_Design\AXI_Merge\AXI_Merge.srcs\sources_1\bd\AXI_Merge\AXI_Merge.bd> 
Wrote  : <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/ui/bd_c5ea72b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/sim/AXI_Merge.vhd
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hdl/AXI_Merge_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1989.930 ; gain = 0.000
report_ip_status -name ip_status 
make_wrapper -files [get_files {{C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/AXI_Merge.bd}}] -top
INFO: [BD 41-1662] The design 'AXI_Merge.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.srcs/sources_1/bd/AXI_Merge/ui/bd_c5ea72b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/sim/AXI_Merge.vhd
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hdl/AXI_Merge_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'AXI_Merge.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/sim/AXI_Merge.vhd
VHDL Output written to : c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hdl/AXI_Merge_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_us_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_us_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'AXI_Merge_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/hw_handoff/AXI_Merge.hwh
Generated Hardware Definition File c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/synth/AXI_Merge.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_AXI_FIFO_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP AXI_Merge_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_AXI_FIFO_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b2445213f5386a7 to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/b/7b2445213f5386a7/AXI_Merge_auto_pc_0_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_0/AXI_Merge_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_pc_0, cache-ID = 7b2445213f5386a7; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 799615effb4389ca to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/7/9/799615effb4389ca/AXI_Merge_auto_pc_1_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_pc_1/AXI_Merge_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_pc_1, cache-ID = 799615effb4389ca; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a22d275b6f013a8d to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/a/2/a22d275b6f013a8d/AXI_Merge_auto_us_0_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_0/AXI_Merge_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_us_0, cache-ID = a22d275b6f013a8d; cache size = 301.574 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AXI_Merge_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 020be2627189d465 to dir: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1.dcp to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_sim_netlist.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_sim_netlist.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_stub.v to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.cache/ip/2023.1/0/2/020be2627189d465/AXI_Merge_auto_us_1_stub.vhdl to c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.gen/sources_1/bd/AXI_Merge/ip/AXI_Merge_auto_us_1/AXI_Merge_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AXI_Merge_auto_us_1, cache-ID = 020be2627189d465; cache size = 301.574 MB.
[Sun Feb 11 10:45:45 2024] Launched AXI_Merge_AXI_FIFO_0_0_synth_1, synth_1...
Run output will be captured here:
AXI_Merge_AXI_FIFO_0_0_synth_1: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/AXI_Merge_AXI_FIFO_0_0_synth_1/runme.log
synth_1: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/synth_1/runme.log
[Sun Feb 11 10:45:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/marco/OneDrive/Desktop/Project - CopyOLD/Block_Design/AXI_Merge/AXI_Merge.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1989.930 ; gain = 0.000
write_bd_tcl -force C:/Users/marco/OneDrive/Desktop/Merge_tcltcltcl.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/marco/OneDrive/Desktop/Merge_tcltcltcl.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 11 12:51:31 2024...
