{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652521787095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652521787095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 17:49:47 2022 " "Processing started: Sat May 14 17:49:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652521787095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521787095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521787095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652521787453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652521787453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/downloads/ece385-tank-world-on-fpga-main/ece385-tank-world-on-fpga-main/final_project/385_final/palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/downloads/ece385-tank-world-on-fpga-main/ece385-tank-world-on-fpga-main/final_project/385_final/palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "../385_final/palette.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/385_final/palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794293 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794351 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_003 " "Found entity 2: final_soc_mm_interconnect_0_router_003" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794353 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794363 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_001 " "Found entity 2: final_soc_mm_interconnect_0_router_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794372 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794447 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794447 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_l0b2 " "Found entity 3: final_soc_sdram_pll_altpll_l0b2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794447 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794456 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_data " "Found entity 1: final_soc_otg_hpi_data" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_cs " "Found entity 1: final_soc_otg_hpi_cs" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_address " "Found entity 1: final_soc_otg_hpi_address" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794529 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794529 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794529 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794529 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652521794536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bg BG lab8.sv(129) " "Verilog HDL Declaration information at lab8.sv(129): object \"bg\" differs only in case from object \"BG\" in the same scope" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652521794551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652521794555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tanks " "Found entity 1: tanks" {  } { { "ball.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/ball.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file backgroundrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgROM " "Found entity 1: bgROM" {  } { { "backgroundROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/backgroundROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 2 2 " "Found 2 design units, including 2 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tanks_selector " "Found entity 1: tanks_selector" {  } { { "selector.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794585 ""} { "Info" "ISGN_ENTITY_NAME" "2 en_draw " "Found entity 2: en_draw" {  } { { "selector.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/selector.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spROM " "Found entity 1: spROM" {  } { { "spROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/spROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_addr_lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file sp_addr_lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sp_addr_lookup " "Found entity 1: sp_addr_lookup" {  } { { "sp_addr_lookup.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/sp_addr_lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521794596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521794596 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652521794609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652521794609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652521794609 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652521794611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652521794676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521794697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:nios_system " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521794705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521794742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521794753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795085 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521795085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521795300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521795300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521795596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521795596 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521795596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:nios_system\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_keycode final_soc:nios_system\|final_soc_keycode:keycode " "Elaborating entity \"final_soc_keycode\" for hierarchy \"final_soc:nios_system\|final_soc_keycode:keycode\"" {  } { { "final_soc/synthesis/final_soc.v" "keycode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0 final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_soc_nios2_gen2_0\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "nios2_gen2_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_soc_nios2_gen2_0_cpu\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_test_bench final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_a_module final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796838 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521796838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521796877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521796877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_b_module final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_debug final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521796968 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521796968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_break final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521796970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_pib final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_im final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_ocimem final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797252 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521797252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521797299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521797299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_tck final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797454 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521797454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:nios_system\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_onchip_memory2_0 final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_soc_onchip_memory2_0\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "onchip_memory2_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521797534 ""}  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521797534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvg1 " "Found entity 1: altsyncram_vvg1" {  } { { "db/altsyncram_vvg1.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_vvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521797573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521797573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvg1 final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vvg1:auto_generated " "Elaborating entity \"altsyncram_vvg1\" for hierarchy \"final_soc:nios_system\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_address final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_soc_otg_hpi_address\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_address" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_cs final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_soc_otg_hpi_cs\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_cs" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_data final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_soc_otg_hpi_data\" for hierarchy \"final_soc:nios_system\|final_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_data" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram final_soc:nios_system\|final_soc_sdram:sdram " "Elaborating entity \"final_soc_sdram\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_input_efifo_module final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module " "Elaborating entity \"final_soc_sdram_input_efifo_module\" for hierarchy \"final_soc:nios_system\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "the_final_soc_sdram_input_efifo_module" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll final_soc:nios_system\|final_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_soc_sdram_pll\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram_pll" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_stdsync_sv6 final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_dffpipe_l2c final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_altpll_l0b2 final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_l0b2:sd1 " "Elaborating entity \"final_soc_sdram_pll_altpll_l0b2\" for hierarchy \"final_soc:nios_system\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_l0b2:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "sd1" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys_0 final_soc:nios_system\|final_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_soc_sysid_qsys_0\" for hierarchy \"final_soc:nios_system\|final_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521797807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_soc_mm_interconnect_0_router\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_soc_mm_interconnect_0_router_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_0_router_002\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_003 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_soc_mm_interconnect_0_router_003\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_003_default_decode final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_003:router_003\|final_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521798943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux_001 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:nios_system\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:nios_system\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_002" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/final_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_addr_lookup sp_addr_lookup:sal " "Elaborating entity \"sp_addr_lookup\" for hierarchy \"sp_addr_lookup:sal\"" {  } { { "lab8.sv" "sal" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgROM bgROM:bg " "Elaborating entity \"bgROM\" for hierarchy \"bgROM:bg\"" {  } { { "lab8.sv" "bg" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521799317 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 backgroundROM.sv(13) " "Net \"mem.data_a\" at backgroundROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "backgroundROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/backgroundROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521884997 "|lab8|bgROM:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 backgroundROM.sv(13) " "Net \"mem.waddr_a\" at backgroundROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "backgroundROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/backgroundROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521884998 "|lab8|bgROM:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 backgroundROM.sv(13) " "Net \"mem.we_a\" at backgroundROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "backgroundROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/backgroundROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521884999 "|lab8|bgROM:bg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spROM spROM:sp " "Elaborating entity \"spROM\" for hierarchy \"spROM:sp\"" {  } { { "lab8.sv" "sp" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521885057 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 spROM.sv(10) " "Net \"mem.data_a\" at spROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "spROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/spROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521971308 "|lab8|spROM:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 spROM.sv(10) " "Net \"mem.waddr_a\" at spROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "spROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/spROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521971308 "|lab8|spROM:sp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 spROM.sv(10) " "Net \"mem.we_a\" at spROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "spROM.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/spROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652521971311 "|lab8|spROM:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521971453 ""}  } { { "vga_clk.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521971453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/vga_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521971492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521971492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanks_selector tanks_selector:ts " "Elaborating entity \"tanks_selector\" for hierarchy \"tanks_selector:ts\"" {  } { { "lab8.sv" "ts" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_draw en_draw:es " "Elaborating entity \"en_draw\" for hierarchy \"en_draw:es\"" {  } { { "lab8.sv" "es" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanks tanks:tank_instance " "Elaborating entity \"tanks\" for hierarchy \"tanks:tank_instance\"" {  } { { "lab8.sv" "tank_instance" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ball.sv(197) " "Verilog HDL assignment warning at ball.sv(197): truncated value with size 32 to match size of target (20)" {  } { { "ball.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/ball.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652521971524 "|lab8|tanks:tank_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ball.sv(198) " "Verilog HDL assignment warning at ball.sv(198): truncated value with size 32 to match size of target (20)" {  } { { "ball.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/ball.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652521971524 "|lab8|tanks:tank_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette color_mapper:color_instance\|palette:p " "Elaborating entity \"palette\" for hierarchy \"color_mapper:color_instance\|palette:p\"" {  } { { "Color_Mapper.sv" "p" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/Color_Mapper.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_1 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_1\"" {  } { { "lab8.sv" "hex_inst_1" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521971548 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652521973350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.14.17:52:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.05.14.17:52:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521976113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521978167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521978259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521981453 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652521982138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521982680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521982680 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:nios_system\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652521985269 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652521985269 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bgROM:bg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bgROM:bg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_bgROM_6499363.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_bgROM_6499363.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spROM:sp\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spROM:sp\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_spROM_76d10b0.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_spROM_76d10b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652521986766 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652521986766 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652521986766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bgROM:bg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"bgROM:bg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521986874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bgROM:bg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"bgROM:bg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_bgROM_6499363.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_bgROM_6499363.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521986875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521986875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob71 " "Found entity 1: altsyncram_ob71" {  } { { "db/altsyncram_ob71.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_ob71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521986923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521986923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521987486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521987486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qb " "Found entity 1: mux_0qb" {  } { { "db/mux_0qb.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/mux_0qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521987532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521987532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spROM:sp\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"spROM:sp\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521987615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spROM:sp\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"spROM:sp\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_spROM_76d10b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_spROM_76d10b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652521987615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652521987615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ue71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ue71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ue71 " "Found entity 1: altsyncram_ue71" {  } { { "db/altsyncram_ue71.tdf" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/db/altsyncram_ue71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652521987666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521987666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652521988841 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 442 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 352 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 398 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 267 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652521988986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652521988987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652521990741 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652521990741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521991006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 " "103 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652521993776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652521993939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652521993939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521994064 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652521994497 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1652521994497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_project.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521994938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652521997425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652521997425 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652521997910 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652521997910 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652521997910 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "C:/Users/Administrator/Downloads/ECE385-Tank-World-on-FPGA-main/ECE385-Tank-World-on-FPGA-main/final_project/final_project/lab8.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652521997910 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652521997910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5138 " "Implemented 5138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652521997912 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652521997912 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652521997912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4619 " "Implemented 4619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652521997912 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652521997912 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1652521997912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652521997912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652521997983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 17:53:17 2022 " "Processing ended: Sat May 14 17:53:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652521997983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:30 " "Elapsed time: 00:03:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652521997983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652521997983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652521997983 ""}
