{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "FE310",
        "version": "1.0",
        "children": [
            "clint",
            "plic",
            "wdog",
            "rtc",
            "aonclk",
            "backup",
            "pmu",
            "prci",
            "otp",
            "gpio0",
            "uart0",
            "qspi0",
            "pwm0",
            "i2c0",
            "uart1",
            "qspi1",
            "pwm1",
            "qspi2",
            "pwm2"
        ]
    },
    "elements": {
        "clint": {
            "type": "blk",
            "children": [
                "clint.msip",
                "clint.mtimecmp",
                "clint.mtimecmph",
                "clint.mtime",
                "clint.mtimeh"
            ],
            "id": "clint",
            "name": "clint",
            "offset": "0x2000000",
            "doc": "Coreplex Local Interrupts"
        },
        "clint.msip": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clint.msip",
            "name": "msip",
            "offset": "0x0",
            "doc": "Hart 0 software interrupt register"
        },
        "clint.mtimecmp": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clint.mtimecmp",
            "name": "mtimecmp",
            "offset": "0x4000",
            "doc": "Hart 0 time comparator register"
        },
        "clint.mtimecmph": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clint.mtimecmph",
            "name": "mtimecmph",
            "offset": "0x4004",
            "doc": "Hart 0 time comparator register"
        },
        "clint.mtime": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clint.mtime",
            "name": "mtime",
            "offset": "0xbff8",
            "doc": "Timer register"
        },
        "clint.mtimeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clint.mtimeh",
            "name": "mtimeh",
            "offset": "0xbffc",
            "doc": "Timer register"
        },
        "plic": {
            "type": "blk",
            "children": [
                "plic.priority0",
                "plic.priority1",
                "plic.priority2",
                "plic.priority3",
                "plic.priority4",
                "plic.priority5",
                "plic.priority6",
                "plic.priority7",
                "plic.priority8",
                "plic.priority9",
                "plic.priority10",
                "plic.priority11",
                "plic.priority12",
                "plic.priority13",
                "plic.priority14",
                "plic.priority15",
                "plic.priority16",
                "plic.priority17",
                "plic.priority18",
                "plic.priority19",
                "plic.priority20",
                "plic.priority21",
                "plic.priority22",
                "plic.priority23",
                "plic.priority24",
                "plic.priority25",
                "plic.priority26",
                "plic.priority27",
                "plic.priority28",
                "plic.priority29",
                "plic.priority30",
                "plic.priority31",
                "plic.priority32",
                "plic.priority33",
                "plic.priority34",
                "plic.priority35",
                "plic.priority36",
                "plic.priority37",
                "plic.priority38",
                "plic.priority39",
                "plic.priority40",
                "plic.priority41",
                "plic.priority42",
                "plic.priority43",
                "plic.priority44",
                "plic.priority45",
                "plic.priority46",
                "plic.priority47",
                "plic.priority48",
                "plic.priority49",
                "plic.priority50",
                "plic.priority51",
                "plic.pending0",
                "plic.pending1",
                "plic.enable0",
                "plic.enable1",
                "plic.threshold",
                "plic.claim"
            ],
            "id": "plic",
            "name": "plic",
            "offset": "0xc000000",
            "doc": "Platform Level Interrupt Control"
        },
        "plic.priority0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority0",
            "name": "priority0",
            "offset": "0x0",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority1",
            "name": "priority1",
            "offset": "0x4",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority2",
            "name": "priority2",
            "offset": "0x8",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority3",
            "name": "priority3",
            "offset": "0xc",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority4",
            "name": "priority4",
            "offset": "0x10",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority5",
            "name": "priority5",
            "offset": "0x14",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority6",
            "name": "priority6",
            "offset": "0x18",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority7",
            "name": "priority7",
            "offset": "0x1c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority8",
            "name": "priority8",
            "offset": "0x20",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority9",
            "name": "priority9",
            "offset": "0x24",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority10",
            "name": "priority10",
            "offset": "0x28",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority11",
            "name": "priority11",
            "offset": "0x2c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority12",
            "name": "priority12",
            "offset": "0x30",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority13",
            "name": "priority13",
            "offset": "0x34",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority14",
            "name": "priority14",
            "offset": "0x38",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority15",
            "name": "priority15",
            "offset": "0x3c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority16": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority16",
            "name": "priority16",
            "offset": "0x40",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority17": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority17",
            "name": "priority17",
            "offset": "0x44",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority18": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority18",
            "name": "priority18",
            "offset": "0x48",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority19": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority19",
            "name": "priority19",
            "offset": "0x4c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority20": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority20",
            "name": "priority20",
            "offset": "0x50",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority21": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority21",
            "name": "priority21",
            "offset": "0x54",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority22": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority22",
            "name": "priority22",
            "offset": "0x58",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority23": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority23",
            "name": "priority23",
            "offset": "0x5c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority24": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority24",
            "name": "priority24",
            "offset": "0x60",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority25": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority25",
            "name": "priority25",
            "offset": "0x64",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority26": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority26",
            "name": "priority26",
            "offset": "0x68",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority27": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority27",
            "name": "priority27",
            "offset": "0x6c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority28": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority28",
            "name": "priority28",
            "offset": "0x70",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority29": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority29",
            "name": "priority29",
            "offset": "0x74",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority30": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority30",
            "name": "priority30",
            "offset": "0x78",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority31": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority31",
            "name": "priority31",
            "offset": "0x7c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority32",
            "name": "priority32",
            "offset": "0x80",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority33": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority33",
            "name": "priority33",
            "offset": "0x84",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority34": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority34",
            "name": "priority34",
            "offset": "0x88",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority35": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority35",
            "name": "priority35",
            "offset": "0x8c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority36": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority36",
            "name": "priority36",
            "offset": "0x90",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority37": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority37",
            "name": "priority37",
            "offset": "0x94",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority38": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority38",
            "name": "priority38",
            "offset": "0x98",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority39": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority39",
            "name": "priority39",
            "offset": "0x9c",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority40": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority40",
            "name": "priority40",
            "offset": "0xa0",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority41": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority41",
            "name": "priority41",
            "offset": "0xa4",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority42": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority42",
            "name": "priority42",
            "offset": "0xa8",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority43": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority43",
            "name": "priority43",
            "offset": "0xac",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority44": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority44",
            "name": "priority44",
            "offset": "0xb0",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority45": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority45",
            "name": "priority45",
            "offset": "0xb4",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority46": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority46",
            "name": "priority46",
            "offset": "0xb8",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority47": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority47",
            "name": "priority47",
            "offset": "0xbc",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority48": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority48",
            "name": "priority48",
            "offset": "0xc0",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority49": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority49",
            "name": "priority49",
            "offset": "0xc4",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority50": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority50",
            "name": "priority50",
            "offset": "0xc8",
            "doc": "Interrupt Priority Register"
        },
        "plic.priority51": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.priority51",
            "name": "priority51",
            "offset": "0xcc",
            "doc": "Interrupt Priority Register"
        },
        "plic.pending0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.pending0",
            "name": "pending0",
            "offset": "0x1000",
            "doc": "Interrupt Pending Register"
        },
        "plic.pending1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.pending1",
            "name": "pending1",
            "offset": "0x1004",
            "doc": "Interrupt Pending Register"
        },
        "plic.enable0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.enable0",
            "name": "enable0",
            "offset": "0x2000",
            "doc": "Interrupt Enable Register"
        },
        "plic.enable1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.enable1",
            "name": "enable1",
            "offset": "0x2004",
            "doc": "Interrupt Enable Register"
        },
        "plic.threshold": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "priority",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "plic.threshold",
            "name": "threshold",
            "offset": "0x200000",
            "doc": "Priority Threshold Register"
        },
        "plic.claim": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "plic.claim",
            "name": "claim",
            "offset": "0x200004",
            "doc": "Claim/Complete Register"
        },
        "wdog": {
            "type": "blk",
            "children": [
                "wdog.wdogcfg",
                "wdog.wdogcount",
                "wdog.wdogs",
                "wdog.wdogfeed",
                "wdog.wdogkey",
                "wdog.wdogcmp"
            ],
            "id": "wdog",
            "name": "wdog",
            "offset": "0x10000000",
            "doc": "Watchdog"
        },
        "wdog.wdogcfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpip",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "encoreawake",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enalways",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "zerocmp",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsten",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scale",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "wdog.wdogcfg",
            "name": "wdogcfg",
            "offset": "0x0",
            "doc": "Watchdog Configuration Register"
        },
        "wdog.wdogcount": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdog.wdogcount",
            "name": "wdogcount",
            "offset": "0x8",
            "doc": "Watchdog Counter Register"
        },
        "wdog.wdogs": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdog.wdogs",
            "name": "wdogs",
            "offset": "0x10",
            "doc": "Watchdog Scaled Counter Register"
        },
        "wdog.wdogfeed": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdog.wdogfeed",
            "name": "wdogfeed",
            "offset": "0x18",
            "doc": "Watchdog Feed Register"
        },
        "wdog.wdogkey": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdog.wdogkey",
            "name": "wdogkey",
            "offset": "0x1c",
            "doc": "Watchdog Key Register"
        },
        "wdog.wdogcmp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "wdog.wdogcmp",
            "name": "wdogcmp",
            "offset": "0x20",
            "doc": "Watchdog Compare Register"
        },
        "rtc": {
            "type": "blk",
            "children": [
                "rtc.rtccfg",
                "rtc.rtclo",
                "rtc.rtchi",
                "rtc.rtcs",
                "rtc.rtccmp"
            ],
            "id": "rtc",
            "name": "rtc",
            "offset": "0x10000000",
            "doc": "Watchdog"
        },
        "rtc.rtccfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpip",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enalways",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scale",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "rtc.rtccfg",
            "name": "rtccfg",
            "offset": "0x40",
            "doc": "RTC Configuration Register"
        },
        "rtc.rtclo": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc.rtclo",
            "name": "rtclo",
            "offset": "0x48",
            "doc": "RTC Counter Low Register"
        },
        "rtc.rtchi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "rtc.rtchi",
            "name": "rtchi",
            "offset": "0x4c",
            "doc": "RTC Counter High Register"
        },
        "rtc.rtcs": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc.rtcs",
            "name": "rtcs",
            "offset": "0x50",
            "doc": "RTC Scaled Counter Register"
        },
        "rtc.rtccmp": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc.rtccmp",
            "name": "rtccmp",
            "offset": "0x60",
            "doc": "RTC Compare Register"
        },
        "aonclk": {
            "type": "blk",
            "children": [
                "aonclk.lfrosccfg"
            ],
            "id": "aonclk",
            "name": "aonclk",
            "offset": "0x10000000",
            "doc": "Always-On Clock Configuration"
        },
        "aonclk.lfrosccfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "ready",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enable",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trim",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "aonclk.lfrosccfg",
            "name": "lfrosccfg",
            "offset": "0x70",
            "doc": "AON Clock Configuration Register"
        },
        "backup": {
            "type": "blk",
            "children": [
                "backup.backup0",
                "backup.backup1",
                "backup.backup2",
                "backup.backup3",
                "backup.backup4",
                "backup.backup5",
                "backup.backup6",
                "backup.backup7",
                "backup.backup8",
                "backup.backup9",
                "backup.backup10",
                "backup.backup11",
                "backup.backup12",
                "backup.backup13",
                "backup.backup14",
                "backup.backup15"
            ],
            "id": "backup",
            "name": "backup",
            "offset": "0x10000000",
            "doc": "Backup Registers"
        },
        "backup.backup0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup0",
            "name": "backup0",
            "offset": "0x80",
            "doc": "Backup Register"
        },
        "backup.backup1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup1",
            "name": "backup1",
            "offset": "0x84",
            "doc": "Backup Register"
        },
        "backup.backup2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup2",
            "name": "backup2",
            "offset": "0x88",
            "doc": "Backup Register"
        },
        "backup.backup3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup3",
            "name": "backup3",
            "offset": "0x8c",
            "doc": "Backup Register"
        },
        "backup.backup4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup4",
            "name": "backup4",
            "offset": "0x90",
            "doc": "Backup Register"
        },
        "backup.backup5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup5",
            "name": "backup5",
            "offset": "0x94",
            "doc": "Backup Register"
        },
        "backup.backup6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup6",
            "name": "backup6",
            "offset": "0x98",
            "doc": "Backup Register"
        },
        "backup.backup7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup7",
            "name": "backup7",
            "offset": "0x9c",
            "doc": "Backup Register"
        },
        "backup.backup8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup8",
            "name": "backup8",
            "offset": "0xa0",
            "doc": "Backup Register"
        },
        "backup.backup9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup9",
            "name": "backup9",
            "offset": "0xa4",
            "doc": "Backup Register"
        },
        "backup.backup10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup10",
            "name": "backup10",
            "offset": "0xa8",
            "doc": "Backup Register"
        },
        "backup.backup11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup11",
            "name": "backup11",
            "offset": "0xac",
            "doc": "Backup Register"
        },
        "backup.backup12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup12",
            "name": "backup12",
            "offset": "0xb0",
            "doc": "Backup Register"
        },
        "backup.backup13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup13",
            "name": "backup13",
            "offset": "0xb4",
            "doc": "Backup Register"
        },
        "backup.backup14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup14",
            "name": "backup14",
            "offset": "0xb8",
            "doc": "Backup Register"
        },
        "backup.backup15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "backup.backup15",
            "name": "backup15",
            "offset": "0xbc",
            "doc": "Backup Register"
        },
        "pmu": {
            "type": "blk",
            "children": [
                "pmu.pmuwakepm0",
                "pmu.pmuwakepm1",
                "pmu.pmuwakepm2",
                "pmu.pmuwakepm3",
                "pmu.pmuwakepm4",
                "pmu.pmuwakepm5",
                "pmu.pmuwakepm6",
                "pmu.pmuwakepm7",
                "pmu.pmusleeppm0",
                "pmu.pmusleeppm1",
                "pmu.pmusleeppm2",
                "pmu.pmusleeppm3",
                "pmu.pmusleeppm4",
                "pmu.pmusleeppm5",
                "pmu.pmusleeppm6",
                "pmu.pmusleeppm7",
                "pmu.pmuie",
                "pmu.pmucause",
                "pmu.pmusleep",
                "pmu.pmukey"
            ],
            "id": "pmu",
            "name": "pmu",
            "offset": "0x10000000",
            "doc": "PMU"
        },
        "pmu.pmuwakepm0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm0",
            "name": "pmuwakepm0",
            "offset": "0x100",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm1",
            "name": "pmuwakepm1",
            "offset": "0x104",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm2",
            "name": "pmuwakepm2",
            "offset": "0x108",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm3",
            "name": "pmuwakepm3",
            "offset": "0x10c",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm4",
            "name": "pmuwakepm4",
            "offset": "0x110",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm5",
            "name": "pmuwakepm5",
            "offset": "0x114",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm6",
            "name": "pmuwakepm6",
            "offset": "0x118",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmuwakepm7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmuwakepm7",
            "name": "pmuwakepm7",
            "offset": "0x11c",
            "doc": "PMU Wake Program Memory"
        },
        "pmu.pmusleeppm0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm0",
            "name": "pmusleeppm0",
            "offset": "0x120",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm1",
            "name": "pmusleeppm1",
            "offset": "0x124",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm2",
            "name": "pmusleeppm2",
            "offset": "0x128",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm3",
            "name": "pmusleeppm3",
            "offset": "0x12c",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm4",
            "name": "pmusleeppm4",
            "offset": "0x130",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm5",
            "name": "pmusleeppm5",
            "offset": "0x134",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm6",
            "name": "pmusleeppm6",
            "offset": "0x138",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmusleeppm7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "isolate",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "hfclkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "corerst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmu_out_1_en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pmu_out_0_en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleeppm7",
            "name": "pmusleeppm7",
            "offset": "0x13c",
            "doc": "PMU Sleep Program Memory"
        },
        "pmu.pmuie": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "awakeup",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dwakeup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rtc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pmu.pmuie",
            "name": "pmuie",
            "offset": "0x140",
            "doc": "PMU Interrupt Enable Register"
        },
        "pmu.pmucause": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "resetcause",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeupcause",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmucause",
            "name": "pmucause",
            "offset": "0x144",
            "doc": "PMU Cause Register"
        },
        "pmu.pmusleep": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sleep",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmu.pmusleep",
            "name": "pmusleep",
            "offset": "0x148",
            "doc": "PMU Sleep Register"
        },
        "pmu.pmukey": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "pmu.pmukey",
            "name": "pmukey",
            "offset": "0x14c",
            "doc": "PMU Key Register"
        },
        "prci": {
            "type": "blk",
            "children": [
                "prci.hfrosccfg",
                "prci.hfxosccfg",
                "prci.pllcfg",
                "prci.plloutdiv",
                "prci.coreclkcfg"
            ],
            "id": "prci",
            "name": "prci",
            "offset": "0x10008000",
            "doc": "Power Reset Clock Interrupts"
        },
        "prci.hfrosccfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "ready",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enable",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trim",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "prci.hfrosccfg",
            "name": "hfrosccfg",
            "offset": "0x0",
            "doc": "Clock Configuration Register"
        },
        "prci.hfxosccfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "ready",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enable",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "prci.hfxosccfg",
            "name": "hfxosccfg",
            "offset": "0x4",
            "doc": "Clock Configuration Register"
        },
        "prci.pllcfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "lock",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bypass",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "refsel",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": ""
                },
                {
                    "name": "sel",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pllq",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "",
                    "reset": "1",
                    "doc": ""
                },
                {
                    "name": "pllf",
                    "lsb": 4,
                    "nbits": 6,
                    "access": "",
                    "reset": "47",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pllr",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "1",
                    "doc": ""
                }
            ],
            "id": "prci.pllcfg",
            "name": "pllcfg",
            "offset": "0x8",
            "doc": "PLL Configuration Register"
        },
        "prci.plloutdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "divby1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "prci.plloutdiv",
            "name": "plloutdiv",
            "offset": "0xc",
            "doc": "PLL Divider Register"
        },
        "prci.coreclkcfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "prci.coreclkcfg",
            "name": "coreclkcfg",
            "offset": "0x10",
            "doc": "Clock Configuration Register"
        },
        "otp": {
            "type": "blk",
            "children": [
                "otp.lock",
                "otp.clock",
                "otp.output_en",
                "otp.select",
                "otp.write_en",
                "otp.mode",
                "otp.mrr",
                "otp.mpp",
                "otp.vrren",
                "otp.vppen",
                "otp.addr",
                "otp.data_in",
                "otp.data_out",
                "otp.rsctrl"
            ],
            "id": "otp",
            "name": "otp",
            "offset": "0x10010000",
            "doc": "One Time Programmable Memory"
        },
        "otp.lock": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.lock",
            "name": "lock",
            "offset": "0x0",
            "doc": "Programmed-I/O lock register"
        },
        "otp.clock": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.clock",
            "name": "clock",
            "offset": "0x4",
            "doc": "OTP device clock signal"
        },
        "otp.output_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.output_en",
            "name": "output_en",
            "offset": "0x8",
            "doc": "OTP device output-enable signal"
        },
        "otp.select": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.select",
            "name": "select",
            "offset": "0xc",
            "doc": "OTP device chip-select signal"
        },
        "otp.write_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.write_en",
            "name": "write_en",
            "offset": "0x10",
            "doc": "OTP device write-enable signal"
        },
        "otp.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.mode",
            "name": "mode",
            "offset": "0x14",
            "doc": "OTP device mode register"
        },
        "otp.mrr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.mrr",
            "name": "mrr",
            "offset": "0x18",
            "doc": "OTP read-voltage regulator control"
        },
        "otp.mpp": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.mpp",
            "name": "mpp",
            "offset": "0x1c",
            "doc": "OTP write-voltage charge pump control"
        },
        "otp.vrren": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.vrren",
            "name": "vrren",
            "offset": "0x20",
            "doc": "OTP read-voltage enable"
        },
        "otp.vppen": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.vppen",
            "name": "vppen",
            "offset": "0x24",
            "doc": "OTP write-voltage enable"
        },
        "otp.addr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.addr",
            "name": "addr",
            "offset": "0x28",
            "doc": "OTP device address"
        },
        "otp.data_in": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.data_in",
            "name": "data_in",
            "offset": "0x2c",
            "doc": "OTP device data input"
        },
        "otp.data_out": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.data_out",
            "name": "data_out",
            "offset": "0x30",
            "doc": "OTP device data output"
        },
        "otp.rsctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "otp.rsctrl",
            "name": "rsctrl",
            "offset": "0x34",
            "doc": "OTP read sequencer control"
        },
        "gpio0": {
            "type": "blk",
            "children": [
                "gpio0.value",
                "gpio0.input_en",
                "gpio0.output_en",
                "gpio0.port",
                "gpio0.pullup",
                "gpio0.drive",
                "gpio0.rise_ie",
                "gpio0.rise_ip",
                "gpio0.fall_ie",
                "gpio0.fall_ip",
                "gpio0.high_ie",
                "gpio0.high_ip",
                "gpio0.low_ie",
                "gpio0.low_ip",
                "gpio0.iof_en",
                "gpio0.iof_sel",
                "gpio0.out_xor"
            ],
            "id": "gpio0",
            "name": "gpio0",
            "offset": "0x10012000",
            "doc": "General Purpose Input Output"
        },
        "gpio0.value": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.value",
            "name": "value",
            "offset": "0x0",
            "doc": "Pin value."
        },
        "gpio0.input_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.input_en",
            "name": "input_en",
            "offset": "0x4",
            "doc": "Pin Input Enable Register"
        },
        "gpio0.output_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.output_en",
            "name": "output_en",
            "offset": "0x8",
            "doc": "Pin Output Enable Register"
        },
        "gpio0.port": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.port",
            "name": "port",
            "offset": "0xc",
            "doc": "Output Port Value Register"
        },
        "gpio0.pullup": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.pullup",
            "name": "pullup",
            "offset": "0x10",
            "doc": "Internal Pull-Up Enable Register"
        },
        "gpio0.drive": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.drive",
            "name": "drive",
            "offset": "0x14",
            "doc": "Drive Strength Register"
        },
        "gpio0.rise_ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.rise_ie",
            "name": "rise_ie",
            "offset": "0x18",
            "doc": "Rise Interrupt Enable Register"
        },
        "gpio0.rise_ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.rise_ip",
            "name": "rise_ip",
            "offset": "0x1c",
            "doc": "Rise Interrupt Pending Register"
        },
        "gpio0.fall_ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.fall_ie",
            "name": "fall_ie",
            "offset": "0x20",
            "doc": "Fall Interrupt Enable Register"
        },
        "gpio0.fall_ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.fall_ip",
            "name": "fall_ip",
            "offset": "0x24",
            "doc": "Fall Interrupt Pending Register"
        },
        "gpio0.high_ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.high_ie",
            "name": "high_ie",
            "offset": "0x28",
            "doc": "High Interrupt Enable Register"
        },
        "gpio0.high_ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.high_ip",
            "name": "high_ip",
            "offset": "0x2c",
            "doc": "High Interrupt Pending Register"
        },
        "gpio0.low_ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.low_ie",
            "name": "low_ie",
            "offset": "0x30",
            "doc": "Low Interrupt Enable Register"
        },
        "gpio0.low_ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.low_ip",
            "name": "low_ip",
            "offset": "0x34",
            "doc": "Low Interrupt Pending Register"
        },
        "gpio0.iof_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.iof_en",
            "name": "iof_en",
            "offset": "0x38",
            "doc": "HW I/O Function Enable Register"
        },
        "gpio0.iof_sel": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.iof_sel",
            "name": "iof_sel",
            "offset": "0x3c",
            "doc": "HW I/O Function Select Register"
        },
        "gpio0.out_xor": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "gpio0.out_xor",
            "name": "out_xor",
            "offset": "0x40",
            "doc": "Output XOR (invert) Register"
        },
        "uart0": {
            "type": "blk",
            "children": [
                "uart0.txdata",
                "uart0.rxdata",
                "uart0.txctrl",
                "uart0.rxctrl",
                "uart0.ie",
                "uart0.ip",
                "uart0.div"
            ],
            "id": "uart0",
            "name": "uart0",
            "offset": "0x10013000",
            "doc": "Universal Asynchronous Receiver Transmitter"
        },
        "uart0.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "full",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.txdata",
            "name": "txdata",
            "offset": "0x0",
            "doc": "Transmit Data Register"
        },
        "uart0.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "empty",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.rxdata",
            "name": "rxdata",
            "offset": "0x4",
            "doc": "Receive Data Register"
        },
        "uart0.txctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "counter",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nstop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.txctrl",
            "name": "txctrl",
            "offset": "0x8",
            "doc": "Transmit Control Register"
        },
        "uart0.rxctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "counter",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.rxctrl",
            "name": "rxctrl",
            "offset": "0xc",
            "doc": "Receive Control Register"
        },
        "uart0.ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "txwm",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.ie",
            "name": "ie",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "uart0.ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "txwm",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.ip",
            "name": "ip",
            "offset": "0x14",
            "doc": "Interrupt Pending Register"
        },
        "uart0.div": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "uart0.div",
            "name": "div",
            "offset": "0x18",
            "doc": "Baud Rate Divisor Register"
        },
        "qspi0": {
            "type": "blk",
            "children": [
                "qspi0.div",
                "qspi0.mode",
                "qspi0.csid",
                "qspi0.csdef",
                "qspi0.csmode",
                "qspi0.delay0",
                "qspi0.delay1",
                "qspi0.fmt",
                "qspi0.txdata",
                "qspi0.rxdata",
                "qspi0.txmark",
                "qspi0.rxmark",
                "qspi0.fctrl",
                "qspi0.ffmt",
                "qspi0.ie",
                "qspi0.ip"
            ],
            "id": "qspi0",
            "name": "qspi0",
            "offset": "0x10014000",
            "doc": "Quad Serial Peripheral Interface"
        },
        "qspi0.div": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.div",
            "name": "div",
            "offset": "0x0",
            "doc": "Serial Clock Divisor Register"
        },
        "qspi0.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "polarity",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "phase",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.mode",
            "name": "mode",
            "offset": "0x4",
            "doc": "Serial Clock Mode Register"
        },
        "qspi0.csid": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qspi0.csid",
            "name": "csid",
            "offset": "0x10",
            "doc": "Chip Select ID Register"
        },
        "qspi0.csdef": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qspi0.csdef",
            "name": "csdef",
            "offset": "0x14",
            "doc": "Chip Select Default Register"
        },
        "qspi0.csmode": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qspi0.csmode",
            "name": "csmode",
            "offset": "0x18",
            "doc": "Chip Select Mode Register"
        },
        "qspi0.delay0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sckcs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cssck",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.delay0",
            "name": "delay0",
            "offset": "0x28",
            "doc": "Delay Control 0 Register"
        },
        "qspi0.delay1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "interxfr",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "intercs",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.delay1",
            "name": "delay1",
            "offset": "0x2c",
            "doc": "Delay Control 1 Register"
        },
        "qspi0.fmt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "length",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "direction",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "endian",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "protocol",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.fmt",
            "name": "fmt",
            "offset": "0x40",
            "doc": "Frame Format Register"
        },
        "qspi0.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "full",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.txdata",
            "name": "txdata",
            "offset": "0x48",
            "doc": "Transmit Data Register"
        },
        "qspi0.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "empty",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.rxdata",
            "name": "rxdata",
            "offset": "0x4c",
            "doc": "Receive Data Register"
        },
        "qspi0.txmark": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.txmark",
            "name": "txmark",
            "offset": "0x50",
            "doc": "Transmit Watermark Register"
        },
        "qspi0.rxmark": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.rxmark",
            "name": "rxmark",
            "offset": "0x54",
            "doc": "Receive Watermark Register"
        },
        "qspi0.fctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.fctrl",
            "name": "fctrl",
            "offset": "0x60",
            "doc": "SPI Flash Interface Control Register"
        },
        "qspi0.ffmt": {
            "type": "reg",
            "fields": [
                {
                    "name": "pad_code",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "First 8 bits to transmit during dummy cycles"
                },
                {
                    "name": "cmd_code",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Value of command byte"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data_proto",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Protocol for receiving data bytes"
                },
                {
                    "name": "addr_proto",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Protocol for transmitting address and padding"
                },
                {
                    "name": "cmd_proto",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Protocol for transmitting command"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr_len",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Number of address bytes (0 to 4)"
                },
                {
                    "name": "cmd_en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable sending of command"
                }
            ],
            "id": "qspi0.ffmt",
            "name": "ffmt",
            "offset": "0x64",
            "doc": "SPI Flash Instruction Format Register"
        },
        "qspi0.ie": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "txwm",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.ie",
            "name": "ie",
            "offset": "0x70",
            "doc": "SPI Interrupt Enable Register"
        },
        "qspi0.ip": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxwm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "txwm",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "qspi0.ip",
            "name": "ip",
            "offset": "0x74",
            "doc": "SPI Interrupt Pending Register"
        },
        "pwm0": {
            "type": "blk",
            "children": [
                "pwm0.cfg",
                "pwm0.count",
                "pwm0.pwms",
                "pwm0.cmp0",
                "pwm0.cmp1",
                "pwm0.cmp2",
                "pwm0.cmp3"
            ],
            "id": "pwm0",
            "name": "pwm0",
            "offset": "0x10015000",
            "doc": "8-bit timer with 4 cmp"
        },
        "pwm0.cfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "cmp3ip",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp2ip",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp1ip",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp0ip",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp3gang",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp2gang",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp1gang",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp0gang",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmp3center",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp2center",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp1center",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "cmp0center",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enoneshot",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "enalways",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "deglitch",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "zerocmp",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "sticky",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scale",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm0.cfg",
            "name": "cfg",
            "offset": "0x0",
            "doc": "PWM Configuration Register"
        },
        "pwm0.count": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "pwm0.count",
            "name": "count",
            "offset": "0x8",
            "doc": "Counter Register"
        },
        "pwm0.pwms": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "pwm0.pwms",
            "name": "pwms",
            "offset": "0x10",
            "doc": "Scaled Halfword Counter Register"
        },
        "pwm0.cmp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm0.cmp0",
            "name": "cmp0",
            "offset": "0x20",
            "doc": "Compare Register"
        },
        "pwm0.cmp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm0.cmp1",
            "name": "cmp1",
            "offset": "0x24",
            "doc": "Compare Register"
        },
        "pwm0.cmp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm0.cmp2",
            "name": "cmp2",
            "offset": "0x28",
            "doc": "Compare Register"
        },
        "pwm0.cmp3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm0.cmp3",
            "name": "cmp3",
            "offset": "0x2c",
            "doc": "Compare Register"
        },
        "i2c0": {
            "type": "blk",
            "children": [
                "i2c0.prer_lo",
                "i2c0.prer_hi",
                "i2c0.ctr",
                "i2c0.txr_rxr",
                "i2c0.cr_sr",
                "i2c0.cr",
                "i2c0.sr"
            ],
            "id": "i2c0",
            "name": "i2c0",
            "offset": "0x10016000",
            "doc": "Inter-Integrated Circuit Master Interface (FE310-G002 only)"
        },
        "i2c0.prer_lo": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "i2c0.prer_lo",
            "name": "prer_lo",
            "offset": "0x0",
            "doc": "Clock Prescale register lo-byte"
        },
        "i2c0.prer_hi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "i2c0.prer_hi",
            "name": "prer_hi",
            "offset": "0x4",
            "doc": "Clock Prescale register hi-byte"
        },
        "i2c0.ctr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "I2C core enable bit"
                },
                {
                    "name": "ien",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "I2C core interrupt enable bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.ctr",
            "name": "ctr",
            "offset": "0x8",
            "doc": "Control register"
        },
        "i2c0.txr_rxr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "i2c0.txr_rxr",
            "name": "txr_rxr",
            "offset": "0xc",
            "doc": "Transmit register / Receive register"
        },
        "i2c0.cr_sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "i2c0.cr_sr",
            "name": "cr_sr",
            "offset": "0x10",
            "doc": "Command register / Status register"
        },
        "i2c0.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sta",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Generate (repeated) start condition"
                },
                {
                    "name": "sto",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Generate stop condition"
                },
                {
                    "name": "rd",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Read from slave"
                },
                {
                    "name": "wr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Write to slave"
                },
                {
                    "name": "ack",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "When a receiver, sent ACK (0) or NACK (1)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iack",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Interrupt acknowledge. When set, clears a pending interrupt"
                }
            ],
            "id": "i2c0.cr",
            "name": "cr",
            "offset": "0x10",
            "doc": "Command register"
        },
        "i2c0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_ack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Received acknowledge from slave.\n                This flag represents acknowledge from the addressed slave.\n                '1' = No acknowledge received\n                '0' = Acknowledge received\n              "
                },
                {
                    "name": "busy",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "I2C bus busy"
                },
                {
                    "name": "al",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Arbitration lost"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tip",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Transfer in progress"
                },
                {
                    "name": "if",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Interrupt Flag. This bit is set when an interrupt is pending, which\n                will cause a processor interrupt request if the IEN bit is set."
                }
            ],
            "id": "i2c0.sr",
            "name": "sr",
            "offset": "0x10",
            "doc": "Status register"
        },
        "uart1": {
            "type": "blk",
            "children": [],
            "id": "uart1",
            "name": "uart1",
            "offset": "0x10023000",
            "doc": ""
        },
        "qspi1": {
            "type": "blk",
            "children": [],
            "id": "qspi1",
            "name": "qspi1",
            "offset": "0x10024000",
            "doc": ""
        },
        "pwm1": {
            "type": "blk",
            "children": [],
            "id": "pwm1",
            "name": "pwm1",
            "offset": "0x10025000",
            "doc": ""
        },
        "qspi2": {
            "type": "blk",
            "children": [],
            "id": "qspi2",
            "name": "qspi2",
            "offset": "0x10034000",
            "doc": ""
        },
        "pwm2": {
            "type": "blk",
            "children": [],
            "id": "pwm2",
            "name": "pwm2",
            "offset": "0x10035000",
            "doc": ""
        }
    }
}