{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551966794405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551966794420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 13:53:14 2019 " "Processing started: Thu Mar 07 13:53:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551966794420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966794420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller_top -c Servo_Controller_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller_top -c Servo_Controller_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966794420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551966795669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551966795669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_Controller " "Found entity 1: Servo_Controller" {  } { { "Servo_Controller.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file cycle_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_scaler " "Found entity 1: cycle_scaler" {  } { { "cycle_scaler.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/cycle_scaler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counternbit.v 1 1 " "Found 1 design units, including 1 entities, in source file counternbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterNBit " "Found entity 1: CounterNBit" {  } { { "CounterNBit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/CounterNBit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator32Bit " "Found entity 1: Comparator32Bit" {  } { { "Comparator32Bit.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Comparator32Bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en_divider " "Found entity 1: clk_en_divider" {  } { { "clk_en_divider.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/clk_en_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_Controller_top " "Found entity 1: Servo_Controller_top" {  } { { "Servo_Controller_top.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551966811450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Servo_Controller_top " "Elaborating entity \"Servo_Controller_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551966811528 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "servo_pwm_out Servo_Controller_top.v(28) " "Verilog HDL Always Construct warning at Servo_Controller_top.v(28): inferring latch(es) for variable \"servo_pwm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Servo_Controller_top.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551966811528 "|Servo_Controller_top"}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "servo_pwm servo1 Servo_Controller_top.v(51) " "Port \"servo_pwm\" on instance \"servo1\" at Servo_Controller_top.v(51) has multiple connections" {  } { { "Servo_Controller_top.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v" 51 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1551966811528 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551966811528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551966811653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 13:53:31 2019 " "Processing ended: Thu Mar 07 13:53:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551966811653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551966811653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551966811653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551966811653 ""}
