// Seed: 4192266590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  assign id_2 = -1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  logic id_6 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_6,
      id_6,
      id_5
  );
  assign id_1 = 1 ? id_2[id_3**-1 : 1] : 1 <= id_3;
  wire id_7;
endmodule
