# 10.20. Special Registers: %lanemask_lt

## 10.20. [Special Registers: `%lanemask_lt`](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-lanemask-lt)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#special-registers-lanemask-lt "Permalink to this headline")

`%lanemask_lt`

32-bit mask with bits set in positions less than the thread’s lane number in the warp.

Syntax (predefined)

```
.sreg .u32 %lanemask_lt;
```

Copy to clipboard

Description

A predefined, read-only special register initialized with a 32-bit mask with bits set in positions
less than the thread’s lane number in the warp.

PTX ISA Notes

Introduced in PTX ISA version 2.0.

Target ISA Notes

`%lanemask_lt` requires `sm_20` or higher.

Examples

```
mov.u32     %r, %lanemask_lt;
```

Copy to clipboard