// Seed: 1918673634
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output uwire id_7
);
  assign module_1.id_5 = 0;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2
    , id_8,
    output wand id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6
);
  wire module_1;
  assign id_5 = 1'b0;
  id_9(
      .id_0(), .id_1(id_1), .id_2(id_0++), .id_3(1)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_6,
      id_0
  );
endmodule
