INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_matrix_data_path
INFO: [VRFC 10-311] analyzing module two_port_ram
INFO: [VRFC 10-311] analyzing module led_matrix_ctrl_path
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2458] undeclared symbol busy, assumed default net type wire [/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/RGB_MATRIX.v:241]
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_1
INFO: [VRFC 10-311] analyzing module clock_div_22
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/c/k/cknox/EC551/RGB_MATRIX/RGB_MATRIX.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
