// Seed: 718150815
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    output wire id_9,
    output wor id_10,
    output supply0 id_11,
    output supply0 id_12,
    output supply0 id_13,
    input wor id_14
);
  wire id_16;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10
);
  wire id_12;
  assign id_4 = id_7;
  assign id_1 = id_9;
  or (id_0, id_12, id_5, id_7, id_9, id_6, id_2);
  module_0(
      id_8, id_10, id_8, id_8, id_1, id_5, id_5, id_7, id_1, id_0, id_0, id_1, id_1, id_0, id_10
  );
  wire id_13;
endmodule
