
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (5 6)  (35 279)  (35 279)  routing T_1_17.span4_vert_31 <X> T_1_17.lc_trk_g0_7
 (6 6)  (36 279)  (36 279)  routing T_1_17.span4_vert_31 <X> T_1_17.lc_trk_g0_7
 (7 6)  (37 279)  (37 279)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (38 278)  (38 278)  routing T_1_17.span4_vert_31 <X> T_1_17.lc_trk_g0_7
 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (12 11)  (52 282)  (52 282)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (107 283)  (107 283)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (89 285)  (89 285)  routing T_2_17.span4_vert_20 <X> T_2_17.lc_trk_g1_4
 (6 13)  (90 285)  (90 285)  routing T_2_17.span4_vert_20 <X> T_2_17.lc_trk_g1_4
 (7 13)  (91 285)  (91 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (6 4)  (144 276)  (144 276)  routing T_3_17.span4_vert_13 <X> T_3_17.lc_trk_g0_5
 (7 4)  (145 276)  (145 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (146 276)  (146 276)  routing T_3_17.span4_vert_13 <X> T_3_17.lc_trk_g0_5
 (8 5)  (146 277)  (146 277)  routing T_3_17.span4_vert_13 <X> T_3_17.lc_trk_g0_5
 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (13 10)  (161 283)  (161 283)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (4 1)  (184 273)  (184 273)  routing T_4_17.span4_vert_24 <X> T_4_17.lc_trk_g0_0
 (5 1)  (185 273)  (185 273)  routing T_4_17.span4_vert_24 <X> T_4_17.lc_trk_g0_0
 (6 1)  (186 273)  (186 273)  routing T_4_17.span4_vert_24 <X> T_4_17.lc_trk_g0_0
 (7 1)  (187 273)  (187 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (5 2)  (185 275)  (185 275)  routing T_4_17.span4_vert_35 <X> T_4_17.lc_trk_g0_3
 (6 2)  (186 275)  (186 275)  routing T_4_17.span4_vert_35 <X> T_4_17.lc_trk_g0_3
 (7 2)  (187 275)  (187 275)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (188 275)  (188 275)  routing T_4_17.span4_vert_35 <X> T_4_17.lc_trk_g0_3
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (6 4)  (240 276)  (240 276)  routing T_5_17.span12_vert_13 <X> T_5_17.lc_trk_g0_5
 (7 4)  (241 276)  (241 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 4)  (257 276)  (257 276)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (4 5)  (238 277)  (238 277)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g0_4
 (5 5)  (239 277)  (239 277)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g0_4
 (6 5)  (240 277)  (240 277)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g0_4
 (7 5)  (241 277)  (241 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (13 10)  (257 283)  (257 283)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (4 4)  (292 276)  (292 276)  routing T_6_17.span4_vert_44 <X> T_6_17.lc_trk_g0_4
 (13 4)  (311 276)  (311 276)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (4 5)  (292 277)  (292 277)  routing T_6_17.span4_vert_44 <X> T_6_17.lc_trk_g0_4
 (5 5)  (293 277)  (293 277)  routing T_6_17.span4_vert_44 <X> T_6_17.lc_trk_g0_4
 (6 5)  (294 277)  (294 277)  routing T_6_17.span4_vert_44 <X> T_6_17.lc_trk_g0_4
 (7 5)  (295 277)  (295 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (311 283)  (311 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (12 11)  (310 282)  (310 282)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (4 14)  (292 287)  (292 287)  routing T_6_17.span4_vert_6 <X> T_6_17.lc_trk_g1_6
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit
 (6 15)  (294 286)  (294 286)  routing T_6_17.span4_vert_6 <X> T_6_17.lc_trk_g1_6
 (7 15)  (295 286)  (295 286)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_6_16

 (4 14)  (280 270)  (280 270)  routing T_6_16.sp4_v_b_9 <X> T_6_16.sp4_v_t_44


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_1_15

 (8 11)  (26 251)  (26 251)  routing T_1_15.sp4_h_r_7 <X> T_1_15.sp4_v_t_42
 (9 11)  (27 251)  (27 251)  routing T_1_15.sp4_h_r_7 <X> T_1_15.sp4_v_t_42


LogicTile_2_15

 (16 0)  (88 240)  (88 240)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (17 0)  (89 240)  (89 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 240)  (90 240)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (18 1)  (90 241)  (90 241)  routing T_2_15.sp4_v_b_9 <X> T_2_15.lc_trk_g0_1
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (93 242)  (93 242)  routing T_2_15.sp4_v_b_7 <X> T_2_15.lc_trk_g0_7
 (22 2)  (94 242)  (94 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (95 242)  (95 242)  routing T_2_15.sp4_v_b_7 <X> T_2_15.lc_trk_g0_7
 (27 2)  (99 242)  (99 242)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 242)  (101 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 242)  (102 242)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 242)  (104 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 242)  (105 242)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 242)  (106 242)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 242)  (107 242)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_1
 (38 2)  (110 242)  (110 242)  LC_1 Logic Functioning bit
 (45 2)  (117 242)  (117 242)  LC_1 Logic Functioning bit
 (46 2)  (118 242)  (118 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_1 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (29 3)  (101 243)  (101 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 243)  (103 243)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 243)  (104 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 243)  (107 243)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_1
 (37 3)  (109 243)  (109 243)  LC_1 Logic Functioning bit
 (40 3)  (112 243)  (112 243)  LC_1 Logic Functioning bit
 (41 3)  (113 243)  (113 243)  LC_1 Logic Functioning bit
 (26 4)  (98 244)  (98 244)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 244)  (101 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 244)  (103 244)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 244)  (104 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 244)  (108 244)  LC_2 Logic Functioning bit
 (39 4)  (111 244)  (111 244)  LC_2 Logic Functioning bit
 (45 4)  (117 244)  (117 244)  LC_2 Logic Functioning bit
 (27 5)  (99 245)  (99 245)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 245)  (101 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 245)  (103 245)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 245)  (104 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 245)  (105 245)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_2
 (34 5)  (106 245)  (106 245)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_2
 (35 5)  (107 245)  (107 245)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_2
 (37 5)  (109 245)  (109 245)  LC_2 Logic Functioning bit
 (42 5)  (114 245)  (114 245)  LC_2 Logic Functioning bit
 (53 5)  (125 245)  (125 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (88 246)  (88 246)  routing T_2_15.sp4_v_b_5 <X> T_2_15.lc_trk_g1_5
 (17 6)  (89 246)  (89 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (90 246)  (90 246)  routing T_2_15.sp4_v_b_5 <X> T_2_15.lc_trk_g1_5
 (27 6)  (99 246)  (99 246)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 246)  (102 246)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 246)  (105 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 246)  (106 246)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 246)  (107 246)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_3
 (41 6)  (113 246)  (113 246)  LC_3 Logic Functioning bit
 (43 6)  (115 246)  (115 246)  LC_3 Logic Functioning bit
 (45 6)  (117 246)  (117 246)  LC_3 Logic Functioning bit
 (46 6)  (118 246)  (118 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (101 247)  (101 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 247)  (103 247)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 247)  (104 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (107 247)  (107 247)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_3
 (39 7)  (111 247)  (111 247)  LC_3 Logic Functioning bit
 (40 7)  (112 247)  (112 247)  LC_3 Logic Functioning bit
 (41 7)  (113 247)  (113 247)  LC_3 Logic Functioning bit
 (42 7)  (114 247)  (114 247)  LC_3 Logic Functioning bit
 (26 8)  (98 248)  (98 248)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 248)  (101 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 248)  (103 248)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (110 248)  (110 248)  LC_4 Logic Functioning bit
 (40 8)  (112 248)  (112 248)  LC_4 Logic Functioning bit
 (45 8)  (117 248)  (117 248)  LC_4 Logic Functioning bit
 (46 8)  (118 248)  (118 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (99 249)  (99 249)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 249)  (101 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 249)  (103 249)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 249)  (104 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (105 249)  (105 249)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_4
 (34 9)  (106 249)  (106 249)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_4
 (35 9)  (107 249)  (107 249)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_4
 (41 9)  (113 249)  (113 249)  LC_4 Logic Functioning bit
 (42 9)  (114 249)  (114 249)  LC_4 Logic Functioning bit
 (22 12)  (94 252)  (94 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (95 252)  (95 252)  routing T_2_15.sp12_v_b_11 <X> T_2_15.lc_trk_g3_3
 (26 12)  (98 252)  (98 252)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 252)  (103 252)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 252)  (108 252)  LC_6 Logic Functioning bit
 (41 12)  (113 252)  (113 252)  LC_6 Logic Functioning bit
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (51 12)  (123 252)  (123 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (99 253)  (99 253)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 253)  (101 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 253)  (103 253)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 253)  (104 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (105 253)  (105 253)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_6
 (34 13)  (106 253)  (106 253)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_6
 (35 13)  (107 253)  (107 253)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.input_2_6
 (36 13)  (108 253)  (108 253)  LC_6 Logic Functioning bit
 (37 13)  (109 253)  (109 253)  LC_6 Logic Functioning bit
 (39 13)  (111 253)  (111 253)  LC_6 Logic Functioning bit
 (42 13)  (114 253)  (114 253)  LC_6 Logic Functioning bit
 (27 14)  (99 254)  (99 254)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 254)  (101 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 254)  (102 254)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 254)  (104 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 254)  (105 254)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 254)  (106 254)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 254)  (107 254)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_7
 (36 14)  (108 254)  (108 254)  LC_7 Logic Functioning bit
 (37 14)  (109 254)  (109 254)  LC_7 Logic Functioning bit
 (43 14)  (115 254)  (115 254)  LC_7 Logic Functioning bit
 (45 14)  (117 254)  (117 254)  LC_7 Logic Functioning bit
 (46 14)  (118 254)  (118 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (29 15)  (101 255)  (101 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 255)  (103 255)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 255)  (104 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 255)  (107 255)  routing T_2_15.lc_trk_g0_7 <X> T_2_15.input_2_7
 (40 15)  (112 255)  (112 255)  LC_7 Logic Functioning bit
 (41 15)  (113 255)  (113 255)  LC_7 Logic Functioning bit


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (5 3)  (173 243)  (173 243)  routing T_4_15.sp4_h_l_37 <X> T_4_15.sp4_v_t_37
 (11 14)  (179 254)  (179 254)  routing T_4_15.sp4_h_l_43 <X> T_4_15.sp4_v_t_46


LogicTile_5_15

 (10 7)  (232 247)  (232 247)  routing T_5_15.sp4_h_l_46 <X> T_5_15.sp4_v_t_41


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (13 4)  (4 228)  (4 228)  routing T_0_14.lc_trk_g0_6 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (12 5)  (5 229)  (5 229)  routing T_0_14.lc_trk_g0_6 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (4 6)  (13 230)  (13 230)  routing T_0_14.span12_horz_6 <X> T_0_14.lc_trk_g0_6
 (4 7)  (13 231)  (13 231)  routing T_0_14.span12_horz_6 <X> T_0_14.lc_trk_g0_6
 (5 7)  (12 231)  (12 231)  routing T_0_14.span12_horz_6 <X> T_0_14.lc_trk_g0_6
 (7 7)  (10 231)  (10 231)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (4 10)  (13 234)  (13 234)  routing T_0_14.span12_horz_2 <X> T_0_14.lc_trk_g1_2
 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (4 11)  (13 235)  (13 235)  routing T_0_14.span12_horz_2 <X> T_0_14.lc_trk_g1_2
 (5 11)  (12 235)  (12 235)  routing T_0_14.span12_horz_2 <X> T_0_14.lc_trk_g1_2
 (7 11)  (10 235)  (10 235)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g1_2 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_4_14

 (25 0)  (193 224)  (193 224)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (22 1)  (190 225)  (190 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (191 225)  (191 225)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (25 1)  (193 225)  (193 225)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (182 226)  (182 226)  routing T_4_14.sp4_v_t_1 <X> T_4_14.lc_trk_g0_4
 (26 2)  (194 226)  (194 226)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (197 226)  (197 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 226)  (198 226)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 226)  (200 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (205 226)  (205 226)  LC_1 Logic Functioning bit
 (39 2)  (207 226)  (207 226)  LC_1 Logic Functioning bit
 (42 2)  (210 226)  (210 226)  LC_1 Logic Functioning bit
 (43 2)  (211 226)  (211 226)  LC_1 Logic Functioning bit
 (45 2)  (213 226)  (213 226)  LC_1 Logic Functioning bit
 (47 2)  (215 226)  (215 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_1 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (14 3)  (182 227)  (182 227)  routing T_4_14.sp4_v_t_1 <X> T_4_14.lc_trk_g0_4
 (16 3)  (184 227)  (184 227)  routing T_4_14.sp4_v_t_1 <X> T_4_14.lc_trk_g0_4
 (17 3)  (185 227)  (185 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (194 227)  (194 227)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 227)  (195 227)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 227)  (197 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 227)  (199 227)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 227)  (200 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (202 227)  (202 227)  routing T_4_14.lc_trk_g1_0 <X> T_4_14.input_2_1
 (36 3)  (204 227)  (204 227)  LC_1 Logic Functioning bit
 (14 4)  (182 228)  (182 228)  routing T_4_14.sp4_v_b_8 <X> T_4_14.lc_trk_g1_0
 (14 5)  (182 229)  (182 229)  routing T_4_14.sp4_v_b_8 <X> T_4_14.lc_trk_g1_0
 (16 5)  (184 229)  (184 229)  routing T_4_14.sp4_v_b_8 <X> T_4_14.lc_trk_g1_0
 (17 5)  (185 229)  (185 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (25 6)  (193 230)  (193 230)  routing T_4_14.sp4_v_t_3 <X> T_4_14.lc_trk_g1_6
 (26 6)  (194 230)  (194 230)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 230)  (197 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 230)  (198 230)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 230)  (200 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (208 230)  (208 230)  LC_3 Logic Functioning bit
 (41 6)  (209 230)  (209 230)  LC_3 Logic Functioning bit
 (42 6)  (210 230)  (210 230)  LC_3 Logic Functioning bit
 (45 6)  (213 230)  (213 230)  LC_3 Logic Functioning bit
 (47 6)  (215 230)  (215 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (190 231)  (190 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (191 231)  (191 231)  routing T_4_14.sp4_v_t_3 <X> T_4_14.lc_trk_g1_6
 (25 7)  (193 231)  (193 231)  routing T_4_14.sp4_v_t_3 <X> T_4_14.lc_trk_g1_6
 (26 7)  (194 231)  (194 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 231)  (195 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 231)  (197 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 231)  (199 231)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 231)  (200 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (202 231)  (202 231)  routing T_4_14.lc_trk_g1_0 <X> T_4_14.input_2_3
 (36 7)  (204 231)  (204 231)  LC_3 Logic Functioning bit


LogicTile_5_14

 (16 0)  (238 224)  (238 224)  routing T_5_14.sp4_v_b_9 <X> T_5_14.lc_trk_g0_1
 (17 0)  (239 224)  (239 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (240 224)  (240 224)  routing T_5_14.sp4_v_b_9 <X> T_5_14.lc_trk_g0_1
 (29 0)  (251 224)  (251 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 224)  (253 224)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 224)  (254 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 224)  (257 224)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.input_2_0
 (36 0)  (258 224)  (258 224)  LC_0 Logic Functioning bit
 (38 0)  (260 224)  (260 224)  LC_0 Logic Functioning bit
 (39 0)  (261 224)  (261 224)  LC_0 Logic Functioning bit
 (45 0)  (267 224)  (267 224)  LC_0 Logic Functioning bit
 (18 1)  (240 225)  (240 225)  routing T_5_14.sp4_v_b_9 <X> T_5_14.lc_trk_g0_1
 (26 1)  (248 225)  (248 225)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 225)  (249 225)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 225)  (251 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 225)  (254 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 225)  (256 225)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.input_2_0
 (35 1)  (257 225)  (257 225)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.input_2_0
 (41 1)  (263 225)  (263 225)  LC_0 Logic Functioning bit
 (42 1)  (264 225)  (264 225)  LC_0 Logic Functioning bit
 (53 1)  (275 225)  (275 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (224 226)  (224 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (16 2)  (238 226)  (238 226)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g0_5
 (17 2)  (239 226)  (239 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (240 226)  (240 226)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g0_5
 (21 2)  (243 226)  (243 226)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g0_7
 (22 2)  (244 226)  (244 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (245 226)  (245 226)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g0_7
 (26 2)  (248 226)  (248 226)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 226)  (249 226)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 226)  (251 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 226)  (252 226)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 226)  (254 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 226)  (256 226)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 226)  (258 226)  LC_1 Logic Functioning bit
 (38 2)  (260 226)  (260 226)  LC_1 Logic Functioning bit
 (39 2)  (261 226)  (261 226)  LC_1 Logic Functioning bit
 (41 2)  (263 226)  (263 226)  LC_1 Logic Functioning bit
 (45 2)  (267 226)  (267 226)  LC_1 Logic Functioning bit
 (52 2)  (274 226)  (274 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (222 227)  (222 227)  routing T_5_14.glb_netwk_1 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (18 3)  (240 227)  (240 227)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g0_5
 (21 3)  (243 227)  (243 227)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g0_7
 (26 3)  (248 227)  (248 227)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 227)  (251 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 227)  (253 227)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 227)  (254 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (21 4)  (243 228)  (243 228)  routing T_5_14.sp4_v_b_11 <X> T_5_14.lc_trk_g1_3
 (22 4)  (244 228)  (244 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (245 228)  (245 228)  routing T_5_14.sp4_v_b_11 <X> T_5_14.lc_trk_g1_3
 (21 5)  (243 229)  (243 229)  routing T_5_14.sp4_v_b_11 <X> T_5_14.lc_trk_g1_3
 (16 6)  (238 230)  (238 230)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (17 6)  (239 230)  (239 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 230)  (240 230)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (21 6)  (243 230)  (243 230)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g1_7
 (22 6)  (244 230)  (244 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (245 230)  (245 230)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g1_7
 (18 7)  (240 231)  (240 231)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (21 7)  (243 231)  (243 231)  routing T_5_14.sp4_v_b_15 <X> T_5_14.lc_trk_g1_7
 (26 10)  (248 234)  (248 234)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 234)  (249 234)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 234)  (251 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 234)  (252 234)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 234)  (254 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 234)  (256 234)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 234)  (259 234)  LC_5 Logic Functioning bit
 (42 10)  (264 234)  (264 234)  LC_5 Logic Functioning bit
 (45 10)  (267 234)  (267 234)  LC_5 Logic Functioning bit
 (26 11)  (248 235)  (248 235)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 235)  (251 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 235)  (253 235)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 235)  (254 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (258 235)  (258 235)  LC_5 Logic Functioning bit
 (41 11)  (263 235)  (263 235)  LC_5 Logic Functioning bit
 (42 11)  (264 235)  (264 235)  LC_5 Logic Functioning bit
 (43 11)  (265 235)  (265 235)  LC_5 Logic Functioning bit
 (53 11)  (275 235)  (275 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (4 0)  (13 208)  (13 208)  routing T_0_13.span12_horz_0 <X> T_0_13.lc_trk_g0_0
 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (4 1)  (13 209)  (13 209)  routing T_0_13.span12_horz_0 <X> T_0_13.lc_trk_g0_0
 (5 1)  (12 209)  (12 209)  routing T_0_13.span12_horz_0 <X> T_0_13.lc_trk_g0_0
 (7 1)  (10 209)  (10 209)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (4 10)  (13 218)  (13 218)  routing T_0_13.span12_horz_2 <X> T_0_13.lc_trk_g1_2
 (12 10)  (5 218)  (5 218)  routing T_0_13.lc_trk_g1_2 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (4 11)  (13 219)  (13 219)  routing T_0_13.span12_horz_2 <X> T_0_13.lc_trk_g1_2
 (5 11)  (12 219)  (12 219)  routing T_0_13.span12_horz_2 <X> T_0_13.lc_trk_g1_2
 (7 11)  (10 219)  (10 219)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (12 11)  (5 219)  (5 219)  routing T_0_13.lc_trk_g1_2 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13

 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (15 0)  (183 208)  (183 208)  routing T_4_13.bot_op_1 <X> T_4_13.lc_trk_g0_1
 (17 0)  (185 208)  (185 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (190 208)  (190 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (192 208)  (192 208)  routing T_4_13.bot_op_3 <X> T_4_13.lc_trk_g0_3
 (29 0)  (197 208)  (197 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 208)  (200 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 208)  (202 208)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 208)  (204 208)  LC_0 Logic Functioning bit
 (37 0)  (205 208)  (205 208)  LC_0 Logic Functioning bit
 (38 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (43 0)  (211 208)  (211 208)  LC_0 Logic Functioning bit
 (45 0)  (213 208)  (213 208)  LC_0 Logic Functioning bit
 (47 0)  (215 208)  (215 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (2 1)  (170 209)  (170 209)  Column buffer control bit: LH_colbuf_cntl_1

 (15 1)  (183 209)  (183 209)  routing T_4_13.bot_op_0 <X> T_4_13.lc_trk_g0_0
 (17 1)  (185 209)  (185 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (190 209)  (190 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 209)  (192 209)  routing T_4_13.bot_op_2 <X> T_4_13.lc_trk_g0_2
 (26 1)  (194 209)  (194 209)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 209)  (195 209)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 209)  (197 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 209)  (199 209)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 209)  (200 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (206 209)  (206 209)  LC_0 Logic Functioning bit
 (39 1)  (207 209)  (207 209)  LC_0 Logic Functioning bit
 (2 2)  (170 210)  (170 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (29 2)  (197 210)  (197 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 210)  (200 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (39 2)  (207 210)  (207 210)  LC_1 Logic Functioning bit
 (43 2)  (211 210)  (211 210)  LC_1 Logic Functioning bit
 (45 2)  (213 210)  (213 210)  LC_1 Logic Functioning bit
 (47 2)  (215 210)  (215 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (168 211)  (168 211)  routing T_4_13.glb_netwk_1 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (29 3)  (197 211)  (197 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 211)  (199 211)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 211)  (200 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (203 211)  (203 211)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.input_2_1
 (36 3)  (204 211)  (204 211)  LC_1 Logic Functioning bit
 (41 3)  (209 211)  (209 211)  LC_1 Logic Functioning bit
 (22 4)  (190 212)  (190 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (192 212)  (192 212)  routing T_4_13.bot_op_3 <X> T_4_13.lc_trk_g1_3
 (22 5)  (190 213)  (190 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 213)  (192 213)  routing T_4_13.bot_op_2 <X> T_4_13.lc_trk_g1_2


LogicTile_5_13

 (2 1)  (224 209)  (224 209)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (4 3)  (13 195)  (13 195)  routing T_0_12.span12_horz_18 <X> T_0_12.lc_trk_g0_2
 (6 3)  (11 195)  (11 195)  routing T_0_12.span12_horz_18 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (27 0)  (45 192)  (45 192)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 192)  (55 192)  LC_0 Logic Functioning bit
 (39 0)  (57 192)  (57 192)  LC_0 Logic Functioning bit
 (41 0)  (59 192)  (59 192)  LC_0 Logic Functioning bit
 (43 0)  (61 192)  (61 192)  LC_0 Logic Functioning bit
 (45 0)  (63 192)  (63 192)  LC_0 Logic Functioning bit
 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (37 1)  (55 193)  (55 193)  LC_0 Logic Functioning bit
 (39 1)  (57 193)  (57 193)  LC_0 Logic Functioning bit
 (41 1)  (59 193)  (59 193)  LC_0 Logic Functioning bit
 (43 1)  (61 193)  (61 193)  LC_0 Logic Functioning bit
 (49 1)  (67 193)  (67 193)  Carry_In_Mux bit 

 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 195)  (18 195)  routing T_1_12.glb_netwk_1 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (14 4)  (32 196)  (32 196)  routing T_1_12.wire_logic_cluster/lc_0/out <X> T_1_12.lc_trk_g1_0
 (17 5)  (35 197)  (35 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (18 206)  (18 206)  routing T_1_12.glb_netwk_6 <X> T_1_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 206)  (19 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 207)  (18 207)  routing T_1_12.glb_netwk_6 <X> T_1_12.wire_logic_cluster/lc_7/s_r


LogicTile_2_12

 (14 0)  (86 192)  (86 192)  routing T_2_12.wire_logic_cluster/lc_0/out <X> T_2_12.lc_trk_g0_0
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 192)  (102 192)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 192)  (105 192)  routing T_2_12.lc_trk_g2_1 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 192)  (113 192)  LC_0 Logic Functioning bit
 (45 0)  (117 192)  (117 192)  LC_0 Logic Functioning bit
 (52 0)  (124 192)  (124 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (89 193)  (89 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 193)  (105 193)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.input_2_0
 (35 1)  (107 193)  (107 193)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.input_2_0
 (37 1)  (109 193)  (109 193)  LC_0 Logic Functioning bit
 (38 1)  (110 193)  (110 193)  LC_0 Logic Functioning bit
 (39 1)  (111 193)  (111 193)  LC_0 Logic Functioning bit
 (40 1)  (112 193)  (112 193)  LC_0 Logic Functioning bit
 (42 1)  (114 193)  (114 193)  LC_0 Logic Functioning bit
 (2 2)  (74 194)  (74 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (86 194)  (86 194)  routing T_2_12.wire_logic_cluster/lc_4/out <X> T_2_12.lc_trk_g0_4
 (15 2)  (87 194)  (87 194)  routing T_2_12.bot_op_5 <X> T_2_12.lc_trk_g0_5
 (17 2)  (89 194)  (89 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (97 194)  (97 194)  routing T_2_12.sp4_v_t_3 <X> T_2_12.lc_trk_g0_6
 (26 2)  (98 194)  (98 194)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (31 2)  (103 194)  (103 194)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 194)  (107 194)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_1
 (36 2)  (108 194)  (108 194)  LC_1 Logic Functioning bit
 (0 3)  (72 195)  (72 195)  routing T_2_12.glb_netwk_1 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (17 3)  (89 195)  (89 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 195)  (94 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (95 195)  (95 195)  routing T_2_12.sp4_v_t_3 <X> T_2_12.lc_trk_g0_6
 (25 3)  (97 195)  (97 195)  routing T_2_12.sp4_v_t_3 <X> T_2_12.lc_trk_g0_6
 (26 3)  (98 195)  (98 195)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 195)  (99 195)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 195)  (100 195)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 195)  (101 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 195)  (104 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (105 195)  (105 195)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_1
 (37 3)  (109 195)  (109 195)  LC_1 Logic Functioning bit
 (26 4)  (98 196)  (98 196)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 196)  (100 196)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 196)  (101 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 196)  (102 196)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 196)  (103 196)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 196)  (104 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 196)  (105 196)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 196)  (106 196)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 196)  (109 196)  LC_2 Logic Functioning bit
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 197)  (103 197)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 197)  (104 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (15 6)  (87 198)  (87 198)  routing T_2_12.bot_op_5 <X> T_2_12.lc_trk_g1_5
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (98 198)  (98 198)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (31 6)  (103 198)  (103 198)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 198)  (104 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (109 198)  (109 198)  LC_3 Logic Functioning bit
 (46 6)  (118 198)  (118 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 198)  (122 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (94 199)  (94 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 199)  (96 199)  routing T_2_12.bot_op_6 <X> T_2_12.lc_trk_g1_6
 (26 7)  (98 199)  (98 199)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 199)  (99 199)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 199)  (101 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 199)  (103 199)  routing T_2_12.lc_trk_g0_6 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 199)  (108 199)  LC_3 Logic Functioning bit
 (17 8)  (89 200)  (89 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 200)  (90 200)  routing T_2_12.wire_logic_cluster/lc_1/out <X> T_2_12.lc_trk_g2_1
 (25 8)  (97 200)  (97 200)  routing T_2_12.wire_logic_cluster/lc_2/out <X> T_2_12.lc_trk_g2_2
 (26 8)  (98 200)  (98 200)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 200)  (100 200)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 200)  (101 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 200)  (102 200)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 200)  (103 200)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 200)  (105 200)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 200)  (106 200)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 200)  (107 200)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.input_2_4
 (38 8)  (110 200)  (110 200)  LC_4 Logic Functioning bit
 (41 8)  (113 200)  (113 200)  LC_4 Logic Functioning bit
 (43 8)  (115 200)  (115 200)  LC_4 Logic Functioning bit
 (45 8)  (117 200)  (117 200)  LC_4 Logic Functioning bit
 (51 8)  (123 200)  (123 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (94 201)  (94 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (101 201)  (101 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 201)  (103 201)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 201)  (104 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (106 201)  (106 201)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.input_2_4
 (36 9)  (108 201)  (108 201)  LC_4 Logic Functioning bit
 (37 9)  (109 201)  (109 201)  LC_4 Logic Functioning bit
 (39 9)  (111 201)  (111 201)  LC_4 Logic Functioning bit
 (40 9)  (112 201)  (112 201)  LC_4 Logic Functioning bit
 (42 9)  (114 201)  (114 201)  LC_4 Logic Functioning bit
 (17 10)  (89 202)  (89 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 202)  (90 202)  routing T_2_12.wire_logic_cluster/lc_5/out <X> T_2_12.lc_trk_g2_5
 (26 10)  (98 202)  (98 202)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 202)  (100 202)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 202)  (101 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 202)  (103 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 202)  (104 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 202)  (106 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 202)  (107 202)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_5
 (37 10)  (109 202)  (109 202)  LC_5 Logic Functioning bit
 (42 10)  (114 202)  (114 202)  LC_5 Logic Functioning bit
 (43 10)  (115 202)  (115 202)  LC_5 Logic Functioning bit
 (45 10)  (117 202)  (117 202)  LC_5 Logic Functioning bit
 (51 10)  (123 202)  (123 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (98 203)  (98 203)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 203)  (99 203)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 203)  (100 203)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 203)  (101 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 203)  (102 203)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 203)  (104 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 203)  (105 203)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_5
 (39 11)  (111 203)  (111 203)  LC_5 Logic Functioning bit
 (42 11)  (114 203)  (114 203)  LC_5 Logic Functioning bit
 (43 11)  (115 203)  (115 203)  LC_5 Logic Functioning bit
 (29 12)  (101 204)  (101 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 204)  (102 204)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 204)  (103 204)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 204)  (104 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 204)  (105 204)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 204)  (106 204)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 204)  (109 204)  LC_6 Logic Functioning bit
 (39 12)  (111 204)  (111 204)  LC_6 Logic Functioning bit
 (41 12)  (113 204)  (113 204)  LC_6 Logic Functioning bit
 (43 12)  (115 204)  (115 204)  LC_6 Logic Functioning bit
 (45 12)  (117 204)  (117 204)  LC_6 Logic Functioning bit
 (51 12)  (123 204)  (123 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6

 (31 13)  (103 205)  (103 205)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 205)  (109 205)  LC_6 Logic Functioning bit
 (39 13)  (111 205)  (111 205)  LC_6 Logic Functioning bit
 (41 13)  (113 205)  (113 205)  LC_6 Logic Functioning bit
 (43 13)  (115 205)  (115 205)  LC_6 Logic Functioning bit
 (25 14)  (97 206)  (97 206)  routing T_2_12.wire_logic_cluster/lc_6/out <X> T_2_12.lc_trk_g3_6
 (26 14)  (98 206)  (98 206)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 206)  (101 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 206)  (103 206)  routing T_2_12.lc_trk_g0_4 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 206)  (104 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 206)  (107 206)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_7
 (38 14)  (110 206)  (110 206)  LC_7 Logic Functioning bit
 (42 14)  (114 206)  (114 206)  LC_7 Logic Functioning bit
 (45 14)  (117 206)  (117 206)  LC_7 Logic Functioning bit
 (48 14)  (120 206)  (120 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (94 207)  (94 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 207)  (98 207)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 207)  (99 207)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 207)  (100 207)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 207)  (101 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 207)  (104 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (105 207)  (105 207)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.input_2_7
 (37 15)  (109 207)  (109 207)  LC_7 Logic Functioning bit
 (40 15)  (112 207)  (112 207)  LC_7 Logic Functioning bit
 (42 15)  (114 207)  (114 207)  LC_7 Logic Functioning bit


RAM_Tile_3_12



LogicTile_4_12

 (27 0)  (195 192)  (195 192)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 192)  (197 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 192)  (199 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 192)  (200 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 192)  (201 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 192)  (202 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 192)  (203 192)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.input_2_0
 (36 0)  (204 192)  (204 192)  LC_0 Logic Functioning bit
 (37 0)  (205 192)  (205 192)  LC_0 Logic Functioning bit
 (38 0)  (206 192)  (206 192)  LC_0 Logic Functioning bit
 (39 0)  (207 192)  (207 192)  LC_0 Logic Functioning bit
 (44 0)  (212 192)  (212 192)  LC_0 Logic Functioning bit
 (45 0)  (213 192)  (213 192)  LC_0 Logic Functioning bit
 (2 1)  (170 193)  (170 193)  Column buffer control bit: LH_colbuf_cntl_1

 (31 1)  (199 193)  (199 193)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 193)  (200 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (201 193)  (201 193)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.input_2_0
 (35 1)  (203 193)  (203 193)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.input_2_0
 (40 1)  (208 193)  (208 193)  LC_0 Logic Functioning bit
 (41 1)  (209 193)  (209 193)  LC_0 Logic Functioning bit
 (42 1)  (210 193)  (210 193)  LC_0 Logic Functioning bit
 (43 1)  (211 193)  (211 193)  LC_0 Logic Functioning bit
 (45 1)  (213 193)  (213 193)  LC_0 Logic Functioning bit
 (51 1)  (219 193)  (219 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (221 193)  (221 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 194)  (195 194)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 194)  (196 194)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 194)  (197 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 194)  (200 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 194)  (204 194)  LC_1 Logic Functioning bit
 (37 2)  (205 194)  (205 194)  LC_1 Logic Functioning bit
 (38 2)  (206 194)  (206 194)  LC_1 Logic Functioning bit
 (39 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (44 2)  (212 194)  (212 194)  LC_1 Logic Functioning bit
 (45 2)  (213 194)  (213 194)  LC_1 Logic Functioning bit
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_1 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (40 3)  (208 195)  (208 195)  LC_1 Logic Functioning bit
 (41 3)  (209 195)  (209 195)  LC_1 Logic Functioning bit
 (42 3)  (210 195)  (210 195)  LC_1 Logic Functioning bit
 (43 3)  (211 195)  (211 195)  LC_1 Logic Functioning bit
 (45 3)  (213 195)  (213 195)  LC_1 Logic Functioning bit
 (51 3)  (219 195)  (219 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (221 195)  (221 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (182 196)  (182 196)  routing T_4_12.wire_logic_cluster/lc_0/out <X> T_4_12.lc_trk_g1_0
 (21 4)  (189 196)  (189 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (190 196)  (190 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 196)  (193 196)  routing T_4_12.wire_logic_cluster/lc_2/out <X> T_4_12.lc_trk_g1_2
 (27 4)  (195 196)  (195 196)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 196)  (197 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 196)  (200 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (37 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (38 4)  (206 196)  (206 196)  LC_2 Logic Functioning bit
 (39 4)  (207 196)  (207 196)  LC_2 Logic Functioning bit
 (44 4)  (212 196)  (212 196)  LC_2 Logic Functioning bit
 (45 4)  (213 196)  (213 196)  LC_2 Logic Functioning bit
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (190 197)  (190 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 197)  (198 197)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (208 197)  (208 197)  LC_2 Logic Functioning bit
 (41 5)  (209 197)  (209 197)  LC_2 Logic Functioning bit
 (42 5)  (210 197)  (210 197)  LC_2 Logic Functioning bit
 (43 5)  (211 197)  (211 197)  LC_2 Logic Functioning bit
 (45 5)  (213 197)  (213 197)  LC_2 Logic Functioning bit
 (51 5)  (219 197)  (219 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (221 197)  (221 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (184 198)  (184 198)  routing T_4_12.sp12_h_r_13 <X> T_4_12.lc_trk_g1_5
 (17 6)  (185 198)  (185 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (195 198)  (195 198)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 198)  (197 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 198)  (200 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (205 198)  (205 198)  LC_3 Logic Functioning bit
 (39 6)  (207 198)  (207 198)  LC_3 Logic Functioning bit
 (41 6)  (209 198)  (209 198)  LC_3 Logic Functioning bit
 (43 6)  (211 198)  (211 198)  LC_3 Logic Functioning bit
 (45 6)  (213 198)  (213 198)  LC_3 Logic Functioning bit
 (30 7)  (198 199)  (198 199)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (205 199)  (205 199)  LC_3 Logic Functioning bit
 (39 7)  (207 199)  (207 199)  LC_3 Logic Functioning bit
 (41 7)  (209 199)  (209 199)  LC_3 Logic Functioning bit
 (43 7)  (211 199)  (211 199)  LC_3 Logic Functioning bit
 (45 7)  (213 199)  (213 199)  LC_3 Logic Functioning bit
 (51 7)  (219 199)  (219 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (221 199)  (221 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 10)  (193 202)  (193 202)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (22 11)  (190 203)  (190 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 203)  (191 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (24 11)  (192 203)  (192 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (25 11)  (193 203)  (193 203)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g2_6
 (17 12)  (185 204)  (185 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 204)  (186 204)  routing T_4_12.wire_logic_cluster/lc_1/out <X> T_4_12.lc_trk_g3_1
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (193 206)  (193 206)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g3_6
 (0 15)  (168 207)  (168 207)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 207)  (169 207)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 207)  (190 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (191 207)  (191 207)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g3_6
 (24 15)  (192 207)  (192 207)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g3_6
 (25 15)  (193 207)  (193 207)  routing T_4_12.sp4_h_r_46 <X> T_4_12.lc_trk_g3_6


LogicTile_5_12

 (15 0)  (237 192)  (237 192)  routing T_5_12.lft_op_1 <X> T_5_12.lc_trk_g0_1
 (17 0)  (239 192)  (239 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 192)  (240 192)  routing T_5_12.lft_op_1 <X> T_5_12.lc_trk_g0_1
 (21 0)  (243 192)  (243 192)  routing T_5_12.lft_op_3 <X> T_5_12.lc_trk_g0_3
 (22 0)  (244 192)  (244 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 192)  (246 192)  routing T_5_12.lft_op_3 <X> T_5_12.lc_trk_g0_3
 (25 0)  (247 192)  (247 192)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (29 0)  (251 192)  (251 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (266 192)  (266 192)  LC_0 Logic Functioning bit
 (22 1)  (244 193)  (244 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 193)  (246 193)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (50 1)  (272 193)  (272 193)  Carry_In_Mux bit 

 (29 2)  (251 194)  (251 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (35 2)  (257 194)  (257 194)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_1
 (44 2)  (266 194)  (266 194)  LC_1 Logic Functioning bit
 (30 3)  (252 195)  (252 195)  routing T_5_12.lc_trk_g0_2 <X> T_5_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 195)  (254 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (255 195)  (255 195)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_1
 (35 3)  (257 195)  (257 195)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.input_2_1
 (29 4)  (251 196)  (251 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (44 4)  (266 196)  (266 196)  LC_2 Logic Functioning bit
 (30 5)  (252 197)  (252 197)  routing T_5_12.lc_trk_g0_3 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (32 6)  (254 198)  (254 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 198)  (258 198)  LC_3 Logic Functioning bit
 (37 6)  (259 198)  (259 198)  LC_3 Logic Functioning bit
 (38 6)  (260 198)  (260 198)  LC_3 Logic Functioning bit
 (39 6)  (261 198)  (261 198)  LC_3 Logic Functioning bit
 (47 6)  (269 198)  (269 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (258 199)  (258 199)  LC_3 Logic Functioning bit
 (37 7)  (259 199)  (259 199)  LC_3 Logic Functioning bit
 (38 7)  (260 199)  (260 199)  LC_3 Logic Functioning bit
 (39 7)  (261 199)  (261 199)  LC_3 Logic Functioning bit
 (21 10)  (243 202)  (243 202)  routing T_5_12.wire_logic_cluster/lc_7/out <X> T_5_12.lc_trk_g2_7
 (22 10)  (244 202)  (244 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (36 14)  (258 206)  (258 206)  LC_7 Logic Functioning bit
 (37 14)  (259 206)  (259 206)  LC_7 Logic Functioning bit
 (38 14)  (260 206)  (260 206)  LC_7 Logic Functioning bit
 (39 14)  (261 206)  (261 206)  LC_7 Logic Functioning bit
 (40 14)  (262 206)  (262 206)  LC_7 Logic Functioning bit
 (41 14)  (263 206)  (263 206)  LC_7 Logic Functioning bit
 (42 14)  (264 206)  (264 206)  LC_7 Logic Functioning bit
 (43 14)  (265 206)  (265 206)  LC_7 Logic Functioning bit
 (36 15)  (258 207)  (258 207)  LC_7 Logic Functioning bit
 (37 15)  (259 207)  (259 207)  LC_7 Logic Functioning bit
 (38 15)  (260 207)  (260 207)  LC_7 Logic Functioning bit
 (39 15)  (261 207)  (261 207)  LC_7 Logic Functioning bit
 (40 15)  (262 207)  (262 207)  LC_7 Logic Functioning bit
 (41 15)  (263 207)  (263 207)  LC_7 Logic Functioning bit
 (42 15)  (264 207)  (264 207)  LC_7 Logic Functioning bit
 (43 15)  (265 207)  (265 207)  LC_7 Logic Functioning bit


LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_1_11

 (27 0)  (45 176)  (45 176)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 176)  (46 176)  routing T_1_11.lc_trk_g3_0 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 176)  (54 176)  LC_0 Logic Functioning bit
 (37 0)  (55 176)  (55 176)  LC_0 Logic Functioning bit
 (38 0)  (56 176)  (56 176)  LC_0 Logic Functioning bit
 (39 0)  (57 176)  (57 176)  LC_0 Logic Functioning bit
 (44 0)  (62 176)  (62 176)  LC_0 Logic Functioning bit
 (45 0)  (63 176)  (63 176)  LC_0 Logic Functioning bit
 (40 1)  (58 177)  (58 177)  LC_0 Logic Functioning bit
 (41 1)  (59 177)  (59 177)  LC_0 Logic Functioning bit
 (42 1)  (60 177)  (60 177)  LC_0 Logic Functioning bit
 (43 1)  (61 177)  (61 177)  LC_0 Logic Functioning bit
 (48 1)  (66 177)  (66 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (67 177)  (67 177)  Carry_In_Mux bit 

 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 178)  (45 178)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 178)  (46 178)  routing T_1_11.lc_trk_g3_1 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 178)  (54 178)  LC_1 Logic Functioning bit
 (37 2)  (55 178)  (55 178)  LC_1 Logic Functioning bit
 (38 2)  (56 178)  (56 178)  LC_1 Logic Functioning bit
 (39 2)  (57 178)  (57 178)  LC_1 Logic Functioning bit
 (44 2)  (62 178)  (62 178)  LC_1 Logic Functioning bit
 (45 2)  (63 178)  (63 178)  LC_1 Logic Functioning bit
 (0 3)  (18 179)  (18 179)  routing T_1_11.glb_netwk_1 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (40 3)  (58 179)  (58 179)  LC_1 Logic Functioning bit
 (41 3)  (59 179)  (59 179)  LC_1 Logic Functioning bit
 (42 3)  (60 179)  (60 179)  LC_1 Logic Functioning bit
 (43 3)  (61 179)  (61 179)  LC_1 Logic Functioning bit
 (21 4)  (39 180)  (39 180)  routing T_1_11.wire_logic_cluster/lc_3/out <X> T_1_11.lc_trk_g1_3
 (22 4)  (40 180)  (40 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 180)  (43 180)  routing T_1_11.wire_logic_cluster/lc_2/out <X> T_1_11.lc_trk_g1_2
 (27 4)  (45 180)  (45 180)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 180)  (47 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 180)  (54 180)  LC_2 Logic Functioning bit
 (37 4)  (55 180)  (55 180)  LC_2 Logic Functioning bit
 (38 4)  (56 180)  (56 180)  LC_2 Logic Functioning bit
 (39 4)  (57 180)  (57 180)  LC_2 Logic Functioning bit
 (44 4)  (62 180)  (62 180)  LC_2 Logic Functioning bit
 (45 4)  (63 180)  (63 180)  LC_2 Logic Functioning bit
 (22 5)  (40 181)  (40 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 181)  (48 181)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 181)  (58 181)  LC_2 Logic Functioning bit
 (41 5)  (59 181)  (59 181)  LC_2 Logic Functioning bit
 (42 5)  (60 181)  (60 181)  LC_2 Logic Functioning bit
 (43 5)  (61 181)  (61 181)  LC_2 Logic Functioning bit
 (17 6)  (35 182)  (35 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 182)  (36 182)  routing T_1_11.wire_logic_cluster/lc_5/out <X> T_1_11.lc_trk_g1_5
 (25 6)  (43 182)  (43 182)  routing T_1_11.wire_logic_cluster/lc_6/out <X> T_1_11.lc_trk_g1_6
 (27 6)  (45 182)  (45 182)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 182)  (47 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 182)  (54 182)  LC_3 Logic Functioning bit
 (37 6)  (55 182)  (55 182)  LC_3 Logic Functioning bit
 (38 6)  (56 182)  (56 182)  LC_3 Logic Functioning bit
 (39 6)  (57 182)  (57 182)  LC_3 Logic Functioning bit
 (44 6)  (62 182)  (62 182)  LC_3 Logic Functioning bit
 (45 6)  (63 182)  (63 182)  LC_3 Logic Functioning bit
 (22 7)  (40 183)  (40 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 183)  (48 183)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 183)  (58 183)  LC_3 Logic Functioning bit
 (41 7)  (59 183)  (59 183)  LC_3 Logic Functioning bit
 (42 7)  (60 183)  (60 183)  LC_3 Logic Functioning bit
 (43 7)  (61 183)  (61 183)  LC_3 Logic Functioning bit
 (52 7)  (70 183)  (70 183)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (45 184)  (45 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 184)  (46 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 184)  (48 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (37 8)  (55 184)  (55 184)  LC_4 Logic Functioning bit
 (38 8)  (56 184)  (56 184)  LC_4 Logic Functioning bit
 (39 8)  (57 184)  (57 184)  LC_4 Logic Functioning bit
 (44 8)  (62 184)  (62 184)  LC_4 Logic Functioning bit
 (45 8)  (63 184)  (63 184)  LC_4 Logic Functioning bit
 (40 9)  (58 185)  (58 185)  LC_4 Logic Functioning bit
 (41 9)  (59 185)  (59 185)  LC_4 Logic Functioning bit
 (42 9)  (60 185)  (60 185)  LC_4 Logic Functioning bit
 (43 9)  (61 185)  (61 185)  LC_4 Logic Functioning bit
 (52 9)  (70 185)  (70 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (45 186)  (45 186)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 186)  (47 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 186)  (48 186)  routing T_1_11.lc_trk_g1_5 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 186)  (54 186)  LC_5 Logic Functioning bit
 (37 10)  (55 186)  (55 186)  LC_5 Logic Functioning bit
 (38 10)  (56 186)  (56 186)  LC_5 Logic Functioning bit
 (39 10)  (57 186)  (57 186)  LC_5 Logic Functioning bit
 (44 10)  (62 186)  (62 186)  LC_5 Logic Functioning bit
 (45 10)  (63 186)  (63 186)  LC_5 Logic Functioning bit
 (40 11)  (58 187)  (58 187)  LC_5 Logic Functioning bit
 (41 11)  (59 187)  (59 187)  LC_5 Logic Functioning bit
 (42 11)  (60 187)  (60 187)  LC_5 Logic Functioning bit
 (43 11)  (61 187)  (61 187)  LC_5 Logic Functioning bit
 (14 12)  (32 188)  (32 188)  routing T_1_11.wire_logic_cluster/lc_0/out <X> T_1_11.lc_trk_g3_0
 (17 12)  (35 188)  (35 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 188)  (36 188)  routing T_1_11.wire_logic_cluster/lc_1/out <X> T_1_11.lc_trk_g3_1
 (27 12)  (45 188)  (45 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 188)  (48 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (37 12)  (55 188)  (55 188)  LC_6 Logic Functioning bit
 (38 12)  (56 188)  (56 188)  LC_6 Logic Functioning bit
 (39 12)  (57 188)  (57 188)  LC_6 Logic Functioning bit
 (44 12)  (62 188)  (62 188)  LC_6 Logic Functioning bit
 (45 12)  (63 188)  (63 188)  LC_6 Logic Functioning bit
 (17 13)  (35 189)  (35 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 189)  (48 189)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 189)  (58 189)  LC_6 Logic Functioning bit
 (41 13)  (59 189)  (59 189)  LC_6 Logic Functioning bit
 (42 13)  (60 189)  (60 189)  LC_6 Logic Functioning bit
 (43 13)  (61 189)  (61 189)  LC_6 Logic Functioning bit
 (48 13)  (66 189)  (66 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (18 190)  (18 190)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 190)  (19 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 190)  (32 190)  routing T_1_11.wire_logic_cluster/lc_4/out <X> T_1_11.lc_trk_g3_4
 (21 14)  (39 190)  (39 190)  routing T_1_11.wire_logic_cluster/lc_7/out <X> T_1_11.lc_trk_g3_7
 (22 14)  (40 190)  (40 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 190)  (45 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 190)  (46 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 190)  (48 190)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 190)  (54 190)  LC_7 Logic Functioning bit
 (37 14)  (55 190)  (55 190)  LC_7 Logic Functioning bit
 (38 14)  (56 190)  (56 190)  LC_7 Logic Functioning bit
 (39 14)  (57 190)  (57 190)  LC_7 Logic Functioning bit
 (44 14)  (62 190)  (62 190)  LC_7 Logic Functioning bit
 (45 14)  (63 190)  (63 190)  LC_7 Logic Functioning bit
 (0 15)  (18 191)  (18 191)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 191)  (35 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 191)  (48 191)  routing T_1_11.lc_trk_g3_7 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 191)  (58 191)  LC_7 Logic Functioning bit
 (41 15)  (59 191)  (59 191)  LC_7 Logic Functioning bit
 (42 15)  (60 191)  (60 191)  LC_7 Logic Functioning bit
 (43 15)  (61 191)  (61 191)  LC_7 Logic Functioning bit
 (48 15)  (66 191)  (66 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_11

 (2 2)  (74 178)  (74 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (87 178)  (87 178)  routing T_2_11.lft_op_5 <X> T_2_11.lc_trk_g0_5
 (17 2)  (89 178)  (89 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 178)  (90 178)  routing T_2_11.lft_op_5 <X> T_2_11.lc_trk_g0_5
 (25 2)  (97 178)  (97 178)  routing T_2_11.lft_op_6 <X> T_2_11.lc_trk_g0_6
 (0 3)  (72 179)  (72 179)  routing T_2_11.glb_netwk_1 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (22 3)  (94 179)  (94 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 179)  (96 179)  routing T_2_11.lft_op_6 <X> T_2_11.lc_trk_g0_6
 (22 4)  (94 180)  (94 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 180)  (96 180)  routing T_2_11.bot_op_3 <X> T_2_11.lc_trk_g1_3
 (29 4)  (101 180)  (101 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 180)  (102 180)  routing T_2_11.lc_trk_g0_5 <X> T_2_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 180)  (104 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 180)  (105 180)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 180)  (106 180)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 180)  (108 180)  LC_2 Logic Functioning bit
 (38 4)  (110 180)  (110 180)  LC_2 Logic Functioning bit
 (36 5)  (108 181)  (108 181)  LC_2 Logic Functioning bit
 (38 5)  (110 181)  (110 181)  LC_2 Logic Functioning bit
 (21 6)  (93 182)  (93 182)  routing T_2_11.lft_op_7 <X> T_2_11.lc_trk_g1_7
 (22 6)  (94 182)  (94 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 182)  (96 182)  routing T_2_11.lft_op_7 <X> T_2_11.lc_trk_g1_7
 (25 10)  (97 186)  (97 186)  routing T_2_11.wire_logic_cluster/lc_6/out <X> T_2_11.lc_trk_g2_6
 (28 10)  (100 186)  (100 186)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 186)  (101 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 186)  (102 186)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 186)  (104 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 186)  (106 186)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 186)  (109 186)  LC_5 Logic Functioning bit
 (39 10)  (111 186)  (111 186)  LC_5 Logic Functioning bit
 (22 11)  (94 187)  (94 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (102 187)  (102 187)  routing T_2_11.lc_trk_g2_6 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 187)  (103 187)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 187)  (109 187)  LC_5 Logic Functioning bit
 (39 11)  (111 187)  (111 187)  LC_5 Logic Functioning bit
 (36 12)  (108 188)  (108 188)  LC_6 Logic Functioning bit
 (38 12)  (110 188)  (110 188)  LC_6 Logic Functioning bit
 (41 12)  (113 188)  (113 188)  LC_6 Logic Functioning bit
 (43 12)  (115 188)  (115 188)  LC_6 Logic Functioning bit
 (45 12)  (117 188)  (117 188)  LC_6 Logic Functioning bit
 (14 13)  (86 189)  (86 189)  routing T_2_11.tnl_op_0 <X> T_2_11.lc_trk_g3_0
 (15 13)  (87 189)  (87 189)  routing T_2_11.tnl_op_0 <X> T_2_11.lc_trk_g3_0
 (17 13)  (89 189)  (89 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (98 189)  (98 189)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 189)  (99 189)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 189)  (101 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 189)  (109 189)  LC_6 Logic Functioning bit
 (39 13)  (111 189)  (111 189)  LC_6 Logic Functioning bit
 (40 13)  (112 189)  (112 189)  LC_6 Logic Functioning bit
 (42 13)  (114 189)  (114 189)  LC_6 Logic Functioning bit
 (29 14)  (101 190)  (101 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 190)  (102 190)  routing T_2_11.lc_trk_g0_6 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 190)  (103 190)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 190)  (104 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 190)  (106 190)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 190)  (107 190)  routing T_2_11.lc_trk_g0_5 <X> T_2_11.input_2_7
 (36 14)  (108 190)  (108 190)  LC_7 Logic Functioning bit
 (27 15)  (99 191)  (99 191)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 191)  (100 191)  routing T_2_11.lc_trk_g3_0 <X> T_2_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 191)  (101 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 191)  (102 191)  routing T_2_11.lc_trk_g0_6 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 191)  (103 191)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 191)  (104 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (48 15)  (120 191)  (120 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (17 0)  (35 160)  (35 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 160)  (36 160)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (25 0)  (43 160)  (43 160)  routing T_1_10.bnr_op_2 <X> T_1_10.lc_trk_g0_2
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (62 160)  (62 160)  LC_0 Logic Functioning bit
 (18 1)  (36 161)  (36 161)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (22 1)  (40 161)  (40 161)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 161)  (43 161)  routing T_1_10.bnr_op_2 <X> T_1_10.lc_trk_g0_2
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 161)  (53 161)  routing T_1_10.lc_trk_g0_2 <X> T_1_10.input_2_0
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (37 2)  (55 162)  (55 162)  LC_1 Logic Functioning bit
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (39 2)  (57 162)  (57 162)  LC_1 Logic Functioning bit
 (44 2)  (62 162)  (62 162)  LC_1 Logic Functioning bit
 (45 2)  (63 162)  (63 162)  LC_1 Logic Functioning bit
 (0 3)  (18 163)  (18 163)  routing T_1_10.glb_netwk_1 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (40 3)  (58 163)  (58 163)  LC_1 Logic Functioning bit
 (41 3)  (59 163)  (59 163)  LC_1 Logic Functioning bit
 (42 3)  (60 163)  (60 163)  LC_1 Logic Functioning bit
 (43 3)  (61 163)  (61 163)  LC_1 Logic Functioning bit
 (21 4)  (39 164)  (39 164)  routing T_1_10.wire_logic_cluster/lc_3/out <X> T_1_10.lc_trk_g1_3
 (22 4)  (40 164)  (40 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 164)  (43 164)  routing T_1_10.wire_logic_cluster/lc_2/out <X> T_1_10.lc_trk_g1_2
 (27 4)  (45 164)  (45 164)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 164)  (54 164)  LC_2 Logic Functioning bit
 (37 4)  (55 164)  (55 164)  LC_2 Logic Functioning bit
 (38 4)  (56 164)  (56 164)  LC_2 Logic Functioning bit
 (39 4)  (57 164)  (57 164)  LC_2 Logic Functioning bit
 (44 4)  (62 164)  (62 164)  LC_2 Logic Functioning bit
 (45 4)  (63 164)  (63 164)  LC_2 Logic Functioning bit
 (22 5)  (40 165)  (40 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 165)  (48 165)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 165)  (58 165)  LC_2 Logic Functioning bit
 (41 5)  (59 165)  (59 165)  LC_2 Logic Functioning bit
 (42 5)  (60 165)  (60 165)  LC_2 Logic Functioning bit
 (43 5)  (61 165)  (61 165)  LC_2 Logic Functioning bit
 (48 5)  (66 165)  (66 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (35 166)  (35 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 166)  (36 166)  routing T_1_10.wire_logic_cluster/lc_5/out <X> T_1_10.lc_trk_g1_5
 (25 6)  (43 166)  (43 166)  routing T_1_10.wire_logic_cluster/lc_6/out <X> T_1_10.lc_trk_g1_6
 (27 6)  (45 166)  (45 166)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 166)  (47 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 166)  (50 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 166)  (54 166)  LC_3 Logic Functioning bit
 (37 6)  (55 166)  (55 166)  LC_3 Logic Functioning bit
 (38 6)  (56 166)  (56 166)  LC_3 Logic Functioning bit
 (39 6)  (57 166)  (57 166)  LC_3 Logic Functioning bit
 (44 6)  (62 166)  (62 166)  LC_3 Logic Functioning bit
 (45 6)  (63 166)  (63 166)  LC_3 Logic Functioning bit
 (22 7)  (40 167)  (40 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 167)  (48 167)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 167)  (58 167)  LC_3 Logic Functioning bit
 (41 7)  (59 167)  (59 167)  LC_3 Logic Functioning bit
 (42 7)  (60 167)  (60 167)  LC_3 Logic Functioning bit
 (43 7)  (61 167)  (61 167)  LC_3 Logic Functioning bit
 (27 8)  (45 168)  (45 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 168)  (46 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 168)  (48 168)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 168)  (54 168)  LC_4 Logic Functioning bit
 (37 8)  (55 168)  (55 168)  LC_4 Logic Functioning bit
 (38 8)  (56 168)  (56 168)  LC_4 Logic Functioning bit
 (39 8)  (57 168)  (57 168)  LC_4 Logic Functioning bit
 (44 8)  (62 168)  (62 168)  LC_4 Logic Functioning bit
 (45 8)  (63 168)  (63 168)  LC_4 Logic Functioning bit
 (40 9)  (58 169)  (58 169)  LC_4 Logic Functioning bit
 (41 9)  (59 169)  (59 169)  LC_4 Logic Functioning bit
 (42 9)  (60 169)  (60 169)  LC_4 Logic Functioning bit
 (43 9)  (61 169)  (61 169)  LC_4 Logic Functioning bit
 (27 10)  (45 170)  (45 170)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 170)  (48 170)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 170)  (54 170)  LC_5 Logic Functioning bit
 (37 10)  (55 170)  (55 170)  LC_5 Logic Functioning bit
 (38 10)  (56 170)  (56 170)  LC_5 Logic Functioning bit
 (39 10)  (57 170)  (57 170)  LC_5 Logic Functioning bit
 (44 10)  (62 170)  (62 170)  LC_5 Logic Functioning bit
 (45 10)  (63 170)  (63 170)  LC_5 Logic Functioning bit
 (40 11)  (58 171)  (58 171)  LC_5 Logic Functioning bit
 (41 11)  (59 171)  (59 171)  LC_5 Logic Functioning bit
 (42 11)  (60 171)  (60 171)  LC_5 Logic Functioning bit
 (43 11)  (61 171)  (61 171)  LC_5 Logic Functioning bit
 (17 12)  (35 172)  (35 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 172)  (36 172)  routing T_1_10.wire_logic_cluster/lc_1/out <X> T_1_10.lc_trk_g3_1
 (27 12)  (45 172)  (45 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 172)  (48 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 172)  (54 172)  LC_6 Logic Functioning bit
 (37 12)  (55 172)  (55 172)  LC_6 Logic Functioning bit
 (38 12)  (56 172)  (56 172)  LC_6 Logic Functioning bit
 (39 12)  (57 172)  (57 172)  LC_6 Logic Functioning bit
 (44 12)  (62 172)  (62 172)  LC_6 Logic Functioning bit
 (45 12)  (63 172)  (63 172)  LC_6 Logic Functioning bit
 (30 13)  (48 173)  (48 173)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 173)  (58 173)  LC_6 Logic Functioning bit
 (41 13)  (59 173)  (59 173)  LC_6 Logic Functioning bit
 (42 13)  (60 173)  (60 173)  LC_6 Logic Functioning bit
 (43 13)  (61 173)  (61 173)  LC_6 Logic Functioning bit
 (0 14)  (18 174)  (18 174)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 174)  (19 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 174)  (32 174)  routing T_1_10.wire_logic_cluster/lc_4/out <X> T_1_10.lc_trk_g3_4
 (21 14)  (39 174)  (39 174)  routing T_1_10.wire_logic_cluster/lc_7/out <X> T_1_10.lc_trk_g3_7
 (22 14)  (40 174)  (40 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 174)  (45 174)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 174)  (46 174)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 174)  (47 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 174)  (48 174)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 174)  (50 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 174)  (54 174)  LC_7 Logic Functioning bit
 (37 14)  (55 174)  (55 174)  LC_7 Logic Functioning bit
 (38 14)  (56 174)  (56 174)  LC_7 Logic Functioning bit
 (39 14)  (57 174)  (57 174)  LC_7 Logic Functioning bit
 (44 14)  (62 174)  (62 174)  LC_7 Logic Functioning bit
 (45 14)  (63 174)  (63 174)  LC_7 Logic Functioning bit
 (0 15)  (18 175)  (18 175)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 175)  (35 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 175)  (48 175)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 175)  (58 175)  LC_7 Logic Functioning bit
 (41 15)  (59 175)  (59 175)  LC_7 Logic Functioning bit
 (42 15)  (60 175)  (60 175)  LC_7 Logic Functioning bit
 (43 15)  (61 175)  (61 175)  LC_7 Logic Functioning bit


LogicTile_2_10

 (21 0)  (93 160)  (93 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (22 0)  (94 160)  (94 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 160)  (95 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (24 0)  (96 160)  (96 160)  routing T_2_10.sp4_h_r_11 <X> T_2_10.lc_trk_g0_3
 (22 1)  (94 161)  (94 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 161)  (96 161)  routing T_2_10.top_op_2 <X> T_2_10.lc_trk_g0_2
 (25 1)  (97 161)  (97 161)  routing T_2_10.top_op_2 <X> T_2_10.lc_trk_g0_2
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (98 162)  (98 162)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 162)  (105 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 162)  (106 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 162)  (112 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_1 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (27 3)  (99 163)  (99 163)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 163)  (100 163)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 163)  (101 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 163)  (102 163)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 163)  (104 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 163)  (106 163)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.input_2_1
 (35 3)  (107 163)  (107 163)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.input_2_1
 (21 4)  (93 164)  (93 164)  routing T_2_10.wire_logic_cluster/lc_3/out <X> T_2_10.lc_trk_g1_3
 (22 4)  (94 164)  (94 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (100 164)  (100 164)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 164)  (103 164)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 164)  (106 164)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (50 4)  (122 164)  (122 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 165)  (96 165)  routing T_2_10.bot_op_2 <X> T_2_10.lc_trk_g1_2
 (26 5)  (98 165)  (98 165)  routing T_2_10.lc_trk_g0_2 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 165)  (101 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 165)  (102 165)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 165)  (103 165)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (21 6)  (93 166)  (93 166)  routing T_2_10.lft_op_7 <X> T_2_10.lc_trk_g1_7
 (22 6)  (94 166)  (94 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 166)  (96 166)  routing T_2_10.lft_op_7 <X> T_2_10.lc_trk_g1_7
 (25 6)  (97 166)  (97 166)  routing T_2_10.lft_op_6 <X> T_2_10.lc_trk_g1_6
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 166)  (103 166)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 166)  (105 166)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (41 6)  (113 166)  (113 166)  LC_3 Logic Functioning bit
 (43 6)  (115 166)  (115 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (50 6)  (122 166)  (122 166)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (96 167)  (96 167)  routing T_2_10.lft_op_6 <X> T_2_10.lc_trk_g1_6
 (26 7)  (98 167)  (98 167)  routing T_2_10.lc_trk_g0_3 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 167)  (109 167)  LC_3 Logic Functioning bit
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (51 7)  (123 167)  (123 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (87 168)  (87 168)  routing T_2_10.tnl_op_1 <X> T_2_10.lc_trk_g2_1
 (17 8)  (89 168)  (89 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (94 168)  (94 168)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 168)  (96 168)  routing T_2_10.tnl_op_3 <X> T_2_10.lc_trk_g2_3
 (14 9)  (86 169)  (86 169)  routing T_2_10.tnl_op_0 <X> T_2_10.lc_trk_g2_0
 (15 9)  (87 169)  (87 169)  routing T_2_10.tnl_op_0 <X> T_2_10.lc_trk_g2_0
 (17 9)  (89 169)  (89 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (90 169)  (90 169)  routing T_2_10.tnl_op_1 <X> T_2_10.lc_trk_g2_1
 (21 9)  (93 169)  (93 169)  routing T_2_10.tnl_op_3 <X> T_2_10.lc_trk_g2_3
 (22 9)  (94 169)  (94 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 169)  (96 169)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g2_2
 (25 9)  (97 169)  (97 169)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g2_2
 (14 10)  (86 170)  (86 170)  routing T_2_10.bnl_op_4 <X> T_2_10.lc_trk_g2_4
 (14 11)  (86 171)  (86 171)  routing T_2_10.bnl_op_4 <X> T_2_10.lc_trk_g2_4
 (17 11)  (89 171)  (89 171)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (15 12)  (87 172)  (87 172)  routing T_2_10.tnl_op_1 <X> T_2_10.lc_trk_g3_1
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (90 173)  (90 173)  routing T_2_10.tnl_op_1 <X> T_2_10.lc_trk_g3_1
 (22 13)  (94 173)  (94 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 173)  (96 173)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g3_2
 (25 13)  (97 173)  (97 173)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g3_2
 (28 14)  (100 174)  (100 174)  routing T_2_10.lc_trk_g2_0 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 174)  (103 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 174)  (106 174)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (40 14)  (112 174)  (112 174)  LC_7 Logic Functioning bit
 (14 15)  (86 175)  (86 175)  routing T_2_10.tnl_op_4 <X> T_2_10.lc_trk_g3_4
 (15 15)  (87 175)  (87 175)  routing T_2_10.tnl_op_4 <X> T_2_10.lc_trk_g3_4
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (28 15)  (100 175)  (100 175)  routing T_2_10.lc_trk_g2_1 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 175)  (101 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 175)  (103 175)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 175)  (104 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (105 175)  (105 175)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_7
 (34 15)  (106 175)  (106 175)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_7
 (35 15)  (107 175)  (107 175)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.input_2_7


LogicTile_6_10

 (13 15)  (289 175)  (289 175)  routing T_6_10.sp4_v_b_6 <X> T_6_10.sp4_h_l_46


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (15 0)  (33 144)  (33 144)  routing T_1_9.top_op_1 <X> T_1_9.lc_trk_g0_1
 (17 0)  (35 144)  (35 144)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (36 145)  (36 145)  routing T_1_9.top_op_1 <X> T_1_9.lc_trk_g0_1
 (22 1)  (40 145)  (40 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 145)  (43 145)  routing T_1_9.sp4_r_v_b_33 <X> T_1_9.lc_trk_g0_2
 (15 2)  (33 146)  (33 146)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (17 2)  (35 146)  (35 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (40 146)  (40 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (18 3)  (36 147)  (36 147)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (21 3)  (39 147)  (39 147)  routing T_1_9.sp4_r_v_b_31 <X> T_1_9.lc_trk_g0_7
 (22 3)  (40 147)  (40 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 147)  (42 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (25 3)  (43 147)  (43 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 148)  (42 148)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g1_3
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (21 5)  (39 149)  (39 149)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g1_3
 (26 5)  (44 149)  (44 149)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 149)  (45 149)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 149)  (50 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (51 149)  (51 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.input_2_2
 (34 5)  (52 149)  (52 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.input_2_2
 (40 5)  (58 149)  (58 149)  LC_2 Logic Functioning bit
 (22 6)  (40 150)  (40 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 150)  (42 150)  routing T_1_9.top_op_7 <X> T_1_9.lc_trk_g1_7
 (26 6)  (44 150)  (44 150)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 150)  (46 150)  routing T_1_9.lc_trk_g2_0 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 150)  (53 150)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.input_2_3
 (40 6)  (58 150)  (58 150)  LC_3 Logic Functioning bit
 (14 7)  (32 151)  (32 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (15 7)  (33 151)  (33 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (17 7)  (35 151)  (35 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (39 151)  (39 151)  routing T_1_9.top_op_7 <X> T_1_9.lc_trk_g1_7
 (27 7)  (45 151)  (45 151)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 151)  (50 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (15 8)  (33 152)  (33 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 152)  (36 152)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g2_1
 (25 8)  (43 152)  (43 152)  routing T_1_9.wire_logic_cluster/lc_2/out <X> T_1_9.lc_trk_g2_2
 (27 8)  (45 152)  (45 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 152)  (46 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 152)  (48 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 152)  (49 152)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 152)  (51 152)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 152)  (52 152)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 152)  (54 152)  LC_4 Logic Functioning bit
 (50 8)  (68 152)  (68 152)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (33 153)  (33 153)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g2_0
 (16 9)  (34 153)  (34 153)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g2_0
 (17 9)  (35 153)  (35 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (44 153)  (44 153)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 153)  (46 153)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 153)  (47 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 153)  (49 153)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (17 10)  (35 154)  (35 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 154)  (42 154)  routing T_1_9.tnr_op_7 <X> T_1_9.lc_trk_g2_7
 (26 10)  (44 154)  (44 154)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 154)  (45 154)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 154)  (49 154)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 154)  (53 154)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.input_2_5
 (36 10)  (54 154)  (54 154)  LC_5 Logic Functioning bit
 (37 10)  (55 154)  (55 154)  LC_5 Logic Functioning bit
 (38 10)  (56 154)  (56 154)  LC_5 Logic Functioning bit
 (22 11)  (40 155)  (40 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 155)  (43 155)  routing T_1_9.sp4_r_v_b_38 <X> T_1_9.lc_trk_g2_6
 (27 11)  (45 155)  (45 155)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 155)  (47 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 155)  (48 155)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 155)  (49 155)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 155)  (50 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (54 155)  (54 155)  LC_5 Logic Functioning bit
 (37 11)  (55 155)  (55 155)  LC_5 Logic Functioning bit
 (38 11)  (56 155)  (56 155)  LC_5 Logic Functioning bit
 (39 11)  (57 155)  (57 155)  LC_5 Logic Functioning bit
 (16 12)  (34 156)  (34 156)  routing T_1_9.sp4_v_b_33 <X> T_1_9.lc_trk_g3_1
 (17 12)  (35 156)  (35 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (36 156)  (36 156)  routing T_1_9.sp4_v_b_33 <X> T_1_9.lc_trk_g3_1
 (22 12)  (40 156)  (40 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 156)  (42 156)  routing T_1_9.tnr_op_3 <X> T_1_9.lc_trk_g3_3
 (29 12)  (47 156)  (47 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 156)  (48 156)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 156)  (49 156)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 156)  (50 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 156)  (51 156)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 156)  (55 156)  LC_6 Logic Functioning bit
 (39 12)  (57 156)  (57 156)  LC_6 Logic Functioning bit
 (40 12)  (58 156)  (58 156)  LC_6 Logic Functioning bit
 (42 12)  (60 156)  (60 156)  LC_6 Logic Functioning bit
 (50 12)  (68 156)  (68 156)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (36 157)  (36 157)  routing T_1_9.sp4_v_b_33 <X> T_1_9.lc_trk_g3_1
 (26 13)  (44 157)  (44 157)  routing T_1_9.lc_trk_g0_2 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 157)  (48 157)  routing T_1_9.lc_trk_g0_7 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 157)  (49 157)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (38 13)  (56 157)  (56 157)  LC_6 Logic Functioning bit
 (14 14)  (32 158)  (32 158)  routing T_1_9.sp4_v_b_36 <X> T_1_9.lc_trk_g3_4
 (25 14)  (43 158)  (43 158)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (26 14)  (44 158)  (44 158)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 158)  (45 158)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 158)  (46 158)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 158)  (47 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 158)  (49 158)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 158)  (50 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 158)  (51 158)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 158)  (54 158)  LC_7 Logic Functioning bit
 (37 14)  (55 158)  (55 158)  LC_7 Logic Functioning bit
 (38 14)  (56 158)  (56 158)  LC_7 Logic Functioning bit
 (39 14)  (57 158)  (57 158)  LC_7 Logic Functioning bit
 (40 14)  (58 158)  (58 158)  LC_7 Logic Functioning bit
 (41 14)  (59 158)  (59 158)  LC_7 Logic Functioning bit
 (42 14)  (60 158)  (60 158)  LC_7 Logic Functioning bit
 (43 14)  (61 158)  (61 158)  LC_7 Logic Functioning bit
 (50 14)  (68 158)  (68 158)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (32 159)  (32 159)  routing T_1_9.sp4_v_b_36 <X> T_1_9.lc_trk_g3_4
 (16 15)  (34 159)  (34 159)  routing T_1_9.sp4_v_b_36 <X> T_1_9.lc_trk_g3_4
 (17 15)  (35 159)  (35 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (40 159)  (40 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (41 159)  (41 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (25 15)  (43 159)  (43 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (28 15)  (46 159)  (46 159)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 159)  (47 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 159)  (48 159)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 159)  (49 159)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (38 15)  (56 159)  (56 159)  LC_7 Logic Functioning bit
 (39 15)  (57 159)  (57 159)  LC_7 Logic Functioning bit


LogicTile_2_9

 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 146)  (105 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 146)  (106 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (42 2)  (114 146)  (114 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (26 3)  (98 147)  (98 147)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 147)  (99 147)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 147)  (100 147)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 147)  (101 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (38 3)  (110 147)  (110 147)  LC_1 Logic Functioning bit
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 148)  (105 148)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 148)  (106 148)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 148)  (112 148)  LC_2 Logic Functioning bit
 (41 4)  (113 148)  (113 148)  LC_2 Logic Functioning bit
 (42 4)  (114 148)  (114 148)  LC_2 Logic Functioning bit
 (43 4)  (115 148)  (115 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (31 5)  (103 149)  (103 149)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (40 5)  (112 149)  (112 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (43 5)  (115 149)  (115 149)  LC_2 Logic Functioning bit
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (25 12)  (97 156)  (97 156)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g3_2
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_9

 (19 6)  (295 150)  (295 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g0_7 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (7 6)  (10 134)  (10 134)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_tnr_7 lc_trk_g0_7
 (8 6)  (9 134)  (9 134)  routing T_0_8.logic_op_tnr_7 <X> T_0_8.lc_trk_g0_7
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_2_6

 (4 2)  (76 98)  (76 98)  routing T_2_6.sp4_h_r_6 <X> T_2_6.sp4_v_t_37
 (6 2)  (78 98)  (78 98)  routing T_2_6.sp4_h_r_6 <X> T_2_6.sp4_v_t_37
 (5 3)  (77 99)  (77 99)  routing T_2_6.sp4_h_r_6 <X> T_2_6.sp4_v_t_37


LogicTile_6_6

 (5 10)  (281 106)  (281 106)  routing T_6_6.sp4_v_t_43 <X> T_6_6.sp4_h_l_43
 (6 11)  (282 107)  (282 107)  routing T_6_6.sp4_v_t_43 <X> T_6_6.sp4_h_l_43


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4

 (3 6)  (279 70)  (279 70)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_t_23
 (3 7)  (279 71)  (279 71)  routing T_6_4.sp12_h_r_0 <X> T_6_4.sp12_v_t_23


LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 9)  (663 73)  (663 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


