# VLSI-CAD-Tools
Python codes implementing some basic tools useful for logic synthesis, physical design and verification.

1) Compiled Code Logic Simulator for SPICE-type netlists
2) Combinational Logic Minimizer using ESPRESSO Heuristic 
3) Finite State Machine Minimizer using State Equivalence Checking and ESPRESSO Heuristic
