/**
 * 8-cam device tree for AlliedVision sensors via FPDLink
 * Supports following series:
 *  - 1800C -507c
 *  - 1500C -500c
 */

/ {
    /**
	 * i2c-mux @72
	 * CAM A --> 2 lanes	(VI port-index = 0)
	 * CAM B --> 2 lanes	(VI port-index = 1)
	 * CAM C --> 2 lanes	(VI port-index = 2)
	 * CAM D --> 2 lanes	(VI port-index = 3)
	 *
	 * i2c-mux @75
	 * CAM E --> 4 lanes	(VI port-index = 4)
	 * CAM F --> 4 lanes	(VI port-index = 5)	 
	 */
	 
	 
	 
	tegra-capture-vi{
			num-channels = <8>;
            status="okay";
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				port@0 {
					reg = <0>;
                    status="okay";
				    avt_csi2_vi_in0: endpoint {
                        status="okay";
						port-index = <0>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_out0>;
					};
				};
				
				port@1 {
					reg = <1>;
                    status="okay";
				    avt_csi2_vi_in1: endpoint {
                        status="okay";
						port-index = <0>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_out1>;
					};
				};
				
				port@2 {
					reg = <2>;
                    status="okay";
				    avt_csi2_vi_in2: endpoint {
                        status="okay";
						port-index = <2>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_out2>;
					};
				};
				
				port@3 {
					reg = <3>;
                    status="okay";
				    avt_csi2_vi_in3: endpoint {
                        status="okay";
						port-index = <2>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_out3>;
					};
				};
				
				port@4 {
					reg = <4>;
                    status="okay";
				    avt_csi2_vi_in4: endpoint {
                        status="okay";
						port-index = <4>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_out4>;
					};
				};
				
				port@5 {
					reg = <5>;
                    status="okay";
				    avt_csi2_vi_in5: endpoint {
                        status="okay";
						port-index = <4>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_out5>;
					};
				};
				port@6 {
					reg = <6>;
					status = "okay";
					avt_csi2_vi_in6: endpoint {
						status = "okay";
						port-index = <5>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_out6>;
					};
				};
				port@7 {
					reg = <7>;
					status = "okay";
					avt_csi2_vi_in7: endpoint {
						status = "okay";
						port-index = <5>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_out7>;
					};
				};
			};
		};
		
	host1x@13e00000{
		nvcsi@15a00000 {
			num-channels = <8>;
			#address-cells = <1>;
			#size-cells = <0>;
            status="okay";
			
			channel@0 {
                status="okay";
				reg = <0>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in0: endpoint@0 {
                            status="okay";
							port-index = <0>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out0>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out0: endpoint@1 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in0>;
						};
					};
				};
			};
			
			channel@1 {
                status="okay";
				reg = <1>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in1: endpoint@2 {
                            status="okay";
							port-index = <0>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out1>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out1: endpoint@3 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in1>;
						};
					};
				};
			};
			
			channel@2 {
                status="okay";
				reg = <2>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in2: endpoint@4 {
                            status="okay";
							port-index = <2>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out2>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out2: endpoint@5 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in2>;
						};
					};
				};
			};
			
			channel@3 {
                status="okay";
				reg = <3>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in3: endpoint@6 {
                            status="okay";
							port-index = <2>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out3>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out3: endpoint@7 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in3>;
						};
					};
				};
			};
			
			channel@4 {
                status="okay";
				reg = <4>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in4: endpoint@8 {
                            status="okay";
							port-index = <4>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out4>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out4: endpoint@9 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in4>;
						};
					};
				};
			};
			
			channel@5 {
                status="okay";
				reg = <5>;
				ports {
                    status="okay";
				    #address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
                        status="okay";
						avt_csi2_csi_in5: endpoint@10 {
                            status="okay";
							port-index = <4>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out5>;
						};
					};
					port@1 {
                        status="okay";
						reg = <1>;
						avt_csi2_csi_out5: endpoint@11 {
                            status="okay";
							remote-endpoint = <&avt_csi2_vi_in5>;
						};
					};
				};
			};
			channel@6 {
				status = "okay";
				reg = <6>;
				ports {
					status = "okay";
					#address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
						status = "okay";
						avt_csi2_csi_in6: endpoint@12 {
							status = "okay";
							port-index = <6>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out6>;
						};
					};
					port@1 {
						reg = <1>;
						status = "okay";
						avt_csi2_csi_out6: endpoint@13 {
							remote-endpoint = <&avt_csi2_vi_in6>;
						};
					};
				};
			};
			channel@7 {
				status = "okay";
				reg = <7>;
				ports {
					status = "okay";
					#address-cells = <1>;
					#size-cells = <0>;
					port@0 {
						reg = <0>;
						status = "okay";
						avt_csi2_csi_in7: endpoint@14 {
							status = "okay";
							port-index = <6>;
							bus-width = <4>;
							remote-endpoint = <&avt_csi2_cam_out7>;
						};
					};
					port@1 {
						reg = <1>;
						status = "okay";
						avt_csi2_csi_out7: endpoint@15 {
							remote-endpoint = <&avt_csi2_vi_in7>;
						};
					};
				};
			};
		};
	};

	/**I2C2*/
	i2c@c250000 {
		pinctrl-names = "default";
		pinctrl-0 = <&gen8_i2c_pinctrl>;	
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";
		//======================================================================== DSER A ======================================	
		cti_ds90ub95x@30 {
			compatible = "cti,ds90ub95x";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x30>;
			port0-enabled;
			port1-enabled;
			lanes = <4>;
			
			port0-slaveIDs = /bits/ 8 <0x3c>;
			port1-slaveIDs = /bits/ 8 <0x3c>;
			port0-slaveAliases = /bits/ 8 <0x32>;
			port1-slaveAliases = /bits/ 8 <0x33>;
			continuous-clk;
			
			fs-ext-enable;
			fs-ext-gpio = <0>; //tell fpdlink which is the fs gpio

			port0-gpio-map = <0 2>;
			port1-gpio-map = <0 2>; //remap gpio0 dser to gpio2 ser for frame synch

			tx-freq-mhz = <1600>;
			status = "okay";

			cti_ds90ub953_0@18 {
				reg = <0x18>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <0>;
			};
			cti_ds90ub953_1@19 {
				reg = <0x19>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <1>;
			};

		};

					
		avt_csi2_a@32 {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video0";
			compatible = "alliedvision,avt_csi2";
			reg = <0x32>;

			mode0 {
				num_lanes = "4";
				vc_id = "0";
				tegra_sinterface = "serial_a";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out0: endpoint {
						port-index = <0>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_in0>;
					};
				};
			};
		};
		avt_csi2_b@33 {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video1";
			compatible = "alliedvision,avt_csi2";
			reg = <0x33>;

			mode0 {
				num_lanes = "4";
				vc_id = "1";
				tegra_sinterface = "serial_a";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out1: endpoint {
						port-index = <0>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_in1>;
					};
				};
			};
		};
	
		//======================================================================== DSER B ======================================
		cti_ds90ub95x@34 {
			compatible = "cti,ds90ub95x";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x34>;
			port0-enabled;
			port1-enabled;
			lanes = <4>;
			
			port0-slaveIDs = /bits/ 8 <0x3c>;
			port1-slaveIDs = /bits/ 8 <0x3c>;
			port0-slaveAliases = /bits/ 8 <0x36>;
			port1-slaveAliases = /bits/ 8 <0x37>;
			continuous-clk;
			
			fs-ext-enable;
			fs-ext-gpio = <0>; //tell fpdlink which is the fs gpio

			port0-gpio-map = <0 2>;
			port1-gpio-map = <0 2>; //remap gpio0 dser to gpio2 ser for frame synch

			tx-freq-mhz = <1600>;
			status = "okay";

			cti_ds90ub953_0@1a {
				reg = <0x1a>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <0>;
			};
			cti_ds90ub953_1@1b {
				reg = <0x1b>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <1>;
			};

		};

					
		avt_csi2_c@36 {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video2";
			compatible = "alliedvision,avt_csi2";
			reg = <0x36>;

			mode0 {
				num_lanes = "4";
				vc_id = "0";
				tegra_sinterface = "serial_c";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out2: endpoint {
						port-index = <2>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_in2>;
					};
				};
			};
		};
		avt_csi2_d@37 {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video3";
			compatible = "alliedvision,avt_csi2";
			reg = <0x37>;

			mode0 {
				num_lanes = "4";
				vc_id = "1";
				tegra_sinterface = "serial_c";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out3: endpoint {
						port-index = <2>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_in3>;
					};
				};
			};
		};

		//======================================================================== DSER C ======================================
		cti_ds90ub95x@38 {
			compatible = "cti,ds90ub95x";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x38>;
			port0-enabled;
			port1-enabled;
			lanes = <4>;
			
			port0-slaveIDs = /bits/ 8 <0x3c>;
			port1-slaveIDs = /bits/ 8 <0x3c>;
			port0-slaveAliases = /bits/ 8 <0x3a>;
			port1-slaveAliases = /bits/ 8 <0x3b>;
			continuous-clk;
			
			fs-ext-enable;
			fs-ext-gpio = <0>; //tell fpdlink which is the fs gpio

			port0-gpio-map = <0 2>;
			port1-gpio-map = <0 2>; //remap gpio0 dser to gpio2 ser for frame synch

			tx-freq-mhz = <1600>;
			status = "okay";

			cti_ds90ub953_0@1c {
				reg = <0x1c>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <0>;
			};
			cti_ds90ub953_1@1d {
				reg = <0x1d>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <1>;
			};

		};

					
		avt_csi2_e@3a {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video4";
			compatible = "alliedvision,avt_csi2";
			reg = <0x3a>;

			mode0 {
				num_lanes = "4";
				vc_id = "0";
				tegra_sinterface = "serial_e";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out4: endpoint {
						port-index = <4>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_in4>;
					};
				};
			};
		};
		avt_csi2_f@3b {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video5";
			compatible = "alliedvision,avt_csi2";
			reg = <0x3b>;

			mode0 {
				num_lanes = "4";
				vc_id = "1";
				tegra_sinterface = "serial_e";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out5: endpoint {
						port-index = <4>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_in5>;
					};
				};
			};
		};
		//======================================================================== DSER D ======================================
		cti_ds90ub95x@3c {
			compatible = "cti,ds90ub95x";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3c>;
			port0-enabled;
			port1-enabled;
			lanes = <4>;
			
			port0-slaveIDs = /bits/ 8 <0x3c>;
			port1-slaveIDs = /bits/ 8 <0x3c>;
			port0-slaveAliases = /bits/ 8 <0x3e>;
			port1-slaveAliases = /bits/ 8 <0x3f>;
			continuous-clk;
			
			fs-ext-enable;
			fs-ext-gpio = <0>; //tell fpdlink which is the fs gpio

			port0-gpio-map = <0 2>;
			port1-gpio-map = <0 2>; //remap gpio0 dser to gpio2 ser for frame synch

			tx-freq-mhz = <1600>;
			status = "okay";

			cti_ds90ub953_0@1e {
				reg = <0x1e>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <0>;
			};
			cti_ds90ub953_1@1f {
				reg = <0x1f>;
				status = "okay";
				reg,gpio-local-data = <0xf0>;
				reg,gpio-input-ctrl = <0xf0>;
				lanes = <4>;
				vc-id = <1>;
			};

		};

					
		avt_csi2_g@3e {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video6";
			compatible = "alliedvision,avt_csi2";
			reg = <0x3e>;

			mode0 {
				num_lanes = "4";
				vc_id = "0";
				tegra_sinterface = "serial_g";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out6: endpoint {
						port-index = <6>;
						bus-width = <4>;
						vc-id = <0>;
						remote-endpoint = <&avt_csi2_csi_in6>;
					};
				};
			};
		};
		avt_csi2_h@3f {
			status = "okay";

			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			
			devnode = "video7";
			compatible = "alliedvision,avt_csi2";
			reg = <0x3f>;

			mode0 {
				num_lanes = "4";
				vc_id = "1";
				tegra_sinterface = "serial_g";
				discontinuous_clk = "no";
				cil_settletime = "0";
				embedded_metadata_height = "0";

				/* not verified: */
				mclk_khz = "24000";
				phy_mode = "DPHY";
				dpcm_enable = "false";

				csi_pixel_bit_depth = "4";

				active_w = "5488";
				active_h = "4112";

				pixel_t = "bayer_bggr";
				readout_orientation = "0";
				line_length = "5488";
				
				inherent_gain = "1";
				mclk_multiplier = "31.25";
				pix_clk_hz = "750000000";

				gain_factor = "16";
				framerate_factor = "1000000";
				exposure_factor = "1000000";
				min_gain_val = "16"; /* 1.0 */
				max_gain_val = "256"; /* 16.0 */
				step_gain_val = "1"; /* 0.125 */
				min_hdr_ratio = "1";
				max_hdr_ratio = "64";
				min_framerate = "1500000"; /* 1.5 */
				max_framerate = "30000000"; /* 30 */
				step_framerate = "1";
				min_exp_time = "34"; /* us */
				max_exp_time = "550385"; /* us */
				step_exp_time = "1";
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					avt_csi2_cam_out7: endpoint {
						port-index = <6>;
						bus-width = <4>;
						vc-id = <1>;
						remote-endpoint = <&avt_csi2_csi_in7>;
					};
				};
			};
		};
	};

	gpio@2200000{
		cam-pdb-gpios{
			gpio-hog;
			output-high;
			gpios = <0x3b 0x00 0x3e 0x00 0x9d 0x00 0x9e 0x00>;	
		};
	};	
	
	/**I2C3*/	
    i2c@3180000 {
        clock-frequency = <100000>;
        /*tca9539_74: tca9539@74 {
            compatible = "ti,tca9539";
            gpio-controller;
            #gpio-cells = <2>;
            reg = <0x74>;
            vcc-supply = <&vdd_1v8_cvb>;
            status = "okay";
            tca9539_74_outlow {
                
                gpio-hog;
                gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 10 0 11 0 12 0 13 0 14 0 15 0>;
                output-high;
                label = "tca9539_74_outlow_0",
                    "tca9539_74_outlow_1",
                    "tca9539_74_outlow_2",
                    "tca9539_74_outlow_3",
                    "tca9539_74_outlow_4",
                    "tca9539_74_outlow_5",
                    "tca9539_74_outlow_6",
                    "tca9539_74_outlow_7",
                    "tca9539_74_outlow_8",
                    "tca9539_74_outlow_9",
                    "tca9539_74_outlow_10",
                    "tca9539_74_outlow_11",
                    "tca9539_74_outlow_12",
                    "tca9539_74_outlow_13";
            };
            tca9539_74_outhigh {
                status= "disabled";
            };
            tca9539_74_input {
                status = "disabled";
            };
        };*/
    };

	pinmux@2430000 {
		gen8_i2c_pinctrl: gen8_i2c_pinctrl {
			gen8_i2c_scl {
				nvidia,pins = "gen8_i2c_scl_pdd1";
				nvidia,schmitt = <TEGRA_PIN_DISABLE>;
				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
			};
			gen8_i2c_sda {
				nvidia,pins = "gen8_i2c_sda_pdd2";
				nvidia,schmitt = <TEGRA_PIN_DISABLE>;
				nvidia,lpdr = <TEGRA_PIN_DISABLE>;
				nvidia,enable-input = <TEGRA_PIN_ENABLE>;
				nvidia,io-high-voltage = <TEGRA_PIN_DISABLE>;
				nvidia,tristate = <TEGRA_PIN_DISABLE>;
				nvidia,pull = <TEGRA_PIN_PULL_NONE>;
			};
		};
	};
};



/ {
	tegra-camera-platform {
		compatible = "nvidia, tegra-camera-platform";
		num_csi_lanes = <12>;
		max_lane_speed = <1500000>;
		min_bits_per_pixel = <8>;
		vi_peak_byte_per_pixel = <2>;
		vi_bw_margin_pct = <25>;
		max_pixel_rate = <160000>;
		isp_peak_byte_per_pixel = <5>;
		isp_bw_margin_pct = <25>;

		/**
		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
		 * The first part is the camera_board_id for the module; if the module is in a FFD
		 * platform, then use the platform name for this part.
		 * The second part contains the position of the module, ex. "rear" or "front".
		 * The third part contains the last 6 characters of a part number which is found
		 * in the module's specsheet from the vender.
		 */
		modules {
			module0 {
				status = "okay";
				badge = "avt_csi2_0";
				position = "top";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 0 7-0032";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_a@32";					
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};
			
			module1 {
				status = "okay";
				badge = "avt_csi2_1";
				position = "center";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 1 7-0033";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_b@33";					
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};
			
			module2 {
				status = "okay";
				badge = "avt_csi2_2";
				position = "bottom";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 2 7-0036";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_c@36";					
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};
			
			module3 {
				status = "okay";
				badge = "avt_csi2_3";
				position = "center-left";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 3 7-0037";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_d@37";					
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};
			
			module4 {
				status = "okay";
				badge = "avt_csi2_4";
				position = "center-right";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 4 7-003a";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_e@3a";
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};
			
			module5 {
				status = "okay";
				badge = "avt_csi2_5";
				position = "topright";
				orientation = "1";
				drivernode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 5 7-003b";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_f@3b";					
				};
				drivernode1 {
					pcl_id = "v4l2_lens";
				};
			};

			module6 {
				status = "okay";
				badge = "avt_csi2_6";
				position = "topleft";
				orientation = "1";
				drivenode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 6 7-003e";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_g@3e";
				};
				drivenode1 {
					pcl_id = "v4l2_lens";
				};
			};
			module7 {
				status = "okay";
				badge = "avt_csi2_7";
				position = "top-center";
				orientation = "1";
				drivenode0 {
					pcl_id = "v4l2_sensor";
					devname = "avt_csi2 7 7-003f";
					proc-device-tree = "/proc/device-tree/i2c@c250000/avt_csi2_h@3f";
				};
				drivenode1 {
					pcl_id = "v4l2_lens";
				};
			};
		};
	};
};
