 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: P-2019.03
Date   : Mon Aug  1 20:39:05 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: CurCost_reg[0]
              (falling edge-triggered flip-flop clocked by CLK)
  Endpoint: MatchCount_reg[1]
            (falling edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (fall edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  CurCost_reg[0]/CKN (DFFNSRX1)            0.00       5.50 f
  CurCost_reg[0]/Q (DFFNSRX1)              0.86       6.36 r
  U563/Y (NOR2BXL)                         0.38       6.75 f
  U560/Y (AO21XL)                          0.44       7.18 f
  U1005/Y (OAI211X1)                       0.20       7.38 r
  U1006/Y (OAI221XL)                       0.30       7.68 f
  U1007/Y (AOI222XL)                       0.73       8.41 r
  U1009/Y (OAI222XL)                       0.40       8.81 f
  U554/Y (AOI32XL)                         0.60       9.41 r
  U532/Y (OAI22X1)                         0.43       9.84 f
  U559/Y (NAND3BXL)                        0.47      10.31 f
  U625/Y (OR4X1)                           0.67      10.98 f
  U624/Y (NOR2X1)                          0.55      11.53 r
  U590/Y (CLKINVX1)                        0.42      11.95 f
  U722/Y (NOR3X1)                          0.53      12.48 r
  U626/Y (CLKINVX1)                        0.35      12.83 f
  U723/Y (OAI22XL)                         0.52      13.35 r
  MatchCount_reg[1]/D (DFFNSRX1)           0.00      13.35 r
  data arrival time                                  13.35

  clock CLK (fall edge)                   15.00      15.00
  clock network delay (ideal)              0.50      15.50
  clock uncertainty                       -0.10      15.40
  MatchCount_reg[1]/CKN (DFFNSRX1)         0.00      15.40 f
  library setup time                      -0.05      15.35
  data required time                                 15.35
  -----------------------------------------------------------
  data required time                                 15.35
  data arrival time                                 -13.35
  -----------------------------------------------------------
  slack (MET)                                         2.00


1
