INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sources_1/new/show2c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show2c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sim_1/new/show2c_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show2c_testbench
