module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);  reg [31:0] temp;
    wire [31:0] capture;

    assign capture = ~in & temp;// After detecting the rising edge , To determine our output 
    always @ (posedge clk)
        begin
            temp <= in;
            if(reset)
                out <= 32'b0;
            else
                out<=out|capture;
        end
endmodule
