# Pipelined k-NN algorithm on FPGA with external DRAM
This is an academic project where k-NN search is accelerated with the help of FPGAs using loop unrolling.
### Block Diagram
![IPs interconnection](https://github.com/Damodharan5/Verilog/blob/master/k-NN%20in%20FPGA/BlockDesign.PNG)
### Utilization & Computational Latency
![Table](https://github.com/Damodharan5/Verilog/blob/master/k-NN%20in%20FPGA/table.PNG)
