###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:19 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /RN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.442
- Setup                         0.012
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.431
- Arrival Time                  2.896
= Slack Time                  1246.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.073 |       |   0.124 | 1246.659 | 
     | FE_PHC152_RESETn      | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1246.758 | 
     | FE_PHC7_RESETn        | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1247.521 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1248.304 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.944 | 1.115 |   2.885 | 1249.420 | 
     | \bus_state_neg_reg[1] | RN ^       | DFFNRX1 | 1.945 | 0.011 |   2.896 | 1249.431 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    3.495 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    3.644 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    3.814 | 
     | \bus_state_neg_reg[1] | CKN v      | DFFNRX1   | 0.217 | 0.094 | 1250.442 |    3.908 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.429
- Setup                        -0.075
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.504
- Arrival Time                  2.928
= Slack Time                  1246.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.073 |       |   0.124 | 1246.700 | 
     | FE_PHC152_RESETn      | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1246.800 | 
     | FE_PHC7_RESETn        | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1247.563 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1248.346 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.944 | 1.115 |   2.885 | 1249.461 | 
     | \bus_state_neg_reg[3] | SN ^       | DFFNSX1 | 1.944 | 0.043 |   2.928 | 1249.504 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    3.453 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    3.603 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    3.773 | 
     | \bus_state_neg_reg[3] | CKN v      | DFFNSX1   | 0.216 | 0.080 | 1250.429 |    3.853 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.429
- Setup                        -0.075
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.504
- Arrival Time                  2.926
= Slack Time                  1246.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.073 |       |   0.124 | 1246.702 | 
     | FE_PHC152_RESETn      | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1246.802 | 
     | FE_PHC7_RESETn        | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1247.565 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1248.348 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.944 | 1.115 |   2.885 | 1249.463 | 
     | \bus_state_neg_reg[2] | SN ^       | DFFNSX1 | 1.944 | 0.041 |   2.926 | 1249.504 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    3.451 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    3.600 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    3.771 | 
     | \bus_state_neg_reg[2] | CKN v      | DFFNSX1   | 0.216 | 0.080 | 1250.429 |    3.851 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.442
- Setup                        -0.076
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.518
- Arrival Time                  2.897
= Slack Time                  1246.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.073 |       |   0.124 | 1246.745 | 
     | FE_PHC152_RESETn      | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1246.845 | 
     | FE_PHC7_RESETn        | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1247.608 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1248.391 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.944 | 1.115 |   2.885 | 1249.506 | 
     | \bus_state_neg_reg[0] | SN ^       | DFFNSX1 | 1.945 | 0.012 |   2.897 | 1249.518 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    3.408 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    3.558 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    3.728 | 
     | \bus_state_neg_reg[0] | CKN v      | DFFNSX1   | 0.217 | 0.094 | 1250.442 |    3.822 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.442
- Setup                        -0.077
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.519
- Arrival Time                  2.898
= Slack Time                  1246.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.073 |       |   0.124 | 1246.745 | 
     | FE_PHC152_RESETn | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1246.845 | 
     | FE_PHC7_RESETn   | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1247.608 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1248.391 | 
     | FE_OFC2_RESETn   | A ^ -> Y ^ | BUFX2   | 1.944 | 1.115 |   2.885 | 1249.507 | 
     | out_reg_neg_reg  | SN ^       | DFFNSXL | 1.945 | 0.012 |   2.898 | 1249.519 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                 |            |           |       |       |   Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+----------+----------| 
     |                 | CLKIN v    |           | 0.058 |       | 1250.029 |    3.408 | 
     | CLKIN__L1_I0    | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    3.557 | 
     | CLKIN__L2_I0    | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    3.727 | 
     | out_reg_neg_reg | CKN v      | DFFNSXL   | 0.217 | 0.093 | 1250.442 |    3.821 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.375
- Setup                        -0.098
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.473
- Arrival Time                  1.819
= Slack Time                  1247.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.073 |       |   0.124 | 1247.778 | 
     | FE_PHC152_RESETn | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1247.877 | 
     | FE_PHC7_RESETn   | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1248.641 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1249.423 | 
     | \mode_neg_reg[0] | SN ^       | DFFNSXL | 1.344 | 0.049 |   1.819 | 1249.473 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |            |           |       |       |   Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v    |           | 0.058 |       | 1250.029 |    2.376 | 
     | CLKIN__L1_I0     | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    2.525 | 
     | CLKIN__L2_I0     | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.695 | 
     | \mode_neg_reg[0] | CKN v      | DFFNSXL   | 0.159 | 0.026 | 1250.375 |    2.721 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        1250.414
- Setup                        -0.088
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.502
- Arrival Time                  1.782
= Slack Time                  1247.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.124
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.073 |       |   0.124 | 1247.845 | 
     | FE_PHC152_RESETn | A ^ -> Y ^ | BUFXL   | 0.099 | 0.100 |   0.224 | 1247.944 | 
     | FE_PHC7_RESETn   | A ^ -> Y ^ | DLY4X1  | 0.113 | 0.763 |   0.987 | 1248.708 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.344 | 0.783 |   1.770 | 1249.490 | 
     | \mode_neg_reg[1] | SN ^       | DFFNSX1 | 1.344 | 0.012 |   1.782 | 1249.502 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |            |           |       |       |   Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v    |           | 0.058 |       | 1250.029 |    2.309 | 
     | CLKIN__L1_I0     | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    2.458 | 
     | CLKIN__L2_I0     | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.628 | 
     | \mode_neg_reg[1] | CKN v      | DFFNSX1   | 0.201 | 0.066 | 1250.414 |    2.694 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \RX_DATA_reg[31] /CK 
Endpoint:   \RX_DATA_reg[31] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.421
- Setup                         0.125
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.296
- Arrival Time                  4.948
= Slack Time                  2494.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.476 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.557 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.718 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2495.890 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.011 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2496.834 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2496.946 | 
     | U877             | C v -> Y v  | OR3XL    | 0.088 | 0.250 |   2.847 | 2497.196 | 
     | U874             | A v -> Y ^  | INVX1    | 1.771 | 0.994 |   3.841 | 2498.190 | 
     | U1149            | B0 ^ -> Y v | AOI222X1 | 0.525 | 0.243 |   4.085 | 2498.433 | 
     | FE_PHC127_n62    | A v -> Y v  | DLY4X1   | 0.195 | 0.862 |   4.947 | 2499.295 | 
     | \RX_DATA_reg[31] | D v         | DFFSXL   | 0.195 | 0.001 |   4.948 | 2499.296 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.305 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.152 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.977 | 
     | \RX_DATA_reg[31] | CK ^       | DFFSXL    | 0.212 | 0.049 |   0.421 | -2493.927 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \RX_DATA_reg[24] /CK 
Endpoint:   \RX_DATA_reg[24] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.432
- Setup                         0.120
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.312
- Arrival Time                  4.838
= Slack Time                  2494.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.600 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.682 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.843 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.014 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.136 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2496.959 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.071 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.239 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.278 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.263 | 
     | U1157            | C0 ^ -> Y v | AOI222X1 | 0.476 | 0.225 |   4.015 | 2498.489 | 
     | FE_PHC123_n46    | A v -> Y v  | DLY4X1   | 0.167 | 0.823 |   4.838 | 2499.311 | 
     | \RX_DATA_reg[24] | D v         | DFFSXL   | 0.167 | 0.001 |   4.838 | 2499.312 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.430 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.277 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.102 | 
     | \RX_DATA_reg[24] | CK ^       | DFFSXL    | 0.223 | 0.060 |   0.432 | -2494.042 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \RX_DATA_reg[27] /CK 
Endpoint:   \RX_DATA_reg[27] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.426
- Setup                         0.118
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.308
- Arrival Time                  4.792
= Slack Time                  2494.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.644 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.725 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.886 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.058 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.179 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.002 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.114 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.282 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.322 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.306 | 
     | U1154            | C0 ^ -> Y v | AOI222X1 | 0.454 | 0.198 |   3.988 | 2498.504 | 
     | FE_PHC121_n52    | A v -> Y v  | DLY4X1   | 0.153 | 0.803 |   4.791 | 2499.308 | 
     | \RX_DATA_reg[27] | D v         | DFFSXL   | 0.153 | 0.001 |   4.792 | 2499.308 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.473 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.320 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.145 | 
     | \RX_DATA_reg[27] | CK ^       | DFFSXL    | 0.217 | 0.054 |   0.426 | -2494.091 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \RX_DATA_reg[21] /CK 
Endpoint:   \RX_DATA_reg[21] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.443
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.328
- Arrival Time                  4.781
= Slack Time                  2494.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.673 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.755 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.916 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.087 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.209 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.032 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.144 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.312 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.351 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.336 | 
     | U1160            | C0 ^ -> Y v | AOI222X1 | 0.455 | 0.199 |   3.989 | 2498.535 | 
     | FE_PHC114_n40    | A v -> Y v  | DLY4X1   | 0.142 | 0.793 |   4.781 | 2499.328 | 
     | \RX_DATA_reg[21] | D v         | DFFSXL   | 0.142 | 0.000 |   4.781 | 2499.328 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.503 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.350 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.175 | 
     | \RX_DATA_reg[21] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2494.103 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \RX_DATA_reg[25] /CK 
Endpoint:   \RX_DATA_reg[25] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.434
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.320
- Arrival Time                  4.771
= Slack Time                  2494.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.675 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.756 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.917 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.089 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.211 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.034 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.146 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.314 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.353 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.338 | 
     | U1156            | C0 ^ -> Y v | AOI222X1 | 0.451 | 0.193 |   3.983 | 2498.531 | 
     | FE_PHC116_n48    | A v -> Y v  | DLY4X1   | 0.138 | 0.788 |   4.771 | 2499.319 | 
     | \RX_DATA_reg[25] | D v         | DFFSXL   | 0.138 | 0.000 |   4.771 | 2499.320 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.504 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.352 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.177 | 
     | \RX_DATA_reg[25] | CK ^       | DFFSXL    | 0.225 | 0.063 |   0.435 | -2494.114 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \RX_DATA_reg[30] /CK 
Endpoint:   \RX_DATA_reg[30] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.415
- Setup                         0.114
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.301
- Arrival Time                  4.751
= Slack Time                  2494.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.677 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.758 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.919 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.091 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.213 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.036 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.147 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.316 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.355 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.340 | 
     | U1150            | C0 ^ -> Y v | AOI222X1 | 0.444 | 0.185 |   3.975 | 2498.524 | 
     | FE_PHC120_n60    | A v -> Y v  | DLY4X1   | 0.128 | 0.776 |   4.750 | 2499.300 | 
     | \RX_DATA_reg[30] | D v         | DFFSXL   | 0.128 | 0.000 |   4.751 | 2499.301 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.506 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.354 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.178 | 
     | \RX_DATA_reg[30] | CK ^       | DFFSXL    | 0.205 | 0.043 |   0.415 | -2494.135 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \RX_DATA_reg[18] /CK 
Endpoint:   \RX_DATA_reg[18] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.116
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.344
- Arrival Time                  4.783
= Slack Time                  2494.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.688 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.769 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.930 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.102 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.224 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.047 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.158 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.327 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.366 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.351 | 
     | U1164            | C0 ^ -> Y v | AOI222X1 | 0.455 | 0.195 |   3.985 | 2498.546 | 
     | FE_PHC122_n32    | A v -> Y v  | DLY4X1   | 0.146 | 0.797 |   4.782 | 2499.343 | 
     | \RX_DATA_reg[18] | D v         | DFFSXL   | 0.146 | 0.001 |   4.783 | 2499.344 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.517 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.365 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.189 | 
     | \RX_DATA_reg[18] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.101 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \RX_DATA_reg[28] /CK 
Endpoint:   \RX_DATA_reg[28] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.419
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.306
- Arrival Time                  4.743
= Slack Time                  2494.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.690 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.772 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.933 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.104 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.226 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.049 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.161 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.329 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.368 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.353 | 
     | U1153            | C0 ^ -> Y v | AOI222X1 | 0.443 | 0.183 |   3.973 | 2498.537 | 
     | FE_PHC117_n54    | A v -> Y v  | DLY4X1   | 0.122 | 0.770 |   4.743 | 2499.306 | 
     | \RX_DATA_reg[28] | D v         | DFFSXL   | 0.122 | 0.000 |   4.743 | 2499.306 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.520 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.367 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.192 | 
     | \RX_DATA_reg[28] | CK ^       | DFFSXL    | 0.209 | 0.048 |   0.419 | -2494.144 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \RX_DATA_reg[29] /CK 
Endpoint:   \RX_DATA_reg[29] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.421
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.309
- Arrival Time                  4.714
= Slack Time                  2494.595
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.722 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.803 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.964 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.136 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.258 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.081 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.193 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.361 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.400 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.385 | 
     | U1152            | C0 ^ -> Y v | AOI222X1 | 0.428 | 0.164 |   3.954 | 2498.549 | 
     | FE_PHC44_n56     | A v -> Y v  | DLY4X1   | 0.116 | 0.760 |   4.714 | 2499.309 | 
     | \RX_DATA_reg[29] | D v         | DFFSXL   | 0.116 | 0.000 |   4.714 | 2499.309 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.551 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.399 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.223 | 
     | \RX_DATA_reg[29] | CK ^       | DFFSXL    | 0.212 | 0.049 |   0.421 | -2494.174 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \RX_DATA_reg[26] /CK 
Endpoint:   \RX_DATA_reg[26] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.427
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.315
- Arrival Time                  4.716
= Slack Time                  2494.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.726 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.807 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.968 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.140 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.262 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.085 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.197 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.365 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.404 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.389 | 
     | U1155            | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.161 |   3.951 | 2498.550 | 
     | FE_PHC110_n50    | A v -> Y v  | DLY4X1   | 0.121 | 0.764 |   4.716 | 2499.315 | 
     | \RX_DATA_reg[26] | D v         | DFFSXL   | 0.121 | 0.000 |   4.716 | 2499.315 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.555 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.403 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.228 | 
     | \RX_DATA_reg[26] | CK ^       | DFFSXL    | 0.219 | 0.056 |   0.427 | -2494.172 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \RX_DATA_reg[23] /CK 
Endpoint:   \RX_DATA_reg[23] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.431
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.319
- Arrival Time                  4.719
= Slack Time                  2494.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.727 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.808 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.969 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.141 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.262 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.085 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.197 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.366 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.405 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.390 | 
     | U1158            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.166 |   3.956 | 2498.555 | 
     | FE_PHC99_n44     | A v -> Y v  | DLY4X1   | 0.119 | 0.763 |   4.719 | 2499.319 | 
     | \RX_DATA_reg[23] | D v         | DFFSXL   | 0.119 | 0.000 |   4.719 | 2499.319 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.556 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2494.403 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.228 | 
     | \RX_DATA_reg[23] | CK ^       | DFFSXL    | 0.222 | 0.059 |   0.431 | -2494.169 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \RX_DATA_reg[22] /CK 
Endpoint:   \RX_DATA_reg[22] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.443
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.332
- Arrival Time                  4.730
= Slack Time                  2494.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.729 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.810 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.971 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.143 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.264 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.087 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.199 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.368 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.407 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.392 | 
     | U1159            | C0 ^ -> Y v | AOI222X1 | 0.440 | 0.178 |   3.968 | 2498.569 | 
     | FE_PHC98_n42     | A v -> Y v  | DLY4X1   | 0.116 | 0.763 |   4.730 | 2499.332 | 
     | \RX_DATA_reg[22] | D v         | DFFSXL   | 0.116 | 0.000 |   4.730 | 2499.332 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.558 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.405 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.230 | 
     | \RX_DATA_reg[22] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2494.158 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \RX_DATA_reg[19] /CK 
Endpoint:   \RX_DATA_reg[19] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.443
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.728
= Slack Time                  2494.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.730 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.209 | 2494.811 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.370 | 2495.972 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.542 | 2496.144 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.265 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.088 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.200 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.369 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.408 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.393 | 
     | U1163            | C0 ^ -> Y v | AOI222X1 | 0.432 | 0.166 |   3.956 | 2498.559 | 
     | FE_PHC104_n34    | A v -> Y v  | DLY4X1   | 0.126 | 0.772 |   4.728 | 2499.330 | 
     | \RX_DATA_reg[19] | D v         | DFFSXL   | 0.126 | 0.000 |   4.728 | 2499.330 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.559 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.406 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.231 | 
     | \RX_DATA_reg[19] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2494.159 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \RX_DATA_reg[20] /CK 
Endpoint:   \RX_DATA_reg[20] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.443
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.331
- Arrival Time                  4.726
= Slack Time                  2494.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.732 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.813 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.974 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.146 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.267 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.090 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.202 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.371 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.410 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.395 | 
     | U1161            | C0 ^ -> Y v | AOI222X1 | 0.432 | 0.167 |   3.957 | 2498.562 | 
     | FE_PHC101_n38    | A v -> Y v  | DLY4X1   | 0.123 | 0.769 |   4.726 | 2499.330 | 
     | \RX_DATA_reg[20] | D v         | DFFSXL   | 0.123 | 0.000 |   4.726 | 2499.331 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.561 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.408 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.233 | 
     | \RX_DATA_reg[20] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2494.162 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \RX_DATA_reg[17] /CK 
Endpoint:   \RX_DATA_reg[17] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.346
- Arrival Time                  4.738
= Slack Time                  2494.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.736 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.817 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.978 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.150 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.271 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.094 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.206 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.375 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.414 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.398 | 
     | U1165            | C0 ^ -> Y v | AOI222X1 | 0.437 | 0.173 |   3.962 | 2498.571 | 
     | FE_PHC119_n30    | A v -> Y v  | DLY4X1   | 0.129 | 0.775 |   4.738 | 2499.346 | 
     | \RX_DATA_reg[17] | D v         | DFFSXL   | 0.129 | 0.000 |   4.738 | 2499.346 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.565 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.412 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.237 | 
     | \RX_DATA_reg[17] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.149 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \RX_DATA_reg[4] /CK 
Endpoint:   \RX_DATA_reg[4] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.348
- Arrival Time                  4.727
= Slack Time                  2494.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.748 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.829 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.990 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.162 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.284 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.107 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.219 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.387 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.426 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.411 | 
     | U1147           | C0 ^ -> Y v | AOI222X1 | 0.440 | 0.170 |   3.959 | 2498.581 | 
     | FE_PHC108_n66   | A v -> Y v  | DLY4X1   | 0.120 | 0.767 |   4.727 | 2499.348 | 
     | \RX_DATA_reg[4] | D v         | DFFSXL   | 0.120 | 0.000 |   4.727 | 2499.348 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.577 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.425 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.250 | 
     | \RX_DATA_reg[4] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.460 | -2494.161 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \RX_DATA_reg[8] /CK 
Endpoint:   \RX_DATA_reg[8] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.459
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  4.723
= Slack Time                  2494.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.751 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.832 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2495.993 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.165 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.286 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.109 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.221 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.390 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.429 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.414 | 
     | U1143           | C0 ^ -> Y v | AOI222X1 | 0.435 | 0.162 |   3.952 | 2498.576 | 
     | FE_PHC118_n74   | A v -> Y v  | DLY4X1   | 0.125 | 0.771 |   4.723 | 2499.346 | 
     | \RX_DATA_reg[8] | D v         | DFFSXL   | 0.125 | 0.000 |   4.723 | 2499.347 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.580 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.427 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.252 | 
     | \RX_DATA_reg[8] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.459 | -2494.164 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \RX_DATA_reg[6] /CK 
Endpoint:   \RX_DATA_reg[6] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  4.716
= Slack Time                  2494.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.761 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.209 | 2494.842 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.370 | 2496.003 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.542 | 2496.175 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.296 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.119 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.231 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.400 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.439 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.424 | 
     | U1145           | C0 ^ -> Y v | AOI222X1 | 0.438 | 0.164 |   3.954 | 2498.587 | 
     | FE_PHC115_n70   | A v -> Y v  | DLY4X1   | 0.115 | 0.762 |   4.716 | 2499.349 | 
     | \RX_DATA_reg[6] | D v         | DFFSXL   | 0.115 | 0.000 |   4.716 | 2499.349 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.590 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.437 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.262 | 
     | \RX_DATA_reg[6] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.173 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \RX_DATA_reg[15] /CK 
Endpoint:   \RX_DATA_reg[15] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  4.713
= Slack Time                  2494.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.763 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.844 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.005 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.177 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.298 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.121 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.233 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.402 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.441 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.426 | 
     | U1167            | C0 ^ -> Y v | AOI222X1 | 0.431 | 0.163 |   3.953 | 2498.588 | 
     | FE_PHC105_n26    | A v -> Y v  | DLY4X1   | 0.115 | 0.760 |   4.713 | 2499.348 | 
     | \RX_DATA_reg[15] | D v         | DFFSXL   | 0.115 | 0.000 |   4.713 | 2499.349 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.592 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.439 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.264 | 
     | \RX_DATA_reg[15] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.176 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \RX_DATA_reg[14] /CK 
Endpoint:   \RX_DATA_reg[14] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.348
- Arrival Time                  4.711
= Slack Time                  2494.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.764 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.845 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.006 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.178 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.300 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.123 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.234 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.403 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.442 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.427 | 
     | U1168            | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.158 |   3.948 | 2498.585 | 
     | FE_PHC103_n24    | A v -> Y v  | DLY4X1   | 0.118 | 0.763 |   4.711 | 2499.348 | 
     | \RX_DATA_reg[14] | D v         | DFFSXL   | 0.118 | 0.000 |   4.711 | 2499.348 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.593 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.441 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.265 | 
     | \RX_DATA_reg[14] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.177 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \RX_DATA_reg[16] /CK 
Endpoint:   \RX_DATA_reg[16] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.350
- Arrival Time                  4.703
= Slack Time                  2494.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.774 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.856 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.017 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.188 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.310 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.133 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.245 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.413 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.452 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.437 | 
     | U1166            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.162 |   3.952 | 2498.599 | 
     | FE_PHC112_n28    | A v -> Y v  | DLY4X1   | 0.106 | 0.751 |   4.703 | 2499.350 | 
     | \RX_DATA_reg[16] | D v         | DFFSXL   | 0.106 | 0.000 |   4.703 | 2499.350 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.604 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.451 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.276 | 
     | \RX_DATA_reg[16] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.187 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \RX_DATA_reg[5] /CK 
Endpoint:   \RX_DATA_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.457
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.346
- Arrival Time                  4.696
= Slack Time                  2494.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.778 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.859 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.020 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.192 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.314 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.137 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.249 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.417 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.456 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.441 | 
     | U1146           | C0 ^ -> Y v | AOI222X1 | 0.424 | 0.148 |   3.938 | 2498.589 | 
     | FE_PHC100_n68   | A v -> Y v  | DLY4X1   | 0.114 | 0.757 |   4.696 | 2499.346 | 
     | \RX_DATA_reg[5] | D v         | DFFSXL   | 0.114 | 0.000 |   4.696 | 2499.346 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.607 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2494.454 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.279 | 
     | \RX_DATA_reg[5] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.458 | -2494.193 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \RX_DATA_reg[7] /CK 
Endpoint:   \RX_DATA_reg[7] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  4.697
= Slack Time                  2494.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.778 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.859 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.020 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.192 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.314 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.137 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.249 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.417 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.456 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.441 | 
     | U1144           | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.156 |   3.946 | 2498.597 | 
     | FE_PHC107_n72   | A v -> Y v  | DLY4X1   | 0.106 | 0.751 |   4.697 | 2499.347 | 
     | \RX_DATA_reg[7] | D v         | DFFSXL   | 0.106 | 0.000 |   4.697 | 2499.347 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.607 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.455 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.279 | 
     | \RX_DATA_reg[7] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2494.194 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \RX_DATA_reg[9] /CK 
Endpoint:   \RX_DATA_reg[9] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  4.696
= Slack Time                  2494.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.778 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.860 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.021 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.192 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.314 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.137 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.249 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.417 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.456 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.441 | 
     | U1142           | C0 ^ -> Y v | AOI222X1 | 0.426 | 0.152 |   3.942 | 2498.593 | 
     | FE_PHC111_n76   | A v -> Y v  | DLY4X1   | 0.110 | 0.754 |   4.696 | 2499.347 | 
     | \RX_DATA_reg[9] | D v         | DFFSXL   | 0.110 | 0.000 |   4.696 | 2499.347 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.607 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.455 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.280 | 
     | \RX_DATA_reg[9] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2494.194 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \RX_DATA_reg[0] /CK 
Endpoint:   \RX_DATA_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.354
- Arrival Time                  4.700
= Slack Time                  2494.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.781 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.862 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.023 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.195 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.317 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.140 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.251 | 
     | U877            | C v -> Y v  | OR3XL    | 0.088 | 0.250 |   2.847 | 2497.501 | 
     | U874            | A v -> Y ^  | INVX1    | 1.771 | 0.994 |   3.841 | 2498.495 | 
     | U1173           | B0 ^ -> Y v | AOI222X1 | 0.390 | 0.105 |   3.947 | 2498.600 | 
     | FE_PHC106_n14   | A v -> Y v  | DLY4X1   | 0.118 | 0.754 |   4.700 | 2499.354 | 
     | \RX_DATA_reg[0] | D v         | DFFSXL   | 0.118 | 0.000 |   4.700 | 2499.354 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.610 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2494.457 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.282 | 
     | \RX_DATA_reg[0] | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 | -2494.188 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \RX_DATA_reg[1] /CK 
Endpoint:   \RX_DATA_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.465
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.354
- Arrival Time                  4.686
= Slack Time                  2494.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.795 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.876 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.037 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.209 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.331 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.154 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.265 | 
     | U877            | C v -> Y v  | OR3XL    | 0.088 | 0.250 |   2.847 | 2497.515 | 
     | U874            | A v -> Y ^  | INVX1    | 1.771 | 0.994 |   3.841 | 2498.509 | 
     | U1162           | B0 ^ -> Y v | AOI222X1 | 0.381 | 0.094 |   3.935 | 2498.603 | 
     | FE_PHC102_n36   | A v -> Y v  | DLY4X1   | 0.118 | 0.751 |   4.686 | 2499.354 | 
     | \RX_DATA_reg[1] | D v         | DFFSXL   | 0.118 | 0.000 |   4.686 | 2499.354 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.624 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.471 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.296 | 
     | \RX_DATA_reg[1] | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 | -2494.202 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \ADDR_reg[3] /CK 
Endpoint:   \ADDR_reg[3] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.117
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.324
- Arrival Time                  4.643
= Slack Time                  2494.682
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.809 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.208 | 2494.890 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.369 | 2496.051 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.541 | 2496.223 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.374 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.766 | 2496.448 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.577 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.426 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.561 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.813 | 2498.495 | 
     | U789          | A1 ^ -> Y v | AOI22XL | 0.268 | 0.079 |   3.893 | 2498.574 | 
     | FE_PHC76_n523 | A v -> Y v  | DLY4X1  | 0.147 | 0.749 |   4.642 | 2499.324 | 
     | \ADDR_reg[3]  | D v         | DFFSXL  | 0.147 | 0.000 |   4.643 | 2499.324 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.638 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.485 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.310 | 
     | \ADDR_reg[3] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.240 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \RX_DATA_reg[11] /CK 
Endpoint:   \RX_DATA_reg[11] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  4.637
= Slack Time                  2494.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.838 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.919 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.080 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.252 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.373 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.196 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.308 | 
     | U877             | C v -> Y v  | OR3XL    | 0.088 | 0.250 |   2.847 | 2497.558 | 
     | U874             | A v -> Y ^  | INVX1    | 1.771 | 0.994 |   3.841 | 2498.552 | 
     | U1171            | B1 ^ -> Y v | AOI222X1 | 0.348 | 0.060 |   3.901 | 2498.612 | 
     | FE_PHC113_n18    | A v -> Y v  | DLY4X1   | 0.111 | 0.735 |   4.637 | 2499.347 | 
     | \RX_DATA_reg[11] | D v         | DFFSXL   | 0.111 | 0.000 |   4.637 | 2499.347 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.667 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.514 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.339 | 
     | \RX_DATA_reg[11] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.458 | -2494.253 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \ADDR_reg[0] /CK 
Endpoint:   \ADDR_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.328
- Arrival Time                  4.616
= Slack Time                  2494.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.839 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.920 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.081 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.253 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.404 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.478 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.607 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.456 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.591 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.525 | 
     | U787          | A1 ^ -> Y v | AOI22XL | 0.264 | 0.076 |   3.889 | 2498.600 | 
     | FE_PHC77_n526 | A v -> Y v  | DLY4X1  | 0.126 | 0.727 |   4.616 | 2499.327 | 
     | \ADDR_reg[0]  | D v         | DFFSXL  | 0.126 | 0.000 |   4.616 | 2499.328 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.667 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.515 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.340 | 
     | \ADDR_reg[0] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.270 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \ADDR_reg[7] /CK 
Endpoint:   \ADDR_reg[7] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.326
- Arrival Time                  4.613
= Slack Time                  2494.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.840 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.921 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.082 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.254 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.405 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.479 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.609 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.457 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.593 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.526 | 
     | U790          | A1 ^ -> Y v | AOI22XL | 0.252 | 0.066 |   3.880 | 2498.592 | 
     | FE_PHC68_n518 | A v -> Y v  | DLY4X1  | 0.135 | 0.734 |   4.613 | 2499.326 | 
     | \ADDR_reg[7]  | D v         | DFFSXL  | 0.135 | 0.000 |   4.613 | 2499.326 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.669 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.516 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.341 | 
     | \ADDR_reg[7] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.272 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \RX_DATA_reg[10] /CK 
Endpoint:   \RX_DATA_reg[10] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  4.630
= Slack Time                  2494.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.844 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.926 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.086 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.258 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.380 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.203 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.315 | 
     | U877             | C v -> Y v  | OR3XL    | 0.088 | 0.250 |   2.847 | 2497.564 | 
     | U874             | A v -> Y ^  | INVX1    | 1.771 | 0.994 |   3.841 | 2498.558 | 
     | U1172            | B1 ^ -> Y v | AOI222X1 | 0.346 | 0.057 |   3.898 | 2498.615 | 
     | FE_PHC46_n16     | A v -> Y v  | DLY4X1   | 0.108 | 0.732 |   4.630 | 2499.347 | 
     | \RX_DATA_reg[10] | D v         | DFFSXL   | 0.108 | 0.000 |   4.630 | 2499.347 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.673 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.521 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.345 | 
     | \RX_DATA_reg[10] | CK ^       | DFFSXL    | 0.230 | 0.085 |   0.457 | -2494.260 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \RX_DATA_reg[12] /CK 
Endpoint:   \RX_DATA_reg[12] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.457
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.344
- Arrival Time                  4.611
= Slack Time                  2494.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.860 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.941 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.102 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.274 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.395 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.218 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.330 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.499 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.538 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.522 | 
     | U1170            | B1 ^ -> Y v | AOI222X1 | 0.353 | 0.067 |   3.856 | 2498.589 | 
     | FE_PHC126_n20    | A v -> Y v  | DLY4X1   | 0.129 | 0.754 |   4.611 | 2499.344 | 
     | \RX_DATA_reg[12] | D v         | DFFSXL   | 0.129 | 0.000 |   4.611 | 2499.344 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.689 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.536 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.361 | 
     | \RX_DATA_reg[12] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2494.276 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \ADDR_reg[2] /CK 
Endpoint:   \ADDR_reg[2] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.596
= Slack Time                  2494.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.128 | 2494.861 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.943 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.104 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.275 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.693 | 2496.426 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.500 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.630 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.745 | 2497.478 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.614 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.548 | 
     | U791          | A1 ^ -> Y v | AOI22XL | 0.255 | 0.068 |   3.882 | 2498.615 | 
     | FE_PHC72_n524 | A v -> Y v  | DLY4X1  | 0.116 | 0.714 |   4.596 | 2499.330 | 
     | \ADDR_reg[2]  | D v         | DFFSXL  | 0.116 | 0.000 |   4.596 | 2499.330 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.690 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.537 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.362 | 
     | \ADDR_reg[2] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.292 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \ADDR_reg[4] /CK 
Endpoint:   \ADDR_reg[4] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.585
= Slack Time                  2494.744
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.128 | 2494.872 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.953 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.114 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.286 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.693 | 2496.437 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.511 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.641 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.745 | 2497.489 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.625 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.558 | 
     | U786          | A1 ^ -> Y v | AOI22XL | 0.246 | 0.060 |   3.874 | 2498.618 | 
     | FE_PHC75_n522 | A v -> Y v  | DLY4X1  | 0.115 | 0.711 |   4.585 | 2499.330 | 
     | \ADDR_reg[4]  | D v         | DFFSXL  | 0.115 | 0.000 |   4.585 | 2499.330 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.701 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.548 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.373 | 
     | \ADDR_reg[4] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.303 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
- Setup                         0.123
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.316
- Arrival Time                  4.566
= Slack Time                  2494.750
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.877 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.958 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.119 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.291 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.442 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.516 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.646 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.494 | 
     | U1043         | A ^ -> Y v  | NOR2X1  | 0.094 | 0.069 |   2.813 | 2497.563 | 
     | U885          | B0 v -> Y ^ | OAI21X1 | 2.180 | 0.831 |   3.644 | 2498.394 | 
     | U778          | A1 ^ -> Y v | AOI22XL | 0.440 | 0.089 |   3.733 | 2498.482 | 
     | FE_PHC84_n173 | A v -> Y v  | DLY4X1  | 0.184 | 0.833 |   4.565 | 2499.315 | 
     | \DATA_reg[20] | D v         | DFFSXL  | 0.184 | 0.001 |   4.566 | 2499.316 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |               |            |           |       |       |  Time   |   Time    | 
     |---------------+------------+-----------+-------+-------+---------+-----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.706 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.553 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.378 | 
     | \DATA_reg[20] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 | -2494.311 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \ADDR_reg[1] /CK 
Endpoint:   \ADDR_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.329
- Arrival Time                  4.578
= Slack Time                  2494.751
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.879 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.960 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.121 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.293 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.444 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.518 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.647 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.496 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.631 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.565 | 
     | U788          | A1 ^ -> Y v | AOI22XL | 0.240 | 0.055 |   3.868 | 2498.620 | 
     | FE_PHC71_n525 | A v -> Y v  | DLY4X1  | 0.115 | 0.710 |   4.578 | 2499.329 | 
     | \ADDR_reg[1]  | D v         | DFFSXL  | 0.115 | 0.000 |   4.578 | 2499.329 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.708 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.555 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.380 | 
     | \ADDR_reg[1] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.311 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \ADDR_reg[6] /CK 
Endpoint:   \ADDR_reg[6] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.329
- Arrival Time                  4.577
= Slack Time                  2494.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.880 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.961 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.122 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.294 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.445 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.519 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.649 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.497 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.633 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.566 | 
     | U792          | A1 ^ -> Y v | AOI22XL | 0.238 | 0.053 |   3.867 | 2498.620 | 
     | FE_PHC20_n520 | A v -> Y v  | DLY4X1  | 0.115 | 0.709 |   4.577 | 2499.329 | 
     | \ADDR_reg[6]  | D v         | DFFSXL  | 0.115 | 0.000 |   4.577 | 2499.329 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.709 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.556 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.381 | 
     | \ADDR_reg[6] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.312 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \ADDR_reg[5] /CK 
Endpoint:   \ADDR_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.441
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.575
= Slack Time                  2494.755
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.128 | 2494.882 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.964 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.125 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.296 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.693 | 2496.447 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.521 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.651 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.745 | 2497.499 | 
     | U918          | B ^ -> Y ^  | OR4X2   | 0.070 | 0.135 |   2.880 | 2497.635 | 
     | FE_PHC23_n808 | A ^ -> Y ^  | DLY4X1  | 0.373 | 0.934 |   3.814 | 2498.569 | 
     | U793          | A1 ^ -> Y v | AOI22XL | 0.239 | 0.054 |   3.868 | 2498.623 | 
     | FE_PHC63_n521 | A v -> Y v  | DLY4X1  | 0.113 | 0.707 |   4.575 | 2499.330 | 
     | \ADDR_reg[5]  | D v         | DFFSXL  | 0.113 | 0.000 |   4.575 | 2499.330 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.711 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.558 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.383 | 
     | \ADDR_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2494.314 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \RX_DATA_reg[3] /CK 
Endpoint:   \RX_DATA_reg[3] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.461
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  4.585
= Slack Time                  2494.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.891 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.209 | 2494.973 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.370 | 2496.134 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.542 | 2496.305 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.427 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.250 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.362 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.530 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.569 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.554 | 
     | U1148           | B1 ^ -> Y v | AOI222X1 | 0.345 | 0.056 |   3.846 | 2498.610 | 
     | FE_PHC129_n64   | A v -> Y v  | DLY4X1   | 0.116 | 0.740 |   4.585 | 2499.349 | 
     | \RX_DATA_reg[3] | D v         | DFFSXL   | 0.116 | 0.000 |   4.585 | 2499.349 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.720 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.568 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.392 | 
     | \RX_DATA_reg[3] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.461 | -2494.303 | 
     +--------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \RX_DATA_reg[2] /CK 
Endpoint:   \RX_DATA_reg[2] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.461
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  4.584
= Slack Time                  2494.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |             |          |       |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+-------+---------+----------| 
     |                 | DIN ^       |          | 0.077 |       |   0.127 | 2494.892 | 
     | FE_PHC162_DIN   | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.208 | 2494.974 | 
     | FE_PHC6_DIN     | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.369 | 2496.135 | 
     | U910            | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.541 | 2496.306 | 
     | U881            | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.428 | 
     | FE_PHC9_n969    | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.251 | 
     | U878            | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.597 | 2497.363 | 
     | U1141           | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.531 | 
     | U875            | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.570 | 
     | U784            | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.555 | 
     | U1151           | B1 ^ -> Y v | AOI222X1 | 0.345 | 0.055 |   3.845 | 2498.610 | 
     | FE_PHC128_n58   | A v -> Y v  | DLY4X1   | 0.116 | 0.739 |   4.584 | 2499.349 | 
     | \RX_DATA_reg[2] | D v         | DFFSXL   | 0.116 | 0.000 |   4.584 | 2499.349 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.722 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.569 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.394 | 
     | \RX_DATA_reg[2] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.461 | -2494.305 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \RX_DATA_reg[13] /CK 
Endpoint:   \RX_DATA_reg[13] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.350
- Arrival Time                  4.582
= Slack Time                  2494.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.077 |       |   0.127 | 2494.896 | 
     | FE_PHC162_DIN    | A ^ -> Y ^  | BUFXL    | 0.066 | 0.081 |   0.209 | 2494.977 | 
     | FE_PHC6_DIN      | A ^ -> Y ^  | DLY4X1   | 0.775 | 1.161 |   1.370 | 2496.138 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.266 | 0.172 |   1.542 | 2496.310 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.127 | 0.122 |   1.663 | 2496.431 | 
     | FE_PHC9_n969     | A ^ -> Y ^  | DLY4X1   | 0.193 | 0.823 |   2.486 | 2497.254 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.216 | 0.112 |   2.598 | 2497.366 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.220 | 0.168 |   2.766 | 2497.534 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.068 | 0.039 |   2.805 | 2497.573 | 
     | U784             | A v -> Y ^  | INVX1    | 1.763 | 0.985 |   3.790 | 2498.558 | 
     | U1169            | B1 ^ -> Y v | AOI222X1 | 0.347 | 0.062 |   3.852 | 2498.620 | 
     | FE_PHC109_n22    | A v -> Y v  | DLY4X1   | 0.106 | 0.730 |   4.582 | 2499.350 | 
     | \RX_DATA_reg[13] | D v         | DFFSXL   | 0.106 | 0.000 |   4.582 | 2499.350 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.724 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.572 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.396 | 
     | \RX_DATA_reg[13] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2494.308 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.440
- Setup                         0.121
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.320
- Arrival Time                  4.547
= Slack Time                  2494.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.899 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.208 | 2494.981 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.369 | 2496.142 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.541 | 2496.313 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.464 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.766 | 2496.539 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.668 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.516 | 
     | U1043         | A ^ -> Y v  | NOR2X1  | 0.094 | 0.069 |   2.813 | 2497.585 | 
     | U885          | B0 v -> Y ^ | OAI21X1 | 2.180 | 0.831 |   3.644 | 2498.416 | 
     | U750          | A1 ^ -> Y v | AOI22XL | 0.437 | 0.085 |   3.729 | 2498.501 | 
     | FE_PHC83_n158 | A v -> Y v  | DLY4X1  | 0.171 | 0.818 |   4.547 | 2499.319 | 
     | \DATA_reg[5]  | D v         | DFFSXL  | 0.171 | 0.001 |   4.547 | 2499.320 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.729 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.576 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.401 | 
     | \DATA_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.440 | -2494.332 | 
     +-----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \DATA_reg[8] /CK 
Endpoint:   \DATA_reg[8] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.438
- Setup                         0.120
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.319
- Arrival Time                  4.529
= Slack Time                  2494.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.127
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |             |         |       |       |  Time   |   Time   | 
     |---------------+-------------+---------+-------+-------+---------+----------| 
     |               | DIN ^       |         | 0.077 |       |   0.127 | 2494.917 | 
     | FE_PHC162_DIN | A ^ -> Y ^  | BUFXL   | 0.066 | 0.081 |   0.209 | 2494.999 | 
     | FE_PHC6_DIN   | A ^ -> Y ^  | DLY4X1  | 0.775 | 1.161 |   1.370 | 2496.159 | 
     | U910          | A ^ -> Y v  | INVX1   | 0.266 | 0.172 |   1.542 | 2496.331 | 
     | U958          | C v -> Y ^  | NAND3X1 | 0.150 | 0.151 |   1.692 | 2496.482 | 
     | U959          | B0 ^ -> Y v | OAI21XL | 0.094 | 0.074 |   1.767 | 2496.556 | 
     | U960          | A1 v -> Y ^ | AOI21X1 | 0.148 | 0.130 |   1.896 | 2496.686 | 
     | FE_PHC13_n875 | A ^ -> Y ^  | DLY4X1  | 0.227 | 0.848 |   2.744 | 2497.534 | 
     | U1043         | A ^ -> Y v  | NOR2X1  | 0.094 | 0.069 |   2.813 | 2497.603 | 
     | U885          | B0 v -> Y ^ | OAI21X1 | 2.180 | 0.831 |   3.644 | 2498.434 | 
     | U749          | A1 ^ -> Y v | AOI22XL | 0.427 | 0.072 |   3.717 | 2498.506 | 
     | FE_PHC73_n161 | A v -> Y v  | DLY4X1  | 0.167 | 0.812 |   4.528 | 2499.318 | 
     | \DATA_reg[8]  | D v         | DFFSXL  | 0.167 | 0.001 |   4.529 | 2499.319 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.746 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.594 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.418 | 
     | \DATA_reg[8] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 | -2494.351 | 
     +-----------------------------------------------------------------------------+ 

