// Seed: 2252263741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1 - id_4#(.id_4(1));
  assign id_1 = id_2;
  assign module_1.type_4 = 0;
  always @(posedge 1'b0) id_1 -= id_1;
endmodule
module module_1 (
    output uwire id_0
    , id_8,
    output tri0  id_1,
    input  tri1  id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  tri1  id_6
);
  assign id_3 = 1;
  assign id_0 = id_2;
  id_9(
      .id_0(id_1), .id_1(1'd0), .id_2(1 < id_3), .id_3(id_5++)
  );
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
