// Seed: 1839448714
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2
    , id_9,
    output tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input uwire id_7
);
  logic id_10 = -1 - id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd42,
    parameter id_13 = 32'd50,
    parameter id_2  = 32'd42
) (
    input wand id_0,
    output tri1 id_1,
    input wand _id_2,
    output wand id_3,
    output supply1 id_4,
    output wor id_5,
    input uwire id_6,
    output wire id_7
    , id_9
);
  wire id_10 = id_10;
  tri [(  -1  )  ===  -1 : 1] _id_11 = 1;
  assign id_9 = id_10;
  wire [id_2 : 1 'h0] id_12 = -1 === -1'h0 == -1;
  wire _id_13 = id_10;
  supply0 [id_13 : id_11] id_14 = -1;
  assign id_5 = id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_7,
      id_7,
      id_1,
      id_7,
      id_0
  );
  assign modCall_1.id_6 = 0;
  tri1 id_15 = 1;
endmodule
