// Seed: 1049212558
module module_0;
  if (id_1) logic [7:0] id_2;
  else wire id_3;
  always if (id_2[1]);
  wor id_4 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0();
  always
    if (1) begin
      id_1 <= id_2 >> 1;
      assert (id_5);
    end
  id_6(
      .id_0(id_3[~(~""&1)]),
      .id_1(id_4 ? {1'b0{1}} : 1),
      .id_2(id_2),
      .id_3(id_5 / 1'd0),
      .id_4(id_3)
  );
endmodule
