// Seed: 1116712721
module module_0;
  wire id_1 = -1'h0;
  assign module_2.id_1 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    inout tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    input tri0 id_8,
    input tri0 id_9
    , id_13,
    output wand id_10,
    input tri id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_2 = -1;
  wire id_7;
  module_0 modCall_1 ();
  assign id_2 = id_4;
  wire [-1  ==  1 : 1] id_8;
endmodule
