\subsection{tb\+\_\+behave Architecture Reference}
\label{classpulse__gen__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=181pt]{d5/d53/classpulse__gen__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00000002 \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf pulse\+\_\+gen\+\_\+dut0}  {\bfseries entity pulse\+\_\+gen}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classpulse__gen__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 39} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classpulse__gen__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 33} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classpulse__gen__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 45} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpulse__gen__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 28} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classpulse__gen__tb_1_1tb__behave_ad03d90619a1930e0f5daa16a616edd90}


Definition at line {\bf 23} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpulse__gen__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 28} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classpulse__gen__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 24} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+wait\+\_\+cycles@{dut0\+\_\+wait\+\_\+cycles}}
\index{dut0\+\_\+wait\+\_\+cycles@{dut0\+\_\+wait\+\_\+cycles}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+wait\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00000002 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classpulse__gen__tb_1_1tb__behave_adeaebd09ccc1b3c96971e8c4323835aa}


Definition at line {\bf 25} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!pulse\+\_\+gen\+\_\+dut0@{pulse\+\_\+gen\+\_\+dut0}}
\index{pulse\+\_\+gen\+\_\+dut0@{pulse\+\_\+gen\+\_\+dut0}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pulse\+\_\+gen\+\_\+dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse\+\_\+gen\+\_\+dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pulse\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpulse__gen__tb_1_1tb__behave_abe75e2dff8627cb151541509f93239c0}


Definition at line {\bf 59} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.

\index{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave@{pulse\+\_\+gen\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpulse__gen__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 29} of file {\bf pulse\+\_\+gen\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/pulse\+\_\+gen/sim/{\bf pulse\+\_\+gen\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
