# CY_CKIT_TEST
# 2025-12-02 07:44:02Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "\ADC_SAR_1:Bypass(0)\" iocell 0 2
set_io "IN_B2(0)" iocell 1 6
set_io "ADC1_input(0)" iocell 6 5
set_io "IN_A2(0)" iocell 1 7
set_io "PWM2_output_1(0)" iocell 2 1
set_io "PWM1_output_1(0)" iocell 4 0
set_io "IN_A1(0)" iocell 4 2
set_io "IN_B1(0)" iocell 4 1
set_io "PWM2_output_2(0)" iocell 4 4
set_io "PWM1_output_2(0)" iocell 5 0
set_io "IN_A2_1(0)" iocell 4 6
set_io "IN_B2_1(0)" iocell 4 7
set_io "IN_A1_1(0)" iocell 5 1
set_io "IN_B1_1(0)" iocell 5 2
set_io "Rx_1(0)" iocell 6 0
set_location "\PWM_BACK:PWMUDB:status_2\" 2 5 0 1
set_location "\PWM_FRONT:PWMUDB:status_2\" 0 3 0 3
set_location "\UART_1:BUART:counter_load_not\" 0 4 1 1
set_location "\UART_1:BUART:tx_status_0\" 1 4 1 0
set_location "\UART_1:BUART:tx_status_2\" 1 4 1 3
set_location "\UART_1:BUART:rx_counter_load\" 0 5 0 3
set_location "\UART_1:BUART:rx_postpoll\" 1 5 0 1
set_location "\UART_1:BUART:rx_status_4\" 2 5 0 2
set_location "\UART_1:BUART:rx_status_5\" 1 3 0 3
set_location "\PWM_BACK:PWMUDB:genblk1:ctrlreg\" 3 5 6
set_location "\PWM_BACK:PWMUDB:genblk8:stsreg\" 3 5 4
set_location "\PWM_BACK:PWMUDB:sP8:pwmdp:u0\" 3 5 2
set_location "\ADC_SAR_1:IRQ\" interrupt -1 -1 0
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 1
set_location "\PWM_FRONT:PWMUDB:genblk1:ctrlreg\" 0 3 6
set_location "\PWM_FRONT:PWMUDB:genblk8:stsreg\" 0 3 4
set_location "\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\" 0 3 2
set_location "\UART_1:BUART:sTX:TxShifter:u0\" 1 4 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" 0 4 2
set_location "\UART_1:BUART:sTX:TxSts\" 1 4 4
set_location "\UART_1:BUART:sRX:RxShifter:u0\" 1 5 2
set_location "\UART_1:BUART:sRX:RxBitCounter\" 1 5 7
set_location "\UART_1:BUART:sRX:RxSts\" 2 5 4
set_location "inter_uart" interrupt -1 -1 1
set_location "\PWM_BACK:PWMUDB:runmode_enable\" 3 5 0 1
set_location "\PWM_BACK:PWMUDB:prevCompare1\" 3 5 0 0
set_location "\PWM_BACK:PWMUDB:prevCompare2\" 2 5 1 2
set_location "\PWM_BACK:PWMUDB:status_0\" 3 5 1 1
set_location "\PWM_BACK:PWMUDB:status_1\" 3 5 1 3
set_location "Net_693" 2 5 1 1
set_location "Net_747" 3 5 0 3
set_location "\PWM_FRONT:PWMUDB:runmode_enable\" 0 3 1 3
set_location "\PWM_FRONT:PWMUDB:prevCompare1\" 0 3 1 1
set_location "\PWM_FRONT:PWMUDB:prevCompare2\" 0 3 0 1
set_location "\PWM_FRONT:PWMUDB:status_0\" 0 3 1 2
set_location "\PWM_FRONT:PWMUDB:status_1\" 0 3 0 2
set_location "Net_766" 0 3 1 0
set_location "Net_767" 0 3 0 0
set_location "\UART_1:BUART:txn\" 1 3 1 0
set_location "\UART_1:BUART:tx_state_1\" 1 3 1 1
set_location "\UART_1:BUART:tx_state_0\" 1 3 0 0
set_location "\UART_1:BUART:tx_state_2\" 0 4 0 0
set_location "\UART_1:BUART:tx_bitclk\" 1 3 0 1
set_location "\UART_1:BUART:tx_ctrl_mark_last\" 0 5 0 2
set_location "\UART_1:BUART:rx_state_0\" 1 5 0 0
set_location "\UART_1:BUART:rx_load_fifo\" 1 5 1 1
set_location "\UART_1:BUART:rx_state_3\" 1 5 0 2
set_location "\UART_1:BUART:rx_state_2\" 1 5 1 0
set_location "\UART_1:BUART:rx_bitclk_enable\" 1 4 1 2
set_location "\UART_1:BUART:rx_state_stop1_reg\" 1 4 0 1
set_location "\UART_1:BUART:pollcount_1\" 1 4 0 0
set_location "\UART_1:BUART:pollcount_0\" 1 4 0 2
set_location "\UART_1:BUART:rx_status_3\" 1 5 1 2
set_location "\UART_1:BUART:rx_last\" 1 5 0 3
