
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -239.56

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.26    1.26   library removal time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.88    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    6.06    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.93    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   27.74    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   32.60    0.07    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   28.56    0.06    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   34.22    0.08    0.11    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.08    0.00    0.44 ^ _18317_/A (BUF_X1)
    10   45.73    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.59 ^ _18441_/A (AOI221_X1)
     1    2.38    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.74    0.03    0.06    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.81    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   38.17    0.18    0.22    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.58    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   22.28    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.98    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.66    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    4.69    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.97    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.10    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.92    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.68    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.71    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.32    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   13.25    0.04    0.06    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.67    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.43    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.76    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    5.43    0.04    0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.28 ^ _23971_/B (MUX2_X1)
     2    6.88    0.02    0.06    2.34 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 ^ _23972_/B2 (AOI221_X2)
     1    6.99    0.03    0.03    2.37 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.37 v _23981_/A1 (NOR4_X2)
     4   10.52    0.07    0.09    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.46 ^ _23982_/A (BUF_X2)
    10   19.60    0.02    0.05    2.51 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.51 ^ _24464_/B2 (OAI21_X1)
     1    1.34    0.01    0.02    2.53 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
     1    1.93    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[3] (net)
                  0.01    0.00    0.09 ^ _16533_/A (BUF_X2)
     9   27.74    0.03    0.05    0.14 ^ _16533_/Z (BUF_X2)
                                         _10717_ (net)
                  0.03    0.00    0.14 ^ _16562_/A (BUF_X1)
    10   32.60    0.07    0.10    0.24 ^ _16562_/Z (BUF_X1)
                                         _10746_ (net)
                  0.07    0.00    0.24 ^ _16563_/A (BUF_X1)
    10   28.56    0.06    0.10    0.34 ^ _16563_/Z (BUF_X1)
                                         _10747_ (net)
                  0.06    0.00    0.34 ^ _16574_/A (BUF_X1)
    10   34.22    0.08    0.11    0.44 ^ _16574_/Z (BUF_X1)
                                         _10758_ (net)
                  0.08    0.00    0.44 ^ _18317_/A (BUF_X1)
    10   45.73    0.10    0.13    0.58 ^ _18317_/Z (BUF_X1)
                                         _12432_ (net)
                  0.10    0.01    0.59 ^ _18441_/A (AOI221_X1)
     1    2.38    0.03    0.02    0.61 v _18441_/ZN (AOI221_X1)
                                         _12550_ (net)
                  0.03    0.00    0.61 v _18442_/A3 (NOR3_X1)
     1    1.74    0.03    0.06    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.81    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   38.17    0.18    0.22    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.18    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.58    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   22.28    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.98    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.66    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    4.69    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.97    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.10    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    1.92    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.12    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.68    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.71    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.32    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.25    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   13.25    0.04    0.06    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.06 ^ _23908_/A3 (AND4_X1)
     2    3.67    0.02    0.07    2.13 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.13 ^ _23966_/A1 (NOR2_X1)
     1    3.43    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.76    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    5.43    0.04    0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.04    0.00    2.28 ^ _23971_/B (MUX2_X1)
     2    6.88    0.02    0.06    2.34 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 ^ _23972_/B2 (AOI221_X2)
     1    6.99    0.03    0.03    2.37 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.37 v _23981_/A1 (NOR4_X2)
     4   10.52    0.07    0.09    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.46 ^ _23982_/A (BUF_X2)
    10   19.60    0.02    0.05    2.51 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.51 ^ _24464_/B2 (OAI21_X1)
     1    1.34    0.01    0.02    2.53 v _24464_/ZN (OAI21_X1)
                                         _01523_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   43.06  -17.73 (VIOLATED)
_20440_/ZN                             10.47   28.08  -17.61 (VIOLATED)
_22176_/ZN                             23.23   39.20  -15.97 (VIOLATED)
_27512_/ZN                             23.23   38.43  -15.19 (VIOLATED)
_22217_/ZN                             23.23   37.89  -14.66 (VIOLATED)
_22344_/ZN                             23.23   37.17  -13.94 (VIOLATED)
_22284_/ZN                             23.23   36.97  -13.74 (VIOLATED)
_20328_/ZN                             16.02   29.61  -13.59 (VIOLATED)
_19731_/ZN                             26.02   39.08  -13.06 (VIOLATED)
_22089_/ZN                             23.23   36.12  -12.89 (VIOLATED)
_20318_/Z                              25.33   38.18  -12.85 (VIOLATED)
_18471_/ZN                             25.33   38.17  -12.84 (VIOLATED)
_18303_/ZN                             25.33   37.91  -12.58 (VIOLATED)
_22073_/ZN                             23.23   35.51  -12.27 (VIOLATED)
_18358_/ZN                             25.33   37.34  -12.01 (VIOLATED)
_24776_/ZN                             16.02   27.98  -11.96 (VIOLATED)
_19183_/ZN                             26.70   38.53  -11.82 (VIOLATED)
_20319_/Z                              25.33   36.95  -11.62 (VIOLATED)
_22133_/ZN                             23.23   34.82  -11.59 (VIOLATED)
_27504_/ZN                             23.23   34.68  -11.45 (VIOLATED)
_19553_/ZN                             26.02   37.21  -11.20 (VIOLATED)
_19924_/ZN                             25.33   35.99  -10.66 (VIOLATED)
_18977_/ZN                             26.02   36.31  -10.29 (VIOLATED)
_18028_/ZN                             26.02   36.28  -10.27 (VIOLATED)
_27522_/ZN                             23.23   33.20   -9.97 (VIOLATED)
_18429_/ZN                             26.02   35.97   -9.95 (VIOLATED)
_19370_/ZN                             26.02   35.86   -9.84 (VIOLATED)
_22052_/ZN                             23.23   31.93   -8.70 (VIOLATED)
_20890_/ZN                             16.02   24.28   -8.26 (VIOLATED)
_19863_/ZN                             25.33   33.58   -8.25 (VIOLATED)
_18417_/ZN                             26.02   34.00   -7.98 (VIOLATED)
_22911_/ZN                             10.47   18.32   -7.85 (VIOLATED)
_22363_/ZN                             26.05   33.90   -7.85 (VIOLATED)
_18055_/ZN                             28.99   36.83   -7.84 (VIOLATED)
_18215_/ZN                             26.02   33.70   -7.68 (VIOLATED)
_19965_/ZN                             25.33   32.70   -7.37 (VIOLATED)
_18225_/ZN                             26.02   33.30   -7.28 (VIOLATED)
_25831_/ZN                             10.47   16.80   -6.33 (VIOLATED)
_20147_/ZN                             10.47   16.69   -6.22 (VIOLATED)
_19781_/ZN                             25.33   30.55   -5.22 (VIOLATED)
_19681_/ZN                             25.33   30.39   -5.06 (VIOLATED)
_23322_/ZN                             10.47   15.52   -5.05 (VIOLATED)
_22831_/ZN                             10.47   15.40   -4.93 (VIOLATED)
_18615_/ZN                             28.99   33.53   -4.53 (VIOLATED)
_22301_/ZN                             10.47   14.92   -4.45 (VIOLATED)
_20352_/ZN                             16.02   20.19   -4.17 (VIOLATED)
_17534_/ZN                             13.81   17.96   -4.15 (VIOLATED)
_23513_/ZN                             13.81   17.89   -4.08 (VIOLATED)
_22868_/ZN                             10.47   14.50   -4.03 (VIOLATED)
_19384_/ZN                             26.70   30.71   -4.01 (VIOLATED)
_27336_/ZN                             25.33   29.21   -3.88 (VIOLATED)
_17229_/ZN                             16.02   19.21   -3.18 (VIOLATED)
_22360_/ZN                             10.47   13.37   -2.90 (VIOLATED)
_18603_/ZN                             26.02   28.89   -2.87 (VIOLATED)
_17872_/ZN                             25.33   28.08   -2.75 (VIOLATED)
_23367_/ZN                             16.02   18.40   -2.38 (VIOLATED)
_21844_/ZN                             10.47   12.47   -2.00 (VIOLATED)
_19421_/ZN                             25.33   26.93   -1.60 (VIOLATED)
_22195_/ZN                             16.02   17.45   -1.43 (VIOLATED)
_20148_/ZN                             10.47   11.71   -1.24 (VIOLATED)
_21836_/ZN                             10.47   11.34   -0.87 (VIOLATED)
_17917_/ZN                             25.33   25.78   -0.45 (VIOLATED)
_26308_/ZN                             10.47   10.72   -0.25 (VIOLATED)
_17829_/ZN                             26.05   26.08   -0.03 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08235165476799011

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4148

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.73419952392578

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7001

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1198

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1432

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[23]$_DFFE_PN_/Q (DFF_X1)
   0.05    0.14 ^ _16533_/Z (BUF_X2)
   0.10    0.24 ^ _16562_/Z (BUF_X1)
   0.10    0.34 ^ _16563_/Z (BUF_X1)
   0.11    0.44 ^ _16574_/Z (BUF_X1)
   0.14    0.58 ^ _18317_/Z (BUF_X1)
   0.04    0.61 v _18441_/ZN (AOI221_X1)
   0.06    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.69 v _18453_/ZN (NOR3_X1)
   0.22    0.90 ^ _18471_/ZN (AOI21_X1)
   0.11    1.02 ^ _20600_/Z (MUX2_X1)
   0.08    1.10 ^ _20998_/Z (BUF_X1)
   0.03    1.12 v _21067_/ZN (NAND2_X1)
   0.13    1.25 ^ _30197_/S (FA_X1)
   0.09    1.34 v _30199_/S (FA_X1)
   0.13    1.47 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.77 v _30212_/S (FA_X1)
   0.02    1.79 ^ _21502_/ZN (INV_X1)
   0.04    1.84 ^ _30538_/S (HA_X1)
   0.04    1.88 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.98 ^ _23633_/ZN (NOR3_X1)
   0.02    2.00 v _23682_/ZN (NOR2_X1)
   0.06    2.05 ^ _23683_/ZN (AOI21_X2)
   0.07    2.13 ^ _23908_/ZN (AND4_X1)
   0.01    2.14 v _23966_/ZN (NOR2_X1)
   0.08    2.22 ^ _23969_/ZN (AOI221_X2)
   0.06    2.28 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.34 ^ _23971_/Z (MUX2_X1)
   0.03    2.37 v _23972_/ZN (AOI221_X2)
   0.09    2.46 ^ _23981_/ZN (NOR4_X2)
   0.05    2.51 ^ _23982_/Z (BUF_X2)
   0.02    2.53 v _24464_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5310

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3725

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.717503

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.28e-02  16.3%
Combinational          2.99e-02   3.50e-02   4.29e-04   6.54e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.68e-02   5.85e-04   7.85e-02 100.0%
                          52.3%      46.9%       0.7%
