ENABLE_ADVANCED_DRIVER_MODEL,VAR_0
ENABLE_L1_TLB,VAR_1
ENABLE_L2_CACHE,VAR_2
MC_VM_MX_L1_TLB_CNTL,VAR_3
MMHUB,VAR_4
REG_SET_FIELD,FUNC_0
RREG32_SOC15,FUNC_1
VM_L2_CNTL,VAR_5
WREG32_SOC15,FUNC_2
WREG32_SOC15_OFFSET,FUNC_3
amdgpu_sriov_vf,FUNC_4
mmMC_VM_MX_L1_TLB_CNTL,VAR_6
mmVM_CONTEXT0_CNTL,VAR_7
mmVM_L2_CNTL,VAR_8
mmVM_L2_CNTL3,VAR_9
mmhub_v1_0_gart_disable,FUNC_5
adev,VAR_10
tmp,VAR_11
i,VAR_12
