#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14a6aab10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14a6accd0 .scope module, "tb_lenet5" "tb_lenet5" 3 15;
 .timescale -9 -12;
P_0x14a6ad0b0 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x14a6ad0f0 .param/l "OP_HALT" 1 3 72, C4<11111111>;
P_0x14a6ad130 .param/l "OP_SYNC" 1 3 71, C4<00000100>;
P_0x14a6ad170 .param/l "OP_TENSOR" 1 3 69, C4<00000001>;
P_0x14a6ad1b0 .param/l "OP_VECTOR" 1 3 70, C4<00000010>;
P_0x14a6ad1f0 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x14a6ad230 .param/l "SYNC_MXU" 1 3 78, C4<00000001>;
P_0x14a6ad270 .param/l "SYNC_VPU" 1 3 79, C4<00000010>;
P_0x14a6ad2b0 .param/l "VOP_ADD" 1 3 73, C4<00000001>;
P_0x14a6ad2f0 .param/l "VOP_LOAD" 1 3 76, C4<00110000>;
P_0x14a6ad330 .param/l "VOP_MAX" 1 3 75, C4<00100001>;
P_0x14a6ad370 .param/l "VOP_RELU" 1 3 74, C4<00010000>;
P_0x14a6ad3b0 .param/l "VOP_STORE" 1 3 77, C4<00110001>;
v0x600002d92c70_0 .net "axi_araddr", 39 0, L_0x6000034ce840;  1 drivers
v0x600002d92d00_0 .net "axi_arlen", 7 0, L_0x6000034ce8b0;  1 drivers
v0x600002d92d90_0 .var "axi_arready", 0 0;
v0x600002d92e20_0 .net "axi_arvalid", 0 0, L_0x6000034ce990;  1 drivers
v0x600002d92eb0_0 .net "axi_awaddr", 39 0, L_0x6000034ce5a0;  1 drivers
v0x600002d92f40_0 .net "axi_awlen", 7 0, L_0x6000034ce610;  1 drivers
v0x600002d92fd0_0 .var "axi_awready", 0 0;
v0x600002d93060_0 .net "axi_awvalid", 0 0, L_0x6000034ce680;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002d930f0_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x600002d93180_0 .var "axi_bresp", 1 0;
v0x600002d93210_0 .var "axi_bvalid", 0 0;
v0x600002d932a0_0 .var "axi_rdata", 255 0;
v0x600002d93330_0 .var "axi_rlast", 0 0;
v0x600002d933c0_0 .net "axi_rready", 0 0, L_0x6000034cea00;  1 drivers
v0x600002d93450_0 .var "axi_rvalid", 0 0;
v0x600002d934e0_0 .net "axi_wdata", 255 0, L_0x6000034ce6f0;  1 drivers
v0x600002d93570_0 .net "axi_wlast", 0 0, L_0x6000034ce760;  1 drivers
v0x600002d93600_0 .var "axi_wready", 0 0;
v0x600002d93690_0 .net "axi_wvalid", 0 0, L_0x6000034ce7d0;  1 drivers
v0x600002d93720_0 .var "clk", 0 0;
v0x600002d937b0_0 .var/i "errors", 31 0;
v0x600002d93840_0 .var "global_sync_in", 0 0;
v0x600002d938d0_0 .var/i "i", 31 0;
v0x600002d93960_0 .var "noc_rx_addr", 19 0;
v0x600002d939f0_0 .var "noc_rx_data", 255 0;
v0x600002d93a80_0 .var "noc_rx_is_instr", 0 0;
v0x600002d93b10_0 .net "noc_rx_ready", 0 0, L_0x600002edae40;  1 drivers
v0x600002d93ba0_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002d93c30_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002d93cc0_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x600002d93d50_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002d93de0_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x600002d93e70_0 .var "rst_n", 0 0;
v0x600002d93f00_0 .var "sync_grant", 0 0;
v0x600002d9c000_0 .net "sync_request", 0 0, L_0x6000034c2760;  1 drivers
v0x600002d9c090_0 .net "tpc_busy", 0 0, L_0x6000034c2920;  1 drivers
v0x600002d9c120_0 .net "tpc_done", 0 0, L_0x6000034c27d0;  1 drivers
v0x600002d9c1b0_0 .net "tpc_error", 0 0, L_0x6000034c26f0;  1 drivers
v0x600002d9c240_0 .var "tpc_start", 0 0;
v0x600002d9c2d0_0 .var "tpc_start_pc", 19 0;
v0x600002d9c360_0 .var/s "val", 31 0;
E_0x600000a887c0 .event negedge, v0x600002df4090_0;
S_0x14a69ced0 .scope module, "dut" "tensor_processing_cluster" 3 53, 4 15 0, S_0x14a6accd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14a810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14a810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14a810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14a810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14a810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14a810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14a810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14a810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14a810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14a810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14a810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14a810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14a810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000001000000000>;
P_0x14a810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14a810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14a810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14a811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000034c36b0 .functor BUFZ 1, v0x600002d903f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034cdea0 .functor OR 1, L_0x600002edfca0, L_0x600002edfe80, C4<0>, C4<0>;
L_0x6000034cdf10 .functor AND 1, L_0x6000034cde30, L_0x6000034cdea0, C4<1>, C4<1>;
L_0x6000034cdf80 .functor BUFZ 1, v0x600002d91440_0, C4<0>, C4<0>, C4<0>;
L_0x6000034cdff0 .functor BUFZ 1, v0x600002d90f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000034cebc0 .functor AND 1, v0x600002d93ba0_0, L_0x600002edae40, C4<1>, C4<1>;
L_0x6000034cec30 .functor AND 1, L_0x6000034cebc0, L_0x600002edaee0, C4<1>, C4<1>;
v0x600002d96370_0 .net *"_ivl_24", 19 0, L_0x600002edf5c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002d96400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x600002d96490_0 .net *"_ivl_28", 19 0, L_0x600002edf660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002d96520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002d965b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x600002d96640_0 .net *"_ivl_38", 19 0, L_0x600002edf840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002d966d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x600002d96760_0 .net *"_ivl_42", 19 0, L_0x600002edf8e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002d967f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002d96880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x600002d96910_0 .net *"_ivl_52", 19 0, L_0x600002edfac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002d969a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x600002d96a30_0 .net *"_ivl_56", 19 0, L_0x600002edfb60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002d96ac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002d96b50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x600002d96be0_0 .net *"_ivl_65", 127 0, L_0x600002edfd40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002d96c70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x600002d96d00_0 .net *"_ivl_70", 0 0, L_0x600002edfca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002d96d90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x600002d96e20_0 .net *"_ivl_74", 0 0, L_0x600002edfe80;  1 drivers
v0x600002d96eb0_0 .net *"_ivl_77", 0 0, L_0x6000034cdea0;  1 drivers
v0x600002d96f40_0 .net *"_ivl_87", 0 0, L_0x6000034cebc0;  1 drivers
v0x600002d96fd0_0 .net *"_ivl_89", 0 0, L_0x600002edaee0;  1 drivers
v0x600002d97060_0 .var "act_data_d", 31 0;
v0x600002d970f0_0 .var "act_valid_d", 0 0;
v0x600002d97180_0 .var "act_valid_d2", 0 0;
v0x600002d97210_0 .net "axi_araddr", 39 0, L_0x6000034ce840;  alias, 1 drivers
v0x600002d972a0_0 .net "axi_arlen", 7 0, L_0x6000034ce8b0;  alias, 1 drivers
v0x600002d97330_0 .net "axi_arready", 0 0, v0x600002d92d90_0;  1 drivers
v0x600002d973c0_0 .net "axi_arvalid", 0 0, L_0x6000034ce990;  alias, 1 drivers
v0x600002d97450_0 .net "axi_awaddr", 39 0, L_0x6000034ce5a0;  alias, 1 drivers
v0x600002d974e0_0 .net "axi_awlen", 7 0, L_0x6000034ce610;  alias, 1 drivers
v0x600002d97570_0 .net "axi_awready", 0 0, v0x600002d92fd0_0;  1 drivers
v0x600002d97600_0 .net "axi_awvalid", 0 0, L_0x6000034ce680;  alias, 1 drivers
v0x600002d97690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600002d97720_0 .net "axi_bresp", 1 0, v0x600002d93180_0;  1 drivers
v0x600002d977b0_0 .net "axi_bvalid", 0 0, v0x600002d93210_0;  1 drivers
v0x600002d97840_0 .net "axi_rdata", 255 0, v0x600002d932a0_0;  1 drivers
v0x600002d978d0_0 .net "axi_rlast", 0 0, v0x600002d93330_0;  1 drivers
v0x600002d97960_0 .net "axi_rready", 0 0, L_0x6000034cea00;  alias, 1 drivers
v0x600002d979f0_0 .net "axi_rvalid", 0 0, v0x600002d93450_0;  1 drivers
v0x600002d97a80_0 .net "axi_wdata", 255 0, L_0x6000034ce6f0;  alias, 1 drivers
v0x600002d97b10_0 .net "axi_wlast", 0 0, L_0x6000034ce760;  alias, 1 drivers
v0x600002d97ba0_0 .net "axi_wready", 0 0, v0x600002d93600_0;  1 drivers
v0x600002d97c30_0 .net "axi_wvalid", 0 0, L_0x6000034ce7d0;  alias, 1 drivers
v0x600002d97cc0_0 .net "clk", 0 0, v0x600002d93720_0;  1 drivers
v0x600002d97d50_0 .net "dma_lcp_done", 0 0, L_0x6000034ce370;  1 drivers
v0x600002d97de0_0 .net "dma_lcp_ready", 0 0, L_0x600002ed9f40;  1 drivers
v0x600002d97e70_0 .net "dma_sram_addr", 19 0, v0x600002df4e10_0;  1 drivers
v0x600002d97f00_0 .net "dma_sram_rdata", 255 0, L_0x6000034ceb50;  1 drivers
v0x600002d90000_0 .net "dma_sram_re", 0 0, L_0x6000034ce530;  1 drivers
v0x600002d90090_0 .net "dma_sram_ready", 0 0, L_0x600002edada0;  1 drivers
v0x600002d90120_0 .net "dma_sram_wdata", 255 0, L_0x6000034ce450;  1 drivers
v0x600002d901b0_0 .net "dma_sram_we", 0 0, L_0x6000034ce4c0;  1 drivers
v0x600002d90240_0 .net "global_sync_in", 0 0, v0x600002d93840_0;  1 drivers
v0x600002d902d0 .array "instr_mem", 4095 0, 127 0;
v0x600002d90360_0 .var "instr_rdata_reg", 127 0;
v0x600002d903f0_0 .var "instr_valid_reg", 0 0;
v0x600002d90480_0 .net "lcp_dma_cmd", 127 0, v0x600002df6910_0;  1 drivers
v0x600002d90510_0 .net "lcp_dma_valid", 0 0, L_0x6000034c2a00;  1 drivers
v0x600002d905a0_0 .net "lcp_imem_addr", 19 0, L_0x6000034c3480;  1 drivers
v0x600002d90630_0 .net "lcp_imem_data", 127 0, v0x600002d90360_0;  1 drivers
v0x600002d906c0_0 .net "lcp_imem_re", 0 0, L_0x6000034c34f0;  1 drivers
v0x600002d90750_0 .net "lcp_imem_valid", 0 0, L_0x6000034c36b0;  1 drivers
v0x600002d907e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002df7600_0;  1 drivers
v0x600002d90870_0 .net "lcp_mxu_valid", 0 0, L_0x6000034c2ca0;  1 drivers
v0x600002d90900_0 .net "lcp_vpu_cmd", 127 0, v0x600002df0240_0;  1 drivers
v0x600002d90990_0 .net "lcp_vpu_valid", 0 0, L_0x6000034c2ae0;  1 drivers
v0x600002d90a20_0 .net "mxu_a_addr", 19 0, L_0x600002edf980;  1 drivers
v0x600002d90ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000034cea70;  1 drivers
v0x600002d90b40_0 .net "mxu_a_re", 0 0, L_0x600002edfa20;  1 drivers
v0x600002d90bd0_0 .net "mxu_a_ready", 0 0, L_0x600002edac60;  1 drivers
v0x600002d90c60_0 .net "mxu_cfg_k", 15 0, L_0x600002ed1900;  1 drivers
v0x600002d90cf0_0 .net "mxu_cfg_m", 15 0, L_0x600002ed17c0;  1 drivers
v0x600002d90d80_0 .net "mxu_cfg_n", 15 0, L_0x600002ed1860;  1 drivers
v0x600002d90e10_0 .var "mxu_col_cnt", 4 0;
v0x600002d90ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002d90f30_0 .var "mxu_done_reg", 0 0;
v0x600002d90fc0_0 .net "mxu_dst_addr", 15 0, L_0x600002ed15e0;  1 drivers
v0x600002d91050_0 .net "mxu_lcp_done", 0 0, L_0x6000034cdff0;  1 drivers
v0x600002d910e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000034cdf80;  1 drivers
v0x600002d91170_0 .net "mxu_o_addr", 19 0, L_0x600002edfc00;  1 drivers
v0x600002d91200_0 .net "mxu_o_ready", 0 0, L_0x600002edad00;  1 drivers
v0x600002d91290_0 .net "mxu_o_wdata", 255 0, L_0x600002edfde0;  1 drivers
v0x600002d91320_0 .net "mxu_o_we", 0 0, L_0x6000034cdf10;  1 drivers
v0x600002d913b0_0 .var "mxu_out_cnt", 15 0;
v0x600002d91440_0 .var "mxu_ready_reg", 0 0;
v0x600002d914d0_0 .net "mxu_src0_addr", 15 0, L_0x600002ed1680;  1 drivers
v0x600002d91560_0 .net "mxu_src1_addr", 15 0, L_0x600002ed1720;  1 drivers
v0x600002d915f0_0 .var "mxu_start_array", 0 0;
v0x600002d91680_0 .var "mxu_start_array_d", 0 0;
v0x600002d91710_0 .var "mxu_state", 2 0;
v0x600002d917a0_0 .net "mxu_subop", 7 0, L_0x600002ed1540;  1 drivers
v0x600002d91830_0 .net "mxu_w_addr", 19 0, L_0x600002edf700;  1 drivers
v0x600002d918c0_0 .net "mxu_w_rdata", 255 0, v0x600002deb8d0_0;  1 drivers
v0x600002d91950_0 .net "mxu_w_re", 0 0, L_0x600002edf7a0;  1 drivers
v0x600002d919e0_0 .net "mxu_w_ready", 0 0, L_0x600002edab20;  1 drivers
v0x600002d91a70_0 .net "noc_data_write", 0 0, L_0x6000034cec30;  1 drivers
v0x600002d91b00_0 .net "noc_rx_addr", 19 0, v0x600002d93960_0;  1 drivers
v0x600002d91b90_0 .net "noc_rx_data", 255 0, v0x600002d939f0_0;  1 drivers
v0x600002d91c20_0 .net "noc_rx_is_instr", 0 0, v0x600002d93a80_0;  1 drivers
v0x600002d91cb0_0 .net "noc_rx_ready", 0 0, L_0x600002edae40;  alias, 1 drivers
v0x600002d91d40_0 .net "noc_rx_valid", 0 0, v0x600002d93ba0_0;  1 drivers
v0x600002d91dd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600002d91e60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600002d91ef0_0 .net "noc_tx_ready", 0 0, v0x600002d93d50_0;  1 drivers
v0x600002d91f80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x600002d92010_0 .net "rst_n", 0 0, v0x600002d93e70_0;  1 drivers
v0x600002d920a0_0 .net "sync_grant", 0 0, v0x600002d93f00_0;  1 drivers
v0x600002d92130_0 .net "sync_request", 0 0, L_0x6000034c2760;  alias, 1 drivers
v0x600002d921c0_0 .net "systolic_busy", 0 0, L_0x6000034cdd50;  1 drivers
v0x600002d92250_0 .net "systolic_done", 0 0, L_0x600002edf0c0;  1 drivers
v0x600002d922e0_0 .net "systolic_result", 127 0, L_0x600002edec60;  1 drivers
v0x600002d92370_0 .net "systolic_result_valid", 0 0, L_0x6000034cde30;  1 drivers
v0x600002d92400_0 .net "tpc_busy", 0 0, L_0x6000034c2920;  alias, 1 drivers
v0x600002d92490_0 .net "tpc_done", 0 0, L_0x6000034c27d0;  alias, 1 drivers
v0x600002d92520_0 .net "tpc_error", 0 0, L_0x6000034c26f0;  alias, 1 drivers
v0x600002d925b0_0 .net "tpc_start", 0 0, v0x600002d9c240_0;  1 drivers
v0x600002d92640_0 .net "tpc_start_pc", 19 0, v0x600002d9c2d0_0;  1 drivers
v0x600002d926d0_0 .net "vpu_lcp_done", 0 0, L_0x6000034ce140;  1 drivers
v0x600002d92760_0 .net "vpu_lcp_ready", 0 0, L_0x600002ed9a40;  1 drivers
v0x600002d927f0_0 .net "vpu_sram_addr", 19 0, v0x600002d95710_0;  1 drivers
v0x600002d92880_0 .net "vpu_sram_rdata", 255 0, L_0x6000034ceae0;  1 drivers
v0x600002d92910_0 .net "vpu_sram_re", 0 0, L_0x6000034ce300;  1 drivers
v0x600002d929a0_0 .net "vpu_sram_ready", 0 0, L_0x600002edabc0;  1 drivers
v0x600002d92a30_0 .net "vpu_sram_wdata", 255 0, L_0x6000034ce220;  1 drivers
v0x600002d92ac0_0 .net "vpu_sram_we", 0 0, L_0x6000034ce290;  1 drivers
v0x600002d92b50_0 .var "weight_load_col_d", 1 0;
v0x600002d92be0_0 .var "weight_load_en_d", 0 0;
L_0x600002ed1540 .part v0x600002df7600_0, 112, 8;
L_0x600002ed15e0 .part v0x600002df7600_0, 96, 16;
L_0x600002ed1680 .part v0x600002df7600_0, 80, 16;
L_0x600002ed1720 .part v0x600002df7600_0, 64, 16;
L_0x600002ed17c0 .part v0x600002df7600_0, 48, 16;
L_0x600002ed1860 .part v0x600002df7600_0, 32, 16;
L_0x600002ed1900 .part v0x600002df7600_0, 16, 16;
L_0x600002edf520 .part v0x600002deb8d0_0, 0, 32;
L_0x600002edf5c0 .concat [ 16 4 0 0], L_0x600002ed1720, L_0x15009a530;
L_0x600002edf660 .concat [ 5 15 0 0], v0x600002d90e10_0, L_0x15009a578;
L_0x600002edf700 .arith/sum 20, L_0x600002edf5c0, L_0x600002edf660;
L_0x600002edf7a0 .cmp/eq 3, v0x600002d91710_0, L_0x15009a5c0;
L_0x600002edf840 .concat [ 16 4 0 0], L_0x600002ed1680, L_0x15009a608;
L_0x600002edf8e0 .concat [ 16 4 0 0], v0x600002d90ea0_0, L_0x15009a650;
L_0x600002edf980 .arith/sum 20, L_0x600002edf840, L_0x600002edf8e0;
L_0x600002edfa20 .cmp/eq 3, v0x600002d91710_0, L_0x15009a698;
L_0x600002edfac0 .concat [ 16 4 0 0], L_0x600002ed15e0, L_0x15009a6e0;
L_0x600002edfb60 .concat [ 16 4 0 0], v0x600002d913b0_0, L_0x15009a728;
L_0x600002edfc00 .arith/sum 20, L_0x600002edfac0, L_0x600002edfb60;
L_0x600002edfd40 .part L_0x600002edec60, 0, 128;
L_0x600002edfde0 .concat [ 128 128 0 0], L_0x600002edfd40, L_0x15009a770;
L_0x600002edfca0 .cmp/eq 3, v0x600002d91710_0, L_0x15009a7b8;
L_0x600002edfe80 .cmp/eq 3, v0x600002d91710_0, L_0x15009a800;
L_0x600002edae40 .reduce/nor L_0x6000034c2920;
L_0x600002edaee0 .reduce/nor v0x600002d93a80_0;
S_0x14a6ab0d0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14a69ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14a81fa00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14a81fa40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14a81fa80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14a81fac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14a81fb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14a81fb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14a81fb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14a81fbc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14a81fc00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14a81fc40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14a81fc80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14a81fcc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14a81fd00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14a81fd40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14a81fd80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14a81fdc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14a81fe00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14a81fe40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14a81fe80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14a81fec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14a81ff00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000034ce370 .functor BUFZ 1, v0x600002df4510_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce450 .functor BUFZ 256, v0x600002df5170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ce4c0 .functor BUFZ 1, v0x600002df5290_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce530 .functor BUFZ 1, v0x600002df4fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce5a0 .functor BUFZ 40, v0x600002dcb450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000034ce610 .functor BUFZ 8, v0x600002dcb570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000034ce680 .functor BUFZ 1, v0x600002dcb720_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce6f0 .functor BUFZ 256, v0x600002dcbcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ce760 .functor BUFZ 1, v0x600002dcbde0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce7d0 .functor BUFZ 1, v0x600002dcc6c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce840 .functor BUFZ 40, v0x600002dcb060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000034ce8b0 .functor BUFZ 8, v0x600002dcb180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000034ce990 .functor BUFZ 1, v0x600002dcb330_0, C4<0>, C4<0>, C4<0>;
L_0x6000034cea00 .functor BUFZ 1, v0x600002dcbb10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002dcaf40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x600002dcafd0_0 .net "axi_araddr", 39 0, L_0x6000034ce840;  alias, 1 drivers
v0x600002dcb060_0 .var "axi_araddr_reg", 39 0;
v0x600002dcb0f0_0 .net "axi_arlen", 7 0, L_0x6000034ce8b0;  alias, 1 drivers
v0x600002dcb180_0 .var "axi_arlen_reg", 7 0;
v0x600002dcb210_0 .net "axi_arready", 0 0, v0x600002d92d90_0;  alias, 1 drivers
v0x600002dcb2a0_0 .net "axi_arvalid", 0 0, L_0x6000034ce990;  alias, 1 drivers
v0x600002dcb330_0 .var "axi_arvalid_reg", 0 0;
v0x600002dcb3c0_0 .net "axi_awaddr", 39 0, L_0x6000034ce5a0;  alias, 1 drivers
v0x600002dcb450_0 .var "axi_awaddr_reg", 39 0;
v0x600002dcb4e0_0 .net "axi_awlen", 7 0, L_0x6000034ce610;  alias, 1 drivers
v0x600002dcb570_0 .var "axi_awlen_reg", 7 0;
v0x600002dcb600_0 .net "axi_awready", 0 0, v0x600002d92fd0_0;  alias, 1 drivers
v0x600002dcb690_0 .net "axi_awvalid", 0 0, L_0x6000034ce680;  alias, 1 drivers
v0x600002dcb720_0 .var "axi_awvalid_reg", 0 0;
v0x600002dcb7b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600002dcb840_0 .net "axi_bresp", 1 0, v0x600002d93180_0;  alias, 1 drivers
v0x600002dcb8d0_0 .net "axi_bvalid", 0 0, v0x600002d93210_0;  alias, 1 drivers
v0x600002dcb960_0 .net "axi_rdata", 255 0, v0x600002d932a0_0;  alias, 1 drivers
v0x600002dcb9f0_0 .net "axi_rlast", 0 0, v0x600002d93330_0;  alias, 1 drivers
v0x600002dcba80_0 .net "axi_rready", 0 0, L_0x6000034cea00;  alias, 1 drivers
v0x600002dcbb10_0 .var "axi_rready_reg", 0 0;
v0x600002dcbba0_0 .net "axi_rvalid", 0 0, v0x600002d93450_0;  alias, 1 drivers
v0x600002dcbc30_0 .net "axi_wdata", 255 0, L_0x6000034ce6f0;  alias, 1 drivers
v0x600002dcbcc0_0 .var "axi_wdata_reg", 255 0;
v0x600002dcbd50_0 .net "axi_wlast", 0 0, L_0x6000034ce760;  alias, 1 drivers
v0x600002dcbde0_0 .var "axi_wlast_reg", 0 0;
v0x600002dcbe70_0 .net "axi_wready", 0 0, v0x600002d93600_0;  alias, 1 drivers
v0x600002dcbf00_0 .net "axi_wvalid", 0 0, L_0x6000034ce7d0;  alias, 1 drivers
v0x600002dcc6c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002dcc630_0 .net "cfg_cols", 11 0, L_0x600002ed9d60;  1 drivers
v0x600002df4000_0 .net "cfg_rows", 11 0, L_0x600002ed9cc0;  1 drivers
v0x600002df4090_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df4120_0 .net "cmd", 127 0, v0x600002df6910_0;  alias, 1 drivers
v0x600002df41b0_0 .net "cmd_done", 0 0, L_0x6000034ce370;  alias, 1 drivers
v0x600002df4240_0 .net "cmd_ready", 0 0, L_0x600002ed9f40;  alias, 1 drivers
v0x600002df42d0_0 .net "cmd_valid", 0 0, L_0x6000034c2a00;  alias, 1 drivers
v0x600002df4360_0 .var "col_count", 11 0;
v0x600002df43f0_0 .var "cols_cfg", 11 0;
v0x600002df4480_0 .var "data_buf", 255 0;
v0x600002df4510_0 .var "done_reg", 0 0;
v0x600002df45a0_0 .net "ext_addr", 39 0, L_0x600002ed9b80;  1 drivers
v0x600002df4630_0 .var "ext_base", 39 0;
v0x600002df46c0_0 .var "ext_ptr", 39 0;
v0x600002df4750_0 .net "ext_stride", 11 0, L_0x600002ed9e00;  1 drivers
v0x600002df47e0_0 .var "ext_stride_cfg", 11 0;
v0x600002df4870_0 .net "int_addr", 19 0, L_0x600002ed9c20;  1 drivers
v0x600002df4900_0 .var "int_base", 19 0;
v0x600002df4990_0 .var "int_ptr", 19 0;
v0x600002df4a20_0 .net "int_stride", 11 0, L_0x600002ed9ea0;  1 drivers
v0x600002df4ab0_0 .var "int_stride_cfg", 11 0;
v0x600002df4b40_0 .var "op_type", 7 0;
v0x600002df4bd0_0 .var "row_count", 11 0;
v0x600002df4c60_0 .var "rows_cfg", 11 0;
v0x600002df4cf0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df4d80_0 .net "sram_addr", 19 0, v0x600002df4e10_0;  alias, 1 drivers
v0x600002df4e10_0 .var "sram_addr_reg", 19 0;
v0x600002df4ea0_0 .net "sram_rdata", 255 0, L_0x6000034ceb50;  alias, 1 drivers
v0x600002df4f30_0 .net "sram_re", 0 0, L_0x6000034ce530;  alias, 1 drivers
v0x600002df4fc0_0 .var "sram_re_reg", 0 0;
v0x600002df5050_0 .net "sram_ready", 0 0, L_0x600002edada0;  alias, 1 drivers
v0x600002df50e0_0 .net "sram_wdata", 255 0, L_0x6000034ce450;  alias, 1 drivers
v0x600002df5170_0 .var "sram_wdata_reg", 255 0;
v0x600002df5200_0 .net "sram_we", 0 0, L_0x6000034ce4c0;  alias, 1 drivers
v0x600002df5290_0 .var "sram_we_reg", 0 0;
v0x600002df5320_0 .var "state", 3 0;
v0x600002df53b0_0 .net "subop", 7 0, L_0x600002ed9ae0;  1 drivers
E_0x600000a89180/0 .event negedge, v0x600002df4cf0_0;
E_0x600000a89180/1 .event posedge, v0x600002df4090_0;
E_0x600000a89180 .event/or E_0x600000a89180/0, E_0x600000a89180/1;
L_0x600002ed9ae0 .part v0x600002df6910_0, 112, 8;
L_0x600002ed9b80 .part v0x600002df6910_0, 72, 40;
L_0x600002ed9c20 .part v0x600002df6910_0, 52, 20;
L_0x600002ed9cc0 .part v0x600002df6910_0, 40, 12;
L_0x600002ed9d60 .part v0x600002df6910_0, 28, 12;
L_0x600002ed9e00 .part v0x600002df6910_0, 16, 12;
L_0x600002ed9ea0 .part v0x600002df6910_0, 4, 12;
L_0x600002ed9f40 .cmp/eq 4, v0x600002df5320_0, L_0x15009a920;
S_0x14a66de80 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14a69ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14a825400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14a825440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14a825480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14a8254c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14a825500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14a825540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14a825580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14a8255c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14a825600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14a825640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14a825680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14a8256c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14a825700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14a825740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14a825780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14a8257c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14a825800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14a825840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14a825880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14a8258c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14a825900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14a825940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14a825980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14a8259c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14a825a00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14a825a40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14a825a80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000034c3790 .functor AND 1, L_0x600002ed0b40, L_0x600002ed0c80, C4<1>, C4<1>;
L_0x6000034c3410 .functor AND 1, L_0x6000034c3790, L_0x600002ed0820, C4<1>, C4<1>;
L_0x6000034c3480 .functor BUFZ 20, v0x600002df6f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000034c34f0 .functor BUFZ 1, v0x600002df70f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c2ca0 .functor BUFZ 1, v0x600002df7840_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c2ae0 .functor BUFZ 1, v0x600002df0480_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c2a00 .functor BUFZ 1, v0x600002df6b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c28b0 .functor AND 1, L_0x600002ed12c0, L_0x600002ed1360, C4<1>, C4<1>;
L_0x6000034c2920 .functor AND 1, L_0x6000034c28b0, L_0x600002ed1400, C4<1>, C4<1>;
L_0x6000034c27d0 .functor BUFZ 1, v0x600002df6c70_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c26f0 .functor BUFZ 1, v0x600002df6d90_0, C4<0>, C4<0>, C4<0>;
L_0x6000034c2760 .functor BUFZ 1, v0x600002df0090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df54d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x600002df55f0_0 .net *"_ivl_14", 0 0, L_0x600002ed0b40;  1 drivers
v0x600002df5680_0 .net *"_ivl_16", 31 0, L_0x600002ed0be0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df57a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x600002df5830_0 .net *"_ivl_22", 0 0, L_0x600002ed0c80;  1 drivers
v0x600002df58c0_0 .net *"_ivl_25", 0 0, L_0x6000034c3790;  1 drivers
v0x600002df5950_0 .net *"_ivl_26", 31 0, L_0x600002ed0d20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df59e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5a70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x600002df5b00_0 .net *"_ivl_32", 0 0, L_0x600002ed0820;  1 drivers
v0x600002df5b90_0 .net *"_ivl_36", 31 0, L_0x600002ed0640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5c20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5cb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x600002df5d40_0 .net *"_ivl_44", 31 0, L_0x600002ed0500;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5dd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5e60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x600002df5ef0_0 .net *"_ivl_52", 31 0, L_0x600002ed1180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df5f80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df6010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002df60a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x600002df6130_0 .net *"_ivl_78", 0 0, L_0x600002ed12c0;  1 drivers
v0x600002df61c0_0 .net *"_ivl_8", 31 0, L_0x600002ed0aa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002df6250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x600002df62e0_0 .net *"_ivl_82", 0 0, L_0x600002ed1360;  1 drivers
v0x600002df6370_0 .net *"_ivl_85", 0 0, L_0x6000034c28b0;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002df6400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x600002df6490_0 .net *"_ivl_88", 0 0, L_0x600002ed1400;  1 drivers
v0x600002df6520_0 .net "all_done", 0 0, L_0x6000034c3410;  1 drivers
v0x600002df65b0_0 .net "busy", 0 0, L_0x6000034c2920;  alias, 1 drivers
v0x600002df6640_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df66d0_0 .var "decoded_opcode", 7 0;
v0x600002df6760_0 .var "decoded_subop", 7 0;
v0x600002df67f0_0 .net "dma_clear", 0 0, L_0x600002ed1220;  1 drivers
v0x600002df6880_0 .net "dma_cmd", 127 0, v0x600002df6910_0;  alias, 1 drivers
v0x600002df6910_0 .var "dma_cmd_reg", 127 0;
v0x600002df69a0_0 .net "dma_done", 0 0, L_0x6000034ce370;  alias, 1 drivers
v0x600002df6a30_0 .net "dma_ready", 0 0, L_0x600002ed9f40;  alias, 1 drivers
v0x600002df6ac0_0 .net "dma_valid", 0 0, L_0x6000034c2a00;  alias, 1 drivers
v0x600002df6b50_0 .var "dma_valid_reg", 0 0;
v0x600002df6be0_0 .net "done", 0 0, L_0x6000034c27d0;  alias, 1 drivers
v0x600002df6c70_0 .var "done_reg", 0 0;
v0x600002df6d00_0 .net "error", 0 0, L_0x6000034c26f0;  alias, 1 drivers
v0x600002df6d90_0 .var "error_reg", 0 0;
v0x600002df6e20_0 .net "global_sync_in", 0 0, v0x600002d93840_0;  alias, 1 drivers
v0x600002df6eb0_0 .net "imem_addr", 19 0, L_0x6000034c3480;  alias, 1 drivers
v0x600002df6f40_0 .var "imem_addr_reg", 19 0;
v0x600002df6fd0_0 .net "imem_data", 127 0, v0x600002d90360_0;  alias, 1 drivers
v0x600002df7060_0 .net "imem_re", 0 0, L_0x6000034c34f0;  alias, 1 drivers
v0x600002df70f0_0 .var "imem_re_reg", 0 0;
v0x600002df7180_0 .net "imem_valid", 0 0, L_0x6000034c36b0;  alias, 1 drivers
v0x600002df7210_0 .var "instr_reg", 127 0;
v0x600002df72a0_0 .net "loop_count", 15 0, L_0x600002ed0960;  1 drivers
v0x600002df7330 .array "loop_counter", 3 0, 15 0;
v0x600002df73c0_0 .var "loop_sp", 1 0;
v0x600002df7450 .array "loop_start_addr", 3 0, 19 0;
v0x600002df74e0_0 .net "mxu_clear", 0 0, L_0x600002ed05a0;  1 drivers
v0x600002df7570_0 .net "mxu_cmd", 127 0, v0x600002df7600_0;  alias, 1 drivers
v0x600002df7600_0 .var "mxu_cmd_reg", 127 0;
v0x600002df7690_0 .net "mxu_done", 0 0, L_0x6000034cdff0;  alias, 1 drivers
v0x600002df7720_0 .net "mxu_ready", 0 0, L_0x6000034cdf80;  alias, 1 drivers
v0x600002df77b0_0 .net "mxu_valid", 0 0, L_0x6000034c2ca0;  alias, 1 drivers
v0x600002df7840_0 .var "mxu_valid_reg", 0 0;
v0x600002df78d0_0 .net "opcode", 7 0, L_0x600002ed0f00;  1 drivers
v0x600002df7960_0 .var "pc", 19 0;
v0x600002df79f0_0 .var "pending_dma", 7 0;
v0x600002df7a80_0 .var "pending_mxu", 7 0;
v0x600002df7b10_0 .var "pending_vpu", 7 0;
v0x600002df7ba0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df7c30_0 .net "start", 0 0, v0x600002d9c240_0;  alias, 1 drivers
v0x600002df7cc0_0 .net "start_pc", 19 0, v0x600002d9c2d0_0;  alias, 1 drivers
v0x600002df7d50_0 .var "state", 3 0;
v0x600002df7de0_0 .net "subop", 7 0, L_0x600002ed1040;  1 drivers
v0x600002df7e70_0 .net "sync_grant", 0 0, v0x600002d93f00_0;  alias, 1 drivers
v0x600002df7f00_0 .net "sync_mask", 7 0, L_0x600002ed0a00;  1 drivers
v0x600002df0000_0 .net "sync_request", 0 0, L_0x6000034c2760;  alias, 1 drivers
v0x600002df0090_0 .var "sync_request_reg", 0 0;
v0x600002df0120_0 .net "vpu_clear", 0 0, L_0x600002ed10e0;  1 drivers
v0x600002df01b0_0 .net "vpu_cmd", 127 0, v0x600002df0240_0;  alias, 1 drivers
v0x600002df0240_0 .var "vpu_cmd_reg", 127 0;
v0x600002df02d0_0 .net "vpu_done", 0 0, L_0x6000034ce140;  alias, 1 drivers
v0x600002df0360_0 .net "vpu_ready", 0 0, L_0x600002ed9a40;  alias, 1 drivers
v0x600002df03f0_0 .net "vpu_valid", 0 0, L_0x6000034c2ae0;  alias, 1 drivers
v0x600002df0480_0 .var "vpu_valid_reg", 0 0;
L_0x600002ed0f00 .part v0x600002d90360_0, 120, 8;
L_0x600002ed1040 .part v0x600002d90360_0, 112, 8;
L_0x600002ed0960 .part v0x600002d90360_0, 32, 16;
L_0x600002ed0a00 .part v0x600002d90360_0, 104, 8;
L_0x600002ed0aa0 .concat [ 8 24 0 0], v0x600002df7a80_0, L_0x150098010;
L_0x600002ed0b40 .cmp/eq 32, L_0x600002ed0aa0, L_0x150098058;
L_0x600002ed0be0 .concat [ 8 24 0 0], v0x600002df7b10_0, L_0x1500980a0;
L_0x600002ed0c80 .cmp/eq 32, L_0x600002ed0be0, L_0x1500980e8;
L_0x600002ed0d20 .concat [ 8 24 0 0], v0x600002df79f0_0, L_0x150098130;
L_0x600002ed0820 .cmp/eq 32, L_0x600002ed0d20, L_0x150098178;
L_0x600002ed0640 .concat [ 8 24 0 0], v0x600002df7a80_0, L_0x1500981c0;
L_0x600002ed05a0 .cmp/eq 32, L_0x600002ed0640, L_0x150098208;
L_0x600002ed0500 .concat [ 8 24 0 0], v0x600002df7b10_0, L_0x150098250;
L_0x600002ed10e0 .cmp/eq 32, L_0x600002ed0500, L_0x150098298;
L_0x600002ed1180 .concat [ 8 24 0 0], v0x600002df79f0_0, L_0x1500982e0;
L_0x600002ed1220 .cmp/eq 32, L_0x600002ed1180, L_0x150098328;
L_0x600002ed12c0 .cmp/ne 4, v0x600002df7d50_0, L_0x150098370;
L_0x600002ed1360 .cmp/ne 4, v0x600002df7d50_0, L_0x1500983b8;
L_0x600002ed1400 .cmp/ne 4, v0x600002df7d50_0, L_0x150098400;
S_0x14a697ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14a66de80;
 .timescale 0 0;
v0x600002df5440_0 .var/i "i", 31 0;
S_0x14a66da40 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14a69ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14a66d600 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14a66d640 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14a66d680 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14a66d6c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14a66d700 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14a66d740 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14a66d780 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14a66d7c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000034cdb20 .functor OR 1, L_0x600002eded00, L_0x600002ededa0, C4<0>, C4<0>;
L_0x6000034cdb90 .functor AND 1, L_0x600002edee40, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cdc00 .functor AND 1, L_0x6000034cdb90, L_0x600002edeee0, C4<1>, C4<1>;
L_0x6000034cdc70 .functor OR 1, L_0x6000034cdb20, L_0x6000034cdc00, C4<0>, C4<0>;
L_0x6000034cdce0 .functor BUFZ 1, L_0x6000034cdc70, C4<0>, C4<0>, C4<0>;
L_0x6000034cdd50 .functor AND 1, L_0x600002edef80, L_0x600002edf020, C4<1>, C4<1>;
L_0x6000034cddc0 .functor AND 1, L_0x600002edf200, L_0x600002edf2a0, C4<1>, C4<1>;
L_0x6000034cde30 .functor AND 1, L_0x6000034cddc0, L_0x600002edf480, C4<1>, C4<1>;
v0x600002deed00_0 .net *"_ivl_101", 0 0, L_0x600002edf480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002deed90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x600002deee20_0 .net *"_ivl_39", 0 0, L_0x600002eded00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002deeeb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x600002deef40_0 .net *"_ivl_43", 0 0, L_0x600002ededa0;  1 drivers
v0x600002deefd0_0 .net *"_ivl_46", 0 0, L_0x6000034cdb20;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002def060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x600002def0f0_0 .net *"_ivl_49", 0 0, L_0x600002edee40;  1 drivers
v0x600002def180_0 .net *"_ivl_52", 0 0, L_0x6000034cdb90;  1 drivers
v0x600002def210_0 .net *"_ivl_54", 0 0, L_0x600002edeee0;  1 drivers
v0x600002def2a0_0 .net *"_ivl_56", 0 0, L_0x6000034cdc00;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002def330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x600002def3c0_0 .net *"_ivl_63", 0 0, L_0x600002edef80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002def450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x600002def4e0_0 .net *"_ivl_67", 0 0, L_0x600002edf020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002def570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002def600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002def690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x600002def720_0 .net *"_ivl_83", 0 0, L_0x600002edf200;  1 drivers
v0x600002def7b0_0 .net *"_ivl_85", 0 0, L_0x600002edf2a0;  1 drivers
v0x600002def840_0 .net *"_ivl_88", 0 0, L_0x6000034cddc0;  1 drivers
v0x600002def8d0_0 .net *"_ivl_89", 31 0, L_0x600002edf340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002def960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002def9f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002defa80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x600002defb10_0 .net *"_ivl_99", 31 0, L_0x600002edf3e0;  1 drivers
v0x600002defba0_0 .net "act_data", 31 0, v0x600002d97060_0;  1 drivers
v0x600002defc30 .array "act_h", 19 0;
v0x600002defc30_0 .net v0x600002defc30 0, 7 0, L_0x6000034c25a0; 1 drivers
v0x600002defc30_1 .net v0x600002defc30 1, 7 0, v0x600002df15f0_0; 1 drivers
v0x600002defc30_2 .net v0x600002defc30 2, 7 0, v0x600002df2b50_0; 1 drivers
v0x600002defc30_3 .net v0x600002defc30 3, 7 0, v0x600002dfc120_0; 1 drivers
v0x600002defc30_4 .net v0x600002defc30 4, 7 0, v0x600002dfd680_0; 1 drivers
v0x600002defc30_5 .net v0x600002defc30 5, 7 0, L_0x6000034c2450; 1 drivers
v0x600002defc30_6 .net v0x600002defc30 6, 7 0, v0x600002dfebe0_0; 1 drivers
v0x600002defc30_7 .net v0x600002defc30 7, 7 0, v0x600002df81b0_0; 1 drivers
v0x600002defc30_8 .net v0x600002defc30 8, 7 0, v0x600002df9710_0; 1 drivers
v0x600002defc30_9 .net v0x600002defc30 9, 7 0, v0x600002dfac70_0; 1 drivers
v0x600002defc30_10 .net v0x600002defc30 10, 7 0, L_0x6000034c24c0; 1 drivers
v0x600002defc30_11 .net v0x600002defc30 11, 7 0, v0x600002de4240_0; 1 drivers
v0x600002defc30_12 .net v0x600002defc30 12, 7 0, v0x600002de57a0_0; 1 drivers
v0x600002defc30_13 .net v0x600002defc30 13, 7 0, v0x600002de6d00_0; 1 drivers
v0x600002defc30_14 .net v0x600002defc30 14, 7 0, v0x600002de02d0_0; 1 drivers
v0x600002defc30_15 .net v0x600002defc30 15, 7 0, L_0x6000034c2370; 1 drivers
v0x600002defc30_16 .net v0x600002defc30 16, 7 0, v0x600002de1830_0; 1 drivers
v0x600002defc30_17 .net v0x600002defc30 17, 7 0, v0x600002de2d90_0; 1 drivers
v0x600002defc30_18 .net v0x600002defc30 18, 7 0, v0x600002dec360_0; 1 drivers
v0x600002defc30_19 .net v0x600002defc30 19, 7 0, v0x600002ded8c0_0; 1 drivers
v0x600002defcc0_0 .net "act_ready", 0 0, L_0x600002edf160;  1 drivers
v0x600002defd50_0 .net "act_valid", 0 0, v0x600002d97180_0;  1 drivers
v0x600002defde0_0 .net "busy", 0 0, L_0x6000034cdd50;  alias, 1 drivers
v0x600002defe70_0 .net "cfg_k_tiles", 15 0, L_0x600002ed1900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002deff00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x600002de8000_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de8090_0 .var "cycle_count", 15 0;
v0x600002de8120_0 .var "cycle_count_next", 15 0;
v0x600002df0510_5 .array/port v0x600002df0510, 5;
v0x600002de81b0 .array "deskew_output", 3 0;
v0x600002de81b0_0 .net v0x600002de81b0 0, 31 0, v0x600002df0510_5; 1 drivers
v0x600002df0630_3 .array/port v0x600002df0630, 3;
v0x600002de81b0_1 .net v0x600002de81b0 1, 31 0, v0x600002df0630_3; 1 drivers
v0x600002df0750_1 .array/port v0x600002df0750, 1;
v0x600002de81b0_2 .net v0x600002de81b0 2, 31 0, v0x600002df0750_1; 1 drivers
v0x600002de81b0_3 .net v0x600002de81b0 3, 31 0, L_0x6000034cd8f0; 1 drivers
v0x600002de8240_0 .net "done", 0 0, L_0x600002edf0c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002de82d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x600002de8360_0 .net "pe_enable", 0 0, L_0x6000034cdc70;  1 drivers
v0x600002de83f0 .array "psum_bottom", 3 0;
v0x600002de83f0_0 .net v0x600002de83f0 0, 31 0, L_0x6000034cd5e0; 1 drivers
v0x600002de83f0_1 .net v0x600002de83f0 1, 31 0, L_0x6000034cd6c0; 1 drivers
v0x600002de83f0_2 .net v0x600002de83f0 2, 31 0, L_0x6000034cd7a0; 1 drivers
v0x600002de83f0_3 .net v0x600002de83f0 3, 31 0, L_0x6000034cd880; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de8480 .array "psum_v", 19 0;
v0x600002de8480_0 .net v0x600002de8480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de8480_1 .net v0x600002de8480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de8480_2 .net v0x600002de8480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de8480_3 .net v0x600002de8480 3, 31 0, L_0x150098640; 1 drivers
v0x600002de8480_4 .net v0x600002de8480 4, 31 0, v0x600002df1b00_0; 1 drivers
v0x600002de8480_5 .net v0x600002de8480 5, 31 0, v0x600002df3060_0; 1 drivers
v0x600002de8480_6 .net v0x600002de8480 6, 31 0, v0x600002dfc630_0; 1 drivers
v0x600002de8480_7 .net v0x600002de8480 7, 31 0, v0x600002dfdb90_0; 1 drivers
v0x600002de8480_8 .net v0x600002de8480 8, 31 0, v0x600002dff0f0_0; 1 drivers
v0x600002de8480_9 .net v0x600002de8480 9, 31 0, v0x600002df86c0_0; 1 drivers
v0x600002de8480_10 .net v0x600002de8480 10, 31 0, v0x600002df9c20_0; 1 drivers
v0x600002de8480_11 .net v0x600002de8480 11, 31 0, v0x600002dfb180_0; 1 drivers
v0x600002de8480_12 .net v0x600002de8480 12, 31 0, v0x600002de4750_0; 1 drivers
v0x600002de8480_13 .net v0x600002de8480 13, 31 0, v0x600002de5cb0_0; 1 drivers
v0x600002de8480_14 .net v0x600002de8480 14, 31 0, v0x600002de7210_0; 1 drivers
v0x600002de8480_15 .net v0x600002de8480 15, 31 0, v0x600002de07e0_0; 1 drivers
v0x600002de8480_16 .net v0x600002de8480 16, 31 0, v0x600002de1d40_0; 1 drivers
v0x600002de8480_17 .net v0x600002de8480 17, 31 0, v0x600002de32a0_0; 1 drivers
v0x600002de8480_18 .net v0x600002de8480 18, 31 0, v0x600002dec870_0; 1 drivers
v0x600002de8480_19 .net v0x600002de8480 19, 31 0, v0x600002deddd0_0; 1 drivers
v0x600002de8510_0 .net "result_data", 127 0, L_0x600002edec60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002de85a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x600002de8630_0 .net "result_valid", 0 0, L_0x6000034cde30;  alias, 1 drivers
v0x600002de86c0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de8750_0 .net "skew_enable", 0 0, L_0x6000034cdce0;  1 drivers
v0x600002de87e0 .array "skew_input", 3 0;
v0x600002de87e0_0 .net v0x600002de87e0 0, 7 0, L_0x600002ed1a40; 1 drivers
v0x600002de87e0_1 .net v0x600002de87e0 1, 7 0, L_0x600002ed1b80; 1 drivers
v0x600002de87e0_2 .net v0x600002de87e0 2, 7 0, L_0x600002ed1cc0; 1 drivers
v0x600002de87e0_3 .net v0x600002de87e0 3, 7 0, L_0x600002ed1e00; 1 drivers
v0x600002de8870 .array "skew_output", 3 0;
v0x600002de8870_0 .net v0x600002de8870 0, 7 0, v0x600002df0870_0; 1 drivers
v0x600002de8870_1 .net v0x600002de8870 1, 7 0, v0x600002df0b40_0; 1 drivers
v0x600002de8870_2 .net v0x600002de8870 2, 7 0, v0x600002df0e10_0; 1 drivers
v0x600002de8870_3 .net v0x600002de8870 3, 7 0, v0x600002df10e0_0; 1 drivers
v0x600002de8900_0 .net "start", 0 0, v0x600002d91680_0;  1 drivers
v0x600002de8990_0 .var "state", 2 0;
v0x600002de8a20_0 .var "state_next", 2 0;
v0x600002de8ab0_0 .net "weight_load_col", 1 0, v0x600002d92b50_0;  1 drivers
v0x600002de8b40_0 .net "weight_load_data", 31 0, L_0x600002edf520;  1 drivers
v0x600002de8bd0_0 .net "weight_load_en", 0 0, v0x600002d92be0_0;  1 drivers
E_0x600000a89a80/0 .event anyedge, v0x600002de8990_0, v0x600002de8090_0, v0x600002de8900_0, v0x600002de8bd0_0;
E_0x600000a89a80/1 .event anyedge, v0x600002defe70_0, v0x600002de82d0_0;
E_0x600000a89a80 .event/or E_0x600000a89a80/0, E_0x600000a89a80/1;
L_0x600002ed19a0 .part v0x600002d97060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ed1a40 .functor MUXZ 8, L_0x150098448, L_0x600002ed19a0, v0x600002d97180_0, C4<>;
L_0x600002ed1ae0 .part v0x600002d97060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ed1b80 .functor MUXZ 8, L_0x150098490, L_0x600002ed1ae0, v0x600002d97180_0, C4<>;
L_0x600002ed1c20 .part v0x600002d97060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ed1cc0 .functor MUXZ 8, L_0x1500984d8, L_0x600002ed1c20, v0x600002d97180_0, C4<>;
L_0x600002ed1d60 .part v0x600002d97060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002ed1e00 .functor MUXZ 8, L_0x150098520, L_0x600002ed1d60, v0x600002d97180_0, C4<>;
L_0x600002ed1fe0 .part L_0x600002edf520, 0, 8;
L_0x600002ed2800 .part L_0x600002edf520, 0, 8;
L_0x600002ed3020 .part L_0x600002edf520, 0, 8;
L_0x600002ed3840 .part L_0x600002edf520, 0, 8;
L_0x600002ed7a20 .part L_0x600002edf520, 8, 8;
L_0x600002ed73e0 .part L_0x600002edf520, 8, 8;
L_0x600002ed6c60 .part L_0x600002edf520, 8, 8;
L_0x600002ed5d60 .part L_0x600002edf520, 8, 8;
L_0x600002ed5680 .part L_0x600002edf520, 16, 8;
L_0x600002ed4d20 .part L_0x600002edf520, 16, 8;
L_0x600002ed6300 .part L_0x600002edf520, 16, 8;
L_0x600002edc500 .part L_0x600002edf520, 16, 8;
L_0x600002edcd20 .part L_0x600002edf520, 24, 8;
L_0x600002edd540 .part L_0x600002edf520, 24, 8;
L_0x600002eddd60 .part L_0x600002edf520, 24, 8;
L_0x600002ede580 .part L_0x600002edf520, 24, 8;
L_0x600002edec60 .concat8 [ 32 32 32 32], L_0x6000034cd960, L_0x6000034cd9d0, L_0x6000034cda40, L_0x6000034cdab0;
L_0x600002eded00 .cmp/eq 3, v0x600002de8990_0, L_0x15009a188;
L_0x600002ededa0 .cmp/eq 3, v0x600002de8990_0, L_0x15009a1d0;
L_0x600002edee40 .cmp/eq 3, v0x600002de8990_0, L_0x15009a218;
L_0x600002edeee0 .reduce/nor v0x600002d92be0_0;
L_0x600002edef80 .cmp/ne 3, v0x600002de8990_0, L_0x15009a260;
L_0x600002edf020 .cmp/ne 3, v0x600002de8990_0, L_0x15009a2a8;
L_0x600002edf0c0 .cmp/eq 3, v0x600002de8990_0, L_0x15009a2f0;
L_0x600002edf160 .cmp/eq 3, v0x600002de8990_0, L_0x15009a338;
L_0x600002edf200 .cmp/eq 3, v0x600002de8990_0, L_0x15009a3c8;
L_0x600002edf2a0 .cmp/ge 16, v0x600002de8090_0, L_0x15009a380;
L_0x600002edf340 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x15009a410;
L_0x600002edf3e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x600002edf480 .cmp/gt 32, L_0x600002edf3e0, L_0x600002edf340;
S_0x14a690e40 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14a66da40;
 .timescale 0 0;
P_0x6000031c8100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000031c8140 .param/l "col" 1 7 248, +C4<00>;
L_0x6000034cd5e0 .functor BUFZ 32, v0x600002de1d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14a68e7f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14a690e40;
 .timescale 0 0;
v0x600002df0510 .array "delay_stages", 5 0, 31 0;
v0x600002df05a0_0 .var/i "i", 31 0;
S_0x14a68c1a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14a66da40;
 .timescale 0 0;
P_0x6000031c8180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000031c81c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000034cd6c0 .functor BUFZ 32, v0x600002de32a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14a689b50 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14a68c1a0;
 .timescale 0 0;
v0x600002df0630 .array "delay_stages", 3 0, 31 0;
v0x600002df06c0_0 .var/i "i", 31 0;
S_0x14a687500 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14a66da40;
 .timescale 0 0;
P_0x6000031c8200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000031c8240 .param/l "col" 1 7 248, +C4<010>;
L_0x6000034cd7a0 .functor BUFZ 32, v0x600002dec870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14a684eb0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14a687500;
 .timescale 0 0;
v0x600002df0750 .array "delay_stages", 1 0, 31 0;
v0x600002df07e0_0 .var/i "i", 31 0;
S_0x14a682860 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14a66da40;
 .timescale 0 0;
P_0x6000031c8280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000031c82c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000034cd880 .functor BUFZ 32, v0x600002deddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14a680210 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14a682860;
 .timescale 0 0;
L_0x6000034cd8f0 .functor BUFZ 32, L_0x6000034cd880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14a67dbc0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a89d00 .param/l "row" 1 7 142, +C4<00>;
v0x600002df0900_0 .net *"_ivl_1", 7 0, L_0x600002ed19a0;  1 drivers
v0x600002df0990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14a67b570 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14a67dbc0;
 .timescale 0 0;
v0x600002df0870_0 .var "out_reg", 7 0;
S_0x14a678f20 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a89d80 .param/l "row" 1 7 142, +C4<01>;
v0x600002df0bd0_0 .net *"_ivl_1", 7 0, L_0x600002ed1ae0;  1 drivers
v0x600002df0c60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14a6768d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14a678f20;
 .timescale 0 0;
v0x600002df0a20 .array "delay_stages", 0 0, 7 0;
v0x600002df0ab0_0 .var/i "i", 31 0;
v0x600002df0b40_0 .var "out_reg", 7 0;
S_0x14a674280 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a89e00 .param/l "row" 1 7 142, +C4<010>;
v0x600002df0ea0_0 .net *"_ivl_1", 7 0, L_0x600002ed1c20;  1 drivers
v0x600002df0f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14a671c30 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14a674280;
 .timescale 0 0;
v0x600002df0cf0 .array "delay_stages", 1 0, 7 0;
v0x600002df0d80_0 .var/i "i", 31 0;
v0x600002df0e10_0 .var "out_reg", 7 0;
S_0x14a66f5e0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a89e80 .param/l "row" 1 7 142, +C4<011>;
v0x600002df1170_0 .net *"_ivl_1", 7 0, L_0x600002ed1d60;  1 drivers
v0x600002df1200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14a620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14a66f5e0;
 .timescale 0 0;
v0x600002df0fc0 .array "delay_stages", 2 0, 7 0;
v0x600002df1050_0 .var/i "i", 31 0;
v0x600002df10e0_0 .var "out_reg", 7 0;
S_0x14a6208d0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a89cc0 .param/l "row" 1 7 213, +C4<00>;
S_0x14a60baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14a6208d0;
 .timescale 0 0;
P_0x600000a89f40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034c23e0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed1f40, C4<1>, C4<1>;
L_0x6000034c2290 .functor AND 1, L_0x600002ed2120, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c2300 .functor OR 1, L_0x600002ed2080, L_0x6000034c2290, C4<0>, C4<0>;
L_0x6000034c21b0 .functor AND 1, L_0x15009a4a0, L_0x6000034c2300, C4<1>, C4<1>;
L_0x6000034c2220 .functor AND 1, L_0x6000034c21b0, L_0x600002ed2260, C4<1>, C4<1>;
v0x600002df1dd0_0 .net *"_ivl_0", 2 0, L_0x600002ed1ea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002df1e60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x600002df1ef0_0 .net *"_ivl_13", 0 0, L_0x600002ed2080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002df1f80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x600002df2010_0 .net *"_ivl_17", 0 0, L_0x600002ed2120;  1 drivers
v0x600002df20a0_0 .net *"_ivl_20", 0 0, L_0x6000034c2290;  1 drivers
v0x600002df2130_0 .net *"_ivl_22", 0 0, L_0x6000034c2300;  1 drivers
v0x600002df21c0_0 .net *"_ivl_24", 0 0, L_0x6000034c21b0;  1 drivers
v0x600002df2250_0 .net *"_ivl_25", 31 0, L_0x600002ed21c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df22e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df2370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002df2400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x600002df2490_0 .net *"_ivl_31", 0 0, L_0x600002ed2260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002df2520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x600002df25b0_0 .net *"_ivl_6", 0 0, L_0x600002ed1f40;  1 drivers
v0x600002df2640_0 .net "do_clear", 0 0, L_0x6000034c2220;  1 drivers
v0x600002df26d0_0 .net "load_weight", 0 0, L_0x6000034c23e0;  1 drivers
v0x600002df2760_0 .net "weight_in", 7 0, L_0x600002ed1fe0;  1 drivers
L_0x600002ed1ea0 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150098688;
L_0x600002ed1f40 .cmp/eq 3, L_0x600002ed1ea0, L_0x1500986d0;
L_0x600002ed2080 .cmp/eq 3, v0x600002de8990_0, L_0x150098718;
L_0x600002ed2120 .cmp/eq 3, v0x600002de8990_0, L_0x150098760;
L_0x600002ed21c0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x1500987a8;
L_0x600002ed2260 .cmp/eq 32, L_0x600002ed21c0, L_0x1500987f0;
S_0x14a60bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a60baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c83c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002df1290_0 .net *"_ivl_11", 0 0, L_0x600002ed24e0;  1 drivers
v0x600002df1320_0 .net *"_ivl_12", 15 0, L_0x600002ed2580;  1 drivers
v0x600002df13b0_0 .net/s *"_ivl_4", 15 0, L_0x600002ed2300;  1 drivers
v0x600002df1440_0 .net/s *"_ivl_6", 15 0, L_0x600002ed23a0;  1 drivers
v0x600002df14d0_0 .net/s "a_signed", 7 0, v0x600002df1680_0;  1 drivers
v0x600002df1560_0 .net "act_in", 7 0, L_0x6000034c25a0;  alias, 1 drivers
v0x600002df15f0_0 .var "act_out", 7 0;
v0x600002df1680_0 .var "act_reg", 7 0;
v0x600002df1710_0 .net "clear_acc", 0 0, L_0x6000034c2220;  alias, 1 drivers
v0x600002df17a0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df1830_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002df18c0_0 .net "load_weight", 0 0, L_0x6000034c23e0;  alias, 1 drivers
v0x600002df1950_0 .net/s "product", 15 0, L_0x600002ed2440;  1 drivers
v0x600002df19e0_0 .net/s "product_ext", 31 0, L_0x600002ed2620;  1 drivers
v0x600002df1a70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x600002df1b00_0 .var "psum_out", 31 0;
v0x600002df1b90_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df1c20_0 .net/s "w_signed", 7 0, v0x600002df1d40_0;  1 drivers
v0x600002df1cb0_0 .net "weight_in", 7 0, L_0x600002ed1fe0;  alias, 1 drivers
v0x600002df1d40_0 .var "weight_reg", 7 0;
L_0x600002ed2300 .extend/s 16, v0x600002df1680_0;
L_0x600002ed23a0 .extend/s 16, v0x600002df1d40_0;
L_0x600002ed2440 .arith/mult 16, L_0x600002ed2300, L_0x600002ed23a0;
L_0x600002ed24e0 .part L_0x600002ed2440, 15, 1;
LS_0x600002ed2580_0_0 .concat [ 1 1 1 1], L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0;
LS_0x600002ed2580_0_4 .concat [ 1 1 1 1], L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0;
LS_0x600002ed2580_0_8 .concat [ 1 1 1 1], L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0;
LS_0x600002ed2580_0_12 .concat [ 1 1 1 1], L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0, L_0x600002ed24e0;
L_0x600002ed2580 .concat [ 4 4 4 4], LS_0x600002ed2580_0_0, LS_0x600002ed2580_0_4, LS_0x600002ed2580_0_8, LS_0x600002ed2580_0_12;
L_0x600002ed2620 .concat [ 16 16 0 0], L_0x600002ed2440, L_0x600002ed2580;
S_0x14a619c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14a6208d0;
 .timescale 0 0;
P_0x600000a8a0c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034c1ff0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed2760, C4<1>, C4<1>;
L_0x6000034c2060 .functor AND 1, L_0x600002ed2940, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c1f10 .functor OR 1, L_0x600002ed28a0, L_0x6000034c2060, C4<0>, C4<0>;
L_0x6000034c1f80 .functor AND 1, L_0x15009a4a0, L_0x6000034c1f10, C4<1>, C4<1>;
L_0x6000034c1e30 .functor AND 1, L_0x6000034c1f80, L_0x600002ed2a80, C4<1>, C4<1>;
v0x600002df3330_0 .net *"_ivl_0", 2 0, L_0x600002ed26c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002df33c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x600002df3450_0 .net *"_ivl_13", 0 0, L_0x600002ed28a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002df34e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x600002df3570_0 .net *"_ivl_17", 0 0, L_0x600002ed2940;  1 drivers
v0x600002df3600_0 .net *"_ivl_20", 0 0, L_0x6000034c2060;  1 drivers
v0x600002df3690_0 .net *"_ivl_22", 0 0, L_0x6000034c1f10;  1 drivers
v0x600002df3720_0 .net *"_ivl_24", 0 0, L_0x6000034c1f80;  1 drivers
v0x600002df37b0_0 .net *"_ivl_25", 31 0, L_0x600002ed29e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df3840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df38d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002df3960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x600002df39f0_0 .net *"_ivl_31", 0 0, L_0x600002ed2a80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002df3a80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x600002df3b10_0 .net *"_ivl_6", 0 0, L_0x600002ed2760;  1 drivers
v0x600002df3ba0_0 .net "do_clear", 0 0, L_0x6000034c1e30;  1 drivers
v0x600002df3c30_0 .net "load_weight", 0 0, L_0x6000034c1ff0;  1 drivers
v0x600002df3cc0_0 .net "weight_in", 7 0, L_0x600002ed2800;  1 drivers
L_0x600002ed26c0 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150098838;
L_0x600002ed2760 .cmp/eq 3, L_0x600002ed26c0, L_0x150098880;
L_0x600002ed28a0 .cmp/eq 3, v0x600002de8990_0, L_0x1500988c8;
L_0x600002ed2940 .cmp/eq 3, v0x600002de8990_0, L_0x150098910;
L_0x600002ed29e0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150098958;
L_0x600002ed2a80 .cmp/eq 32, L_0x600002ed29e0, L_0x1500989a0;
S_0x14a619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002df27f0_0 .net *"_ivl_11", 0 0, L_0x600002ed2d00;  1 drivers
v0x600002df2880_0 .net *"_ivl_12", 15 0, L_0x600002ed2da0;  1 drivers
v0x600002df2910_0 .net/s *"_ivl_4", 15 0, L_0x600002ed2b20;  1 drivers
v0x600002df29a0_0 .net/s *"_ivl_6", 15 0, L_0x600002ed2bc0;  1 drivers
v0x600002df2a30_0 .net/s "a_signed", 7 0, v0x600002df2be0_0;  1 drivers
v0x600002df2ac0_0 .net "act_in", 7 0, v0x600002df15f0_0;  alias, 1 drivers
v0x600002df2b50_0 .var "act_out", 7 0;
v0x600002df2be0_0 .var "act_reg", 7 0;
v0x600002df2c70_0 .net "clear_acc", 0 0, L_0x6000034c1e30;  alias, 1 drivers
v0x600002df2d00_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df2d90_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002df2e20_0 .net "load_weight", 0 0, L_0x6000034c1ff0;  alias, 1 drivers
v0x600002df2eb0_0 .net/s "product", 15 0, L_0x600002ed2c60;  1 drivers
v0x600002df2f40_0 .net/s "product_ext", 31 0, L_0x600002ed2e40;  1 drivers
v0x600002df2fd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x600002df3060_0 .var "psum_out", 31 0;
v0x600002df30f0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df3180_0 .net/s "w_signed", 7 0, v0x600002df32a0_0;  1 drivers
v0x600002df3210_0 .net "weight_in", 7 0, L_0x600002ed2800;  alias, 1 drivers
v0x600002df32a0_0 .var "weight_reg", 7 0;
L_0x600002ed2b20 .extend/s 16, v0x600002df2be0_0;
L_0x600002ed2bc0 .extend/s 16, v0x600002df32a0_0;
L_0x600002ed2c60 .arith/mult 16, L_0x600002ed2b20, L_0x600002ed2bc0;
L_0x600002ed2d00 .part L_0x600002ed2c60, 15, 1;
LS_0x600002ed2da0_0_0 .concat [ 1 1 1 1], L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00;
LS_0x600002ed2da0_0_4 .concat [ 1 1 1 1], L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00;
LS_0x600002ed2da0_0_8 .concat [ 1 1 1 1], L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00;
LS_0x600002ed2da0_0_12 .concat [ 1 1 1 1], L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00, L_0x600002ed2d00;
L_0x600002ed2da0 .concat [ 4 4 4 4], LS_0x600002ed2da0_0_0, LS_0x600002ed2da0_0_4, LS_0x600002ed2da0_0_8, LS_0x600002ed2da0_0_12;
L_0x600002ed2e40 .concat [ 16 16 0 0], L_0x600002ed2c60, L_0x600002ed2da0;
S_0x14a61c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14a6208d0;
 .timescale 0 0;
P_0x600000a8a1c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034c2ed0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed2f80, C4<1>, C4<1>;
L_0x6000034c2e60 .functor AND 1, L_0x600002ed3160, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c2df0 .functor OR 1, L_0x600002ed30c0, L_0x6000034c2e60, C4<0>, C4<0>;
L_0x6000034c1880 .functor AND 1, L_0x15009a4a0, L_0x6000034c2df0, C4<1>, C4<1>;
L_0x6000034c12d0 .functor AND 1, L_0x6000034c1880, L_0x600002ed32a0, C4<1>, C4<1>;
v0x600002dfc900_0 .net *"_ivl_0", 3 0, L_0x600002ed2ee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dfc990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x600002dfca20_0 .net *"_ivl_13", 0 0, L_0x600002ed30c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dfcab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x600002dfcb40_0 .net *"_ivl_17", 0 0, L_0x600002ed3160;  1 drivers
v0x600002dfcbd0_0 .net *"_ivl_20", 0 0, L_0x6000034c2e60;  1 drivers
v0x600002dfcc60_0 .net *"_ivl_22", 0 0, L_0x6000034c2df0;  1 drivers
v0x600002dfccf0_0 .net *"_ivl_24", 0 0, L_0x6000034c1880;  1 drivers
v0x600002dfcd80_0 .net *"_ivl_25", 31 0, L_0x600002ed3200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfce10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfcea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dfcf30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x600002dfcfc0_0 .net *"_ivl_31", 0 0, L_0x600002ed32a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dfd050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x600002dfd0e0_0 .net *"_ivl_6", 0 0, L_0x600002ed2f80;  1 drivers
v0x600002dfd170_0 .net "do_clear", 0 0, L_0x6000034c12d0;  1 drivers
v0x600002dfd200_0 .net "load_weight", 0 0, L_0x6000034c2ed0;  1 drivers
v0x600002dfd290_0 .net "weight_in", 7 0, L_0x600002ed3020;  1 drivers
L_0x600002ed2ee0 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x1500989e8;
L_0x600002ed2f80 .cmp/eq 4, L_0x600002ed2ee0, L_0x150098a30;
L_0x600002ed30c0 .cmp/eq 3, v0x600002de8990_0, L_0x150098a78;
L_0x600002ed3160 .cmp/eq 3, v0x600002de8990_0, L_0x150098ac0;
L_0x600002ed3200 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150098b08;
L_0x600002ed32a0 .cmp/eq 32, L_0x600002ed3200, L_0x150098b50;
S_0x14a61c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a61c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c84c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002df3d50_0 .net *"_ivl_11", 0 0, L_0x600002ed3520;  1 drivers
v0x600002df3de0_0 .net *"_ivl_12", 15 0, L_0x600002ed35c0;  1 drivers
v0x600002df3e70_0 .net/s *"_ivl_4", 15 0, L_0x600002ed3340;  1 drivers
v0x600002df3f00_0 .net/s *"_ivl_6", 15 0, L_0x600002ed33e0;  1 drivers
v0x600002dfc000_0 .net/s "a_signed", 7 0, v0x600002dfc1b0_0;  1 drivers
v0x600002dfc090_0 .net "act_in", 7 0, v0x600002df2b50_0;  alias, 1 drivers
v0x600002dfc120_0 .var "act_out", 7 0;
v0x600002dfc1b0_0 .var "act_reg", 7 0;
v0x600002dfc240_0 .net "clear_acc", 0 0, L_0x6000034c12d0;  alias, 1 drivers
v0x600002dfc2d0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dfc360_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dfc3f0_0 .net "load_weight", 0 0, L_0x6000034c2ed0;  alias, 1 drivers
v0x600002dfc480_0 .net/s "product", 15 0, L_0x600002ed3480;  1 drivers
v0x600002dfc510_0 .net/s "product_ext", 31 0, L_0x600002ed3660;  1 drivers
v0x600002dfc5a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x600002dfc630_0 .var "psum_out", 31 0;
v0x600002dfc6c0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dfc750_0 .net/s "w_signed", 7 0, v0x600002dfc870_0;  1 drivers
v0x600002dfc7e0_0 .net "weight_in", 7 0, L_0x600002ed3020;  alias, 1 drivers
v0x600002dfc870_0 .var "weight_reg", 7 0;
L_0x600002ed3340 .extend/s 16, v0x600002dfc1b0_0;
L_0x600002ed33e0 .extend/s 16, v0x600002dfc870_0;
L_0x600002ed3480 .arith/mult 16, L_0x600002ed3340, L_0x600002ed33e0;
L_0x600002ed3520 .part L_0x600002ed3480, 15, 1;
LS_0x600002ed35c0_0_0 .concat [ 1 1 1 1], L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520;
LS_0x600002ed35c0_0_4 .concat [ 1 1 1 1], L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520;
LS_0x600002ed35c0_0_8 .concat [ 1 1 1 1], L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520;
LS_0x600002ed35c0_0_12 .concat [ 1 1 1 1], L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520, L_0x600002ed3520;
L_0x600002ed35c0 .concat [ 4 4 4 4], LS_0x600002ed35c0_0_0, LS_0x600002ed35c0_0_4, LS_0x600002ed35c0_0_8, LS_0x600002ed35c0_0_12;
L_0x600002ed3660 .concat [ 16 16 0 0], L_0x600002ed3480, L_0x600002ed35c0;
S_0x14a60ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14a6208d0;
 .timescale 0 0;
P_0x600000a8a080 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034c05b0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed37a0, C4<1>, C4<1>;
L_0x6000034c0150 .functor AND 1, L_0x600002ed3980, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c1420 .functor OR 1, L_0x600002ed38e0, L_0x6000034c0150, C4<0>, C4<0>;
L_0x6000034c13b0 .functor AND 1, L_0x15009a4a0, L_0x6000034c1420, C4<1>, C4<1>;
L_0x6000034c1340 .functor AND 1, L_0x6000034c13b0, L_0x600002ed3ac0, C4<1>, C4<1>;
v0x600002dfde60_0 .net *"_ivl_0", 3 0, L_0x600002ed3700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dfdef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x600002dfdf80_0 .net *"_ivl_13", 0 0, L_0x600002ed38e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dfe010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x600002dfe0a0_0 .net *"_ivl_17", 0 0, L_0x600002ed3980;  1 drivers
v0x600002dfe130_0 .net *"_ivl_20", 0 0, L_0x6000034c0150;  1 drivers
v0x600002dfe1c0_0 .net *"_ivl_22", 0 0, L_0x6000034c1420;  1 drivers
v0x600002dfe250_0 .net *"_ivl_24", 0 0, L_0x6000034c13b0;  1 drivers
v0x600002dfe2e0_0 .net *"_ivl_25", 31 0, L_0x600002ed3a20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfe370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfe400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dfe490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x600002dfe520_0 .net *"_ivl_31", 0 0, L_0x600002ed3ac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dfe5b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x600002dfe640_0 .net *"_ivl_6", 0 0, L_0x600002ed37a0;  1 drivers
v0x600002dfe6d0_0 .net "do_clear", 0 0, L_0x6000034c1340;  1 drivers
v0x600002dfe760_0 .net "load_weight", 0 0, L_0x6000034c05b0;  1 drivers
v0x600002dfe7f0_0 .net "weight_in", 7 0, L_0x600002ed3840;  1 drivers
L_0x600002ed3700 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150098b98;
L_0x600002ed37a0 .cmp/eq 4, L_0x600002ed3700, L_0x150098be0;
L_0x600002ed38e0 .cmp/eq 3, v0x600002de8990_0, L_0x150098c28;
L_0x600002ed3980 .cmp/eq 3, v0x600002de8990_0, L_0x150098c70;
L_0x600002ed3a20 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150098cb8;
L_0x600002ed3ac0 .cmp/eq 32, L_0x600002ed3a20, L_0x150098d00;
S_0x14a6100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a60ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dfd320_0 .net *"_ivl_11", 0 0, L_0x600002ed3d40;  1 drivers
v0x600002dfd3b0_0 .net *"_ivl_12", 15 0, L_0x600002ed3de0;  1 drivers
v0x600002dfd440_0 .net/s *"_ivl_4", 15 0, L_0x600002ed3b60;  1 drivers
v0x600002dfd4d0_0 .net/s *"_ivl_6", 15 0, L_0x600002ed3c00;  1 drivers
v0x600002dfd560_0 .net/s "a_signed", 7 0, v0x600002dfd710_0;  1 drivers
v0x600002dfd5f0_0 .net "act_in", 7 0, v0x600002dfc120_0;  alias, 1 drivers
v0x600002dfd680_0 .var "act_out", 7 0;
v0x600002dfd710_0 .var "act_reg", 7 0;
v0x600002dfd7a0_0 .net "clear_acc", 0 0, L_0x6000034c1340;  alias, 1 drivers
v0x600002dfd830_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dfd8c0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dfd950_0 .net "load_weight", 0 0, L_0x6000034c05b0;  alias, 1 drivers
v0x600002dfd9e0_0 .net/s "product", 15 0, L_0x600002ed3ca0;  1 drivers
v0x600002dfda70_0 .net/s "product_ext", 31 0, L_0x600002ed3e80;  1 drivers
v0x600002dfdb00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x600002dfdb90_0 .var "psum_out", 31 0;
v0x600002dfdc20_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dfdcb0_0 .net/s "w_signed", 7 0, v0x600002dfddd0_0;  1 drivers
v0x600002dfdd40_0 .net "weight_in", 7 0, L_0x600002ed3840;  alias, 1 drivers
v0x600002dfddd0_0 .var "weight_reg", 7 0;
L_0x600002ed3b60 .extend/s 16, v0x600002dfd710_0;
L_0x600002ed3c00 .extend/s 16, v0x600002dfddd0_0;
L_0x600002ed3ca0 .arith/mult 16, L_0x600002ed3b60, L_0x600002ed3c00;
L_0x600002ed3d40 .part L_0x600002ed3ca0, 15, 1;
LS_0x600002ed3de0_0_0 .concat [ 1 1 1 1], L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40;
LS_0x600002ed3de0_0_4 .concat [ 1 1 1 1], L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40;
LS_0x600002ed3de0_0_8 .concat [ 1 1 1 1], L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40;
LS_0x600002ed3de0_0_12 .concat [ 1 1 1 1], L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40, L_0x600002ed3d40;
L_0x600002ed3de0 .concat [ 4 4 4 4], LS_0x600002ed3de0_0_0, LS_0x600002ed3de0_0_4, LS_0x600002ed3de0_0_8, LS_0x600002ed3de0_0_12;
L_0x600002ed3e80 .concat [ 16 16 0 0], L_0x600002ed3ca0, L_0x600002ed3de0;
S_0x14a604b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8a380 .param/l "row" 1 7 213, +C4<01>;
S_0x14a604c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14a604b10;
 .timescale 0 0;
P_0x600000a8a400 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034c3870 .functor AND 1, v0x600002d92be0_0, L_0x600002ed7b60, C4<1>, C4<1>;
L_0x6000034c3950 .functor AND 1, L_0x600002ed7e80, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c39c0 .functor OR 1, L_0x600002ed77a0, L_0x6000034c3950, C4<0>, C4<0>;
L_0x6000034c3a30 .functor AND 1, L_0x15009a4a0, L_0x6000034c39c0, C4<1>, C4<1>;
L_0x6000034c3aa0 .functor AND 1, L_0x6000034c3a30, L_0x600002ed7d40, C4<1>, C4<1>;
v0x600002dff3c0_0 .net *"_ivl_0", 2 0, L_0x600002ed3f20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dff450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x600002dff4e0_0 .net *"_ivl_13", 0 0, L_0x600002ed77a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dff570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x600002dff600_0 .net *"_ivl_17", 0 0, L_0x600002ed7e80;  1 drivers
v0x600002dff690_0 .net *"_ivl_20", 0 0, L_0x6000034c3950;  1 drivers
v0x600002dff720_0 .net *"_ivl_22", 0 0, L_0x6000034c39c0;  1 drivers
v0x600002dff7b0_0 .net *"_ivl_24", 0 0, L_0x6000034c3a30;  1 drivers
v0x600002dff840_0 .net *"_ivl_25", 31 0, L_0x600002ed7660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dff8d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dff960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002dff9f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x600002dffa80_0 .net *"_ivl_31", 0 0, L_0x600002ed7d40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dffb10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x600002dffba0_0 .net *"_ivl_6", 0 0, L_0x600002ed7b60;  1 drivers
v0x600002dffc30_0 .net "do_clear", 0 0, L_0x6000034c3aa0;  1 drivers
v0x600002dffcc0_0 .net "load_weight", 0 0, L_0x6000034c3870;  1 drivers
v0x600002dffd50_0 .net "weight_in", 7 0, L_0x600002ed7a20;  1 drivers
L_0x600002ed3f20 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150098d48;
L_0x600002ed7b60 .cmp/eq 3, L_0x600002ed3f20, L_0x150098d90;
L_0x600002ed77a0 .cmp/eq 3, v0x600002de8990_0, L_0x150098dd8;
L_0x600002ed7e80 .cmp/eq 3, v0x600002de8990_0, L_0x150098e20;
L_0x600002ed7660 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150098e68;
L_0x600002ed7d40 .cmp/eq 32, L_0x600002ed7660, L_0x150098eb0;
S_0x14a616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c86c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dfe880_0 .net *"_ivl_11", 0 0, L_0x600002ed7ac0;  1 drivers
v0x600002dfe910_0 .net *"_ivl_12", 15 0, L_0x600002ed72a0;  1 drivers
v0x600002dfe9a0_0 .net/s *"_ivl_4", 15 0, L_0x600002ed7520;  1 drivers
v0x600002dfea30_0 .net/s *"_ivl_6", 15 0, L_0x600002ed7c00;  1 drivers
v0x600002dfeac0_0 .net/s "a_signed", 7 0, v0x600002dfec70_0;  1 drivers
v0x600002dfeb50_0 .net "act_in", 7 0, L_0x6000034c2450;  alias, 1 drivers
v0x600002dfebe0_0 .var "act_out", 7 0;
v0x600002dfec70_0 .var "act_reg", 7 0;
v0x600002dfed00_0 .net "clear_acc", 0 0, L_0x6000034c3aa0;  alias, 1 drivers
v0x600002dfed90_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dfee20_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dfeeb0_0 .net "load_weight", 0 0, L_0x6000034c3870;  alias, 1 drivers
v0x600002dfef40_0 .net/s "product", 15 0, L_0x600002ed7200;  1 drivers
v0x600002dfefd0_0 .net/s "product_ext", 31 0, L_0x600002ed7980;  1 drivers
v0x600002dff060_0 .net "psum_in", 31 0, v0x600002df1b00_0;  alias, 1 drivers
v0x600002dff0f0_0 .var "psum_out", 31 0;
v0x600002dff180_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dff210_0 .net/s "w_signed", 7 0, v0x600002dff330_0;  1 drivers
v0x600002dff2a0_0 .net "weight_in", 7 0, L_0x600002ed7a20;  alias, 1 drivers
v0x600002dff330_0 .var "weight_reg", 7 0;
L_0x600002ed7520 .extend/s 16, v0x600002dfec70_0;
L_0x600002ed7c00 .extend/s 16, v0x600002dff330_0;
L_0x600002ed7200 .arith/mult 16, L_0x600002ed7520, L_0x600002ed7c00;
L_0x600002ed7ac0 .part L_0x600002ed7200, 15, 1;
LS_0x600002ed72a0_0_0 .concat [ 1 1 1 1], L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0;
LS_0x600002ed72a0_0_4 .concat [ 1 1 1 1], L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0;
LS_0x600002ed72a0_0_8 .concat [ 1 1 1 1], L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0;
LS_0x600002ed72a0_0_12 .concat [ 1 1 1 1], L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0, L_0x600002ed7ac0;
L_0x600002ed72a0 .concat [ 4 4 4 4], LS_0x600002ed72a0_0_0, LS_0x600002ed72a0_0_4, LS_0x600002ed72a0_0_8, LS_0x600002ed72a0_0_12;
L_0x600002ed7980 .concat [ 16 16 0 0], L_0x600002ed7200, L_0x600002ed72a0;
S_0x14a616270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14a604b10;
 .timescale 0 0;
P_0x600000a8a040 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034c3bf0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed7840, C4<1>, C4<1>;
L_0x6000034c3c60 .functor AND 1, L_0x600002ed7480, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c3cd0 .functor OR 1, L_0x600002ed7700, L_0x6000034c3c60, C4<0>, C4<0>;
L_0x6000034c3d40 .functor AND 1, L_0x15009a4a0, L_0x6000034c3cd0, C4<1>, C4<1>;
L_0x6000034c3db0 .functor AND 1, L_0x6000034c3d40, L_0x600002ed70c0, C4<1>, C4<1>;
v0x600002df8990_0 .net *"_ivl_0", 2 0, L_0x600002ed7340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002df8a20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x600002df8ab0_0 .net *"_ivl_13", 0 0, L_0x600002ed7700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002df8b40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x600002df8bd0_0 .net *"_ivl_17", 0 0, L_0x600002ed7480;  1 drivers
v0x600002df8c60_0 .net *"_ivl_20", 0 0, L_0x6000034c3c60;  1 drivers
v0x600002df8cf0_0 .net *"_ivl_22", 0 0, L_0x6000034c3cd0;  1 drivers
v0x600002df8d80_0 .net *"_ivl_24", 0 0, L_0x6000034c3d40;  1 drivers
v0x600002df8e10_0 .net *"_ivl_25", 31 0, L_0x600002ed75c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df8ea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002df8f30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002df8fc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x600002df9050_0 .net *"_ivl_31", 0 0, L_0x600002ed70c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002df90e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x600002df9170_0 .net *"_ivl_6", 0 0, L_0x600002ed7840;  1 drivers
v0x600002df9200_0 .net "do_clear", 0 0, L_0x6000034c3db0;  1 drivers
v0x600002df9290_0 .net "load_weight", 0 0, L_0x6000034c3bf0;  1 drivers
v0x600002df9320_0 .net "weight_in", 7 0, L_0x600002ed73e0;  1 drivers
L_0x600002ed7340 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150098ef8;
L_0x600002ed7840 .cmp/eq 3, L_0x600002ed7340, L_0x150098f40;
L_0x600002ed7700 .cmp/eq 3, v0x600002de8990_0, L_0x150098f88;
L_0x600002ed7480 .cmp/eq 3, v0x600002de8990_0, L_0x150098fd0;
L_0x600002ed75c0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099018;
L_0x600002ed70c0 .cmp/eq 32, L_0x600002ed75c0, L_0x150099060;
S_0x14a699f50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dffde0_0 .net *"_ivl_11", 0 0, L_0x600002ed6e40;  1 drivers
v0x600002dffe70_0 .net *"_ivl_12", 15 0, L_0x600002ed6ee0;  1 drivers
v0x600002dfff00_0 .net/s *"_ivl_4", 15 0, L_0x600002ed7160;  1 drivers
v0x600002df8000_0 .net/s *"_ivl_6", 15 0, L_0x600002ed6f80;  1 drivers
v0x600002df8090_0 .net/s "a_signed", 7 0, v0x600002df8240_0;  1 drivers
v0x600002df8120_0 .net "act_in", 7 0, v0x600002dfebe0_0;  alias, 1 drivers
v0x600002df81b0_0 .var "act_out", 7 0;
v0x600002df8240_0 .var "act_reg", 7 0;
v0x600002df82d0_0 .net "clear_acc", 0 0, L_0x6000034c3db0;  alias, 1 drivers
v0x600002df8360_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df83f0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002df8480_0 .net "load_weight", 0 0, L_0x6000034c3bf0;  alias, 1 drivers
v0x600002df8510_0 .net/s "product", 15 0, L_0x600002ed7020;  1 drivers
v0x600002df85a0_0 .net/s "product_ext", 31 0, L_0x600002ed6d00;  1 drivers
v0x600002df8630_0 .net "psum_in", 31 0, v0x600002df3060_0;  alias, 1 drivers
v0x600002df86c0_0 .var "psum_out", 31 0;
v0x600002df8750_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df87e0_0 .net/s "w_signed", 7 0, v0x600002df8900_0;  1 drivers
v0x600002df8870_0 .net "weight_in", 7 0, L_0x600002ed73e0;  alias, 1 drivers
v0x600002df8900_0 .var "weight_reg", 7 0;
L_0x600002ed7160 .extend/s 16, v0x600002df8240_0;
L_0x600002ed6f80 .extend/s 16, v0x600002df8900_0;
L_0x600002ed7020 .arith/mult 16, L_0x600002ed7160, L_0x600002ed6f80;
L_0x600002ed6e40 .part L_0x600002ed7020, 15, 1;
LS_0x600002ed6ee0_0_0 .concat [ 1 1 1 1], L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40;
LS_0x600002ed6ee0_0_4 .concat [ 1 1 1 1], L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40;
LS_0x600002ed6ee0_0_8 .concat [ 1 1 1 1], L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40;
LS_0x600002ed6ee0_0_12 .concat [ 1 1 1 1], L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40, L_0x600002ed6e40;
L_0x600002ed6ee0 .concat [ 4 4 4 4], LS_0x600002ed6ee0_0_0, LS_0x600002ed6ee0_0_4, LS_0x600002ed6ee0_0_8, LS_0x600002ed6ee0_0_12;
L_0x600002ed6d00 .concat [ 16 16 0 0], L_0x600002ed7020, L_0x600002ed6ee0;
S_0x14a69a0c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14a604b10;
 .timescale 0 0;
P_0x600000a8a5c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034c3f00 .functor AND 1, v0x600002d92be0_0, L_0x600002ed6bc0, C4<1>, C4<1>;
L_0x6000034c38e0 .functor AND 1, L_0x600002ed6b20, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c3f70 .functor OR 1, L_0x600002ed6a80, L_0x6000034c38e0, C4<0>, C4<0>;
L_0x6000034c7cd0 .functor AND 1, L_0x15009a4a0, L_0x6000034c3f70, C4<1>, C4<1>;
L_0x6000034c7870 .functor AND 1, L_0x6000034c7cd0, L_0x600002ed69e0, C4<1>, C4<1>;
v0x600002df9ef0_0 .net *"_ivl_0", 3 0, L_0x600002ed6da0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002df9f80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x600002dfa010_0 .net *"_ivl_13", 0 0, L_0x600002ed6a80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dfa0a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x600002dfa130_0 .net *"_ivl_17", 0 0, L_0x600002ed6b20;  1 drivers
v0x600002dfa1c0_0 .net *"_ivl_20", 0 0, L_0x6000034c38e0;  1 drivers
v0x600002dfa250_0 .net *"_ivl_22", 0 0, L_0x6000034c3f70;  1 drivers
v0x600002dfa2e0_0 .net *"_ivl_24", 0 0, L_0x6000034c7cd0;  1 drivers
v0x600002dfa370_0 .net *"_ivl_25", 31 0, L_0x600002ed6940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfa400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfa490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dfa520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x600002dfa5b0_0 .net *"_ivl_31", 0 0, L_0x600002ed69e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002dfa640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x600002dfa6d0_0 .net *"_ivl_6", 0 0, L_0x600002ed6bc0;  1 drivers
v0x600002dfa760_0 .net "do_clear", 0 0, L_0x6000034c7870;  1 drivers
v0x600002dfa7f0_0 .net "load_weight", 0 0, L_0x6000034c3f00;  1 drivers
v0x600002dfa880_0 .net "weight_in", 7 0, L_0x600002ed6c60;  1 drivers
L_0x600002ed6da0 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x1500990a8;
L_0x600002ed6bc0 .cmp/eq 4, L_0x600002ed6da0, L_0x1500990f0;
L_0x600002ed6a80 .cmp/eq 3, v0x600002de8990_0, L_0x150099138;
L_0x600002ed6b20 .cmp/eq 3, v0x600002de8990_0, L_0x150099180;
L_0x600002ed6940 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x1500991c8;
L_0x600002ed69e0 .cmp/eq 32, L_0x600002ed6940, L_0x150099210;
S_0x14a694590 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a69a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002df93b0_0 .net *"_ivl_11", 0 0, L_0x600002ed61c0;  1 drivers
v0x600002df9440_0 .net *"_ivl_12", 15 0, L_0x600002ed5fe0;  1 drivers
v0x600002df94d0_0 .net/s *"_ivl_4", 15 0, L_0x600002ed6620;  1 drivers
v0x600002df9560_0 .net/s *"_ivl_6", 15 0, L_0x600002ed66c0;  1 drivers
v0x600002df95f0_0 .net/s "a_signed", 7 0, v0x600002df97a0_0;  1 drivers
v0x600002df9680_0 .net "act_in", 7 0, v0x600002df81b0_0;  alias, 1 drivers
v0x600002df9710_0 .var "act_out", 7 0;
v0x600002df97a0_0 .var "act_reg", 7 0;
v0x600002df9830_0 .net "clear_acc", 0 0, L_0x6000034c7870;  alias, 1 drivers
v0x600002df98c0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002df9950_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002df99e0_0 .net "load_weight", 0 0, L_0x6000034c3f00;  alias, 1 drivers
v0x600002df9a70_0 .net/s "product", 15 0, L_0x600002ed6120;  1 drivers
v0x600002df9b00_0 .net/s "product_ext", 31 0, L_0x600002ed6080;  1 drivers
v0x600002df9b90_0 .net "psum_in", 31 0, v0x600002dfc630_0;  alias, 1 drivers
v0x600002df9c20_0 .var "psum_out", 31 0;
v0x600002df9cb0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002df9d40_0 .net/s "w_signed", 7 0, v0x600002df9e60_0;  1 drivers
v0x600002df9dd0_0 .net "weight_in", 7 0, L_0x600002ed6c60;  alias, 1 drivers
v0x600002df9e60_0 .var "weight_reg", 7 0;
L_0x600002ed6620 .extend/s 16, v0x600002df97a0_0;
L_0x600002ed66c0 .extend/s 16, v0x600002df9e60_0;
L_0x600002ed6120 .arith/mult 16, L_0x600002ed6620, L_0x600002ed66c0;
L_0x600002ed61c0 .part L_0x600002ed6120, 15, 1;
LS_0x600002ed5fe0_0_0 .concat [ 1 1 1 1], L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0;
LS_0x600002ed5fe0_0_4 .concat [ 1 1 1 1], L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0;
LS_0x600002ed5fe0_0_8 .concat [ 1 1 1 1], L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0;
LS_0x600002ed5fe0_0_12 .concat [ 1 1 1 1], L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0, L_0x600002ed61c0;
L_0x600002ed5fe0 .concat [ 4 4 4 4], LS_0x600002ed5fe0_0_0, LS_0x600002ed5fe0_0_4, LS_0x600002ed5fe0_0_8, LS_0x600002ed5fe0_0_12;
L_0x600002ed6080 .concat [ 16 16 0 0], L_0x600002ed6120, L_0x600002ed5fe0;
S_0x14a694700 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14a604b10;
 .timescale 0 0;
P_0x600000a8a6c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034c6b50 .functor AND 1, v0x600002d92be0_0, L_0x600002ed5f40, C4<1>, C4<1>;
L_0x6000034c66f0 .functor AND 1, L_0x600002ed5c20, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c6290 .functor OR 1, L_0x600002ed5e00, L_0x6000034c66f0, C4<0>, C4<0>;
L_0x6000034c5e30 .functor AND 1, L_0x15009a4a0, L_0x6000034c6290, C4<1>, C4<1>;
L_0x6000034c59d0 .functor AND 1, L_0x6000034c5e30, L_0x600002ed5ae0, C4<1>, C4<1>;
v0x600002dfb450_0 .net *"_ivl_0", 3 0, L_0x600002ed5ea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dfb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x600002dfb570_0 .net *"_ivl_13", 0 0, L_0x600002ed5e00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dfb600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x600002dfb690_0 .net *"_ivl_17", 0 0, L_0x600002ed5c20;  1 drivers
v0x600002dfb720_0 .net *"_ivl_20", 0 0, L_0x6000034c66f0;  1 drivers
v0x600002dfb7b0_0 .net *"_ivl_22", 0 0, L_0x6000034c6290;  1 drivers
v0x600002dfb840_0 .net *"_ivl_24", 0 0, L_0x6000034c5e30;  1 drivers
v0x600002dfb8d0_0 .net *"_ivl_25", 31 0, L_0x600002ed5cc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfb960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dfb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dfba80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x600002dfbb10_0 .net *"_ivl_31", 0 0, L_0x600002ed5ae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dfbba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x600002dfbc30_0 .net *"_ivl_6", 0 0, L_0x600002ed5f40;  1 drivers
v0x600002dfbcc0_0 .net "do_clear", 0 0, L_0x6000034c59d0;  1 drivers
v0x600002dfbd50_0 .net "load_weight", 0 0, L_0x6000034c6b50;  1 drivers
v0x600002dfbde0_0 .net "weight_in", 7 0, L_0x600002ed5d60;  1 drivers
L_0x600002ed5ea0 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150099258;
L_0x600002ed5f40 .cmp/eq 4, L_0x600002ed5ea0, L_0x1500992a0;
L_0x600002ed5e00 .cmp/eq 3, v0x600002de8990_0, L_0x1500992e8;
L_0x600002ed5c20 .cmp/eq 3, v0x600002de8990_0, L_0x150099330;
L_0x600002ed5cc0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099378;
L_0x600002ed5ae0 .cmp/eq 32, L_0x600002ed5cc0, L_0x1500993c0;
S_0x14a691f40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a694700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dfa910_0 .net *"_ivl_11", 0 0, L_0x600002ed5860;  1 drivers
v0x600002dfa9a0_0 .net *"_ivl_12", 15 0, L_0x600002ed5900;  1 drivers
v0x600002dfaa30_0 .net/s *"_ivl_4", 15 0, L_0x600002ed5b80;  1 drivers
v0x600002dfaac0_0 .net/s *"_ivl_6", 15 0, L_0x600002ed59a0;  1 drivers
v0x600002dfab50_0 .net/s "a_signed", 7 0, v0x600002dfad00_0;  1 drivers
v0x600002dfabe0_0 .net "act_in", 7 0, v0x600002df9710_0;  alias, 1 drivers
v0x600002dfac70_0 .var "act_out", 7 0;
v0x600002dfad00_0 .var "act_reg", 7 0;
v0x600002dfad90_0 .net "clear_acc", 0 0, L_0x6000034c59d0;  alias, 1 drivers
v0x600002dfae20_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dfaeb0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dfaf40_0 .net "load_weight", 0 0, L_0x6000034c6b50;  alias, 1 drivers
v0x600002dfafd0_0 .net/s "product", 15 0, L_0x600002ed5a40;  1 drivers
v0x600002dfb060_0 .net/s "product_ext", 31 0, L_0x600002ed5720;  1 drivers
v0x600002dfb0f0_0 .net "psum_in", 31 0, v0x600002dfdb90_0;  alias, 1 drivers
v0x600002dfb180_0 .var "psum_out", 31 0;
v0x600002dfb210_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dfb2a0_0 .net/s "w_signed", 7 0, v0x600002dfb3c0_0;  1 drivers
v0x600002dfb330_0 .net "weight_in", 7 0, L_0x600002ed5d60;  alias, 1 drivers
v0x600002dfb3c0_0 .var "weight_reg", 7 0;
L_0x600002ed5b80 .extend/s 16, v0x600002dfad00_0;
L_0x600002ed59a0 .extend/s 16, v0x600002dfb3c0_0;
L_0x600002ed5a40 .arith/mult 16, L_0x600002ed5b80, L_0x600002ed59a0;
L_0x600002ed5860 .part L_0x600002ed5a40, 15, 1;
LS_0x600002ed5900_0_0 .concat [ 1 1 1 1], L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860;
LS_0x600002ed5900_0_4 .concat [ 1 1 1 1], L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860;
LS_0x600002ed5900_0_8 .concat [ 1 1 1 1], L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860;
LS_0x600002ed5900_0_12 .concat [ 1 1 1 1], L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860, L_0x600002ed5860;
L_0x600002ed5900 .concat [ 4 4 4 4], LS_0x600002ed5900_0_0, LS_0x600002ed5900_0_4, LS_0x600002ed5900_0_8, LS_0x600002ed5900_0_12;
L_0x600002ed5720 .concat [ 16 16 0 0], L_0x600002ed5a40, L_0x600002ed5900;
S_0x14a6920b0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8a7c0 .param/l "row" 1 7 213, +C4<010>;
S_0x14a68f8f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14a6920b0;
 .timescale 0 0;
P_0x600000a8a840 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034c4cb0 .functor AND 1, v0x600002d92be0_0, L_0x600002ed55e0, C4<1>, C4<1>;
L_0x6000034c4c40 .functor AND 1, L_0x600002ed5540, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034c4bd0 .functor OR 1, L_0x600002ed54a0, L_0x6000034c4c40, C4<0>, C4<0>;
L_0x6000034c4b60 .functor AND 1, L_0x15009a4a0, L_0x6000034c4bd0, C4<1>, C4<1>;
L_0x6000034c4a80 .functor AND 1, L_0x6000034c4b60, L_0x600002ed5400, C4<1>, C4<1>;
v0x600002de4a20_0 .net *"_ivl_0", 2 0, L_0x600002ed57c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x600002de4b40_0 .net *"_ivl_13", 0 0, L_0x600002ed54a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x600002de4c60_0 .net *"_ivl_17", 0 0, L_0x600002ed5540;  1 drivers
v0x600002de4cf0_0 .net *"_ivl_20", 0 0, L_0x6000034c4c40;  1 drivers
v0x600002de4d80_0 .net *"_ivl_22", 0 0, L_0x6000034c4bd0;  1 drivers
v0x600002de4e10_0 .net *"_ivl_24", 0 0, L_0x6000034c4b60;  1 drivers
v0x600002de4ea0_0 .net *"_ivl_25", 31 0, L_0x600002ed5360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de4f30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002de5050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x600002de50e0_0 .net *"_ivl_31", 0 0, L_0x600002ed5400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de5170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x600002de5200_0 .net *"_ivl_6", 0 0, L_0x600002ed55e0;  1 drivers
v0x600002de5290_0 .net "do_clear", 0 0, L_0x6000034c4a80;  1 drivers
v0x600002de5320_0 .net "load_weight", 0 0, L_0x6000034c4cb0;  1 drivers
v0x600002de53b0_0 .net "weight_in", 7 0, L_0x600002ed5680;  1 drivers
L_0x600002ed57c0 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150099408;
L_0x600002ed55e0 .cmp/eq 3, L_0x600002ed57c0, L_0x150099450;
L_0x600002ed54a0 .cmp/eq 3, v0x600002de8990_0, L_0x150099498;
L_0x600002ed5540 .cmp/eq 3, v0x600002de8990_0, L_0x1500994e0;
L_0x600002ed5360 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099528;
L_0x600002ed5400 .cmp/eq 32, L_0x600002ed5360, L_0x150099570;
S_0x14a68fa60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a68f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c88c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dfbe70_0 .net *"_ivl_11", 0 0, L_0x600002ed5180;  1 drivers
v0x600002dfbf00_0 .net *"_ivl_12", 15 0, L_0x600002ed4fa0;  1 drivers
v0x600002de4000_0 .net/s *"_ivl_4", 15 0, L_0x600002ed5220;  1 drivers
v0x600002de4090_0 .net/s *"_ivl_6", 15 0, L_0x600002ed52c0;  1 drivers
v0x600002de4120_0 .net/s "a_signed", 7 0, v0x600002de42d0_0;  1 drivers
v0x600002de41b0_0 .net "act_in", 7 0, L_0x6000034c24c0;  alias, 1 drivers
v0x600002de4240_0 .var "act_out", 7 0;
v0x600002de42d0_0 .var "act_reg", 7 0;
v0x600002de4360_0 .net "clear_acc", 0 0, L_0x6000034c4a80;  alias, 1 drivers
v0x600002de43f0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de4480_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de4510_0 .net "load_weight", 0 0, L_0x6000034c4cb0;  alias, 1 drivers
v0x600002de45a0_0 .net/s "product", 15 0, L_0x600002ed50e0;  1 drivers
v0x600002de4630_0 .net/s "product_ext", 31 0, L_0x600002ed5040;  1 drivers
v0x600002de46c0_0 .net "psum_in", 31 0, v0x600002dff0f0_0;  alias, 1 drivers
v0x600002de4750_0 .var "psum_out", 31 0;
v0x600002de47e0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de4870_0 .net/s "w_signed", 7 0, v0x600002de4990_0;  1 drivers
v0x600002de4900_0 .net "weight_in", 7 0, L_0x600002ed5680;  alias, 1 drivers
v0x600002de4990_0 .var "weight_reg", 7 0;
L_0x600002ed5220 .extend/s 16, v0x600002de42d0_0;
L_0x600002ed52c0 .extend/s 16, v0x600002de4990_0;
L_0x600002ed50e0 .arith/mult 16, L_0x600002ed5220, L_0x600002ed52c0;
L_0x600002ed5180 .part L_0x600002ed50e0, 15, 1;
LS_0x600002ed4fa0_0_0 .concat [ 1 1 1 1], L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180;
LS_0x600002ed4fa0_0_4 .concat [ 1 1 1 1], L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180;
LS_0x600002ed4fa0_0_8 .concat [ 1 1 1 1], L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180;
LS_0x600002ed4fa0_0_12 .concat [ 1 1 1 1], L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180, L_0x600002ed5180;
L_0x600002ed4fa0 .concat [ 4 4 4 4], LS_0x600002ed4fa0_0_0, LS_0x600002ed4fa0_0_4, LS_0x600002ed4fa0_0_8, LS_0x600002ed4fa0_0_12;
L_0x600002ed5040 .concat [ 16 16 0 0], L_0x600002ed50e0, L_0x600002ed4fa0;
S_0x14a68d2a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14a6920b0;
 .timescale 0 0;
P_0x600000a8a940 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034cc070 .functor AND 1, v0x600002d92be0_0, L_0x600002ed4f00, C4<1>, C4<1>;
L_0x6000034cc0e0 .functor AND 1, L_0x600002ed4be0, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cc150 .functor OR 1, L_0x600002ed4dc0, L_0x6000034cc0e0, C4<0>, C4<0>;
L_0x6000034cc1c0 .functor AND 1, L_0x15009a4a0, L_0x6000034cc150, C4<1>, C4<1>;
L_0x6000034cc230 .functor AND 1, L_0x6000034cc1c0, L_0x600002ed4aa0, C4<1>, C4<1>;
v0x600002de5f80_0 .net *"_ivl_0", 2 0, L_0x600002ed4e60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de6010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x600002de60a0_0 .net *"_ivl_13", 0 0, L_0x600002ed4dc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de6130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x600002de61c0_0 .net *"_ivl_17", 0 0, L_0x600002ed4be0;  1 drivers
v0x600002de6250_0 .net *"_ivl_20", 0 0, L_0x6000034cc0e0;  1 drivers
v0x600002de62e0_0 .net *"_ivl_22", 0 0, L_0x6000034cc150;  1 drivers
v0x600002de6370_0 .net *"_ivl_24", 0 0, L_0x6000034cc1c0;  1 drivers
v0x600002de6400_0 .net *"_ivl_25", 31 0, L_0x600002ed4c80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de6490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de6520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002de65b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x600002de6640_0 .net *"_ivl_31", 0 0, L_0x600002ed4aa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002de66d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x600002de6760_0 .net *"_ivl_6", 0 0, L_0x600002ed4f00;  1 drivers
v0x600002de67f0_0 .net "do_clear", 0 0, L_0x6000034cc230;  1 drivers
v0x600002de6880_0 .net "load_weight", 0 0, L_0x6000034cc070;  1 drivers
v0x600002de6910_0 .net "weight_in", 7 0, L_0x600002ed4d20;  1 drivers
L_0x600002ed4e60 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x1500995b8;
L_0x600002ed4f00 .cmp/eq 3, L_0x600002ed4e60, L_0x150099600;
L_0x600002ed4dc0 .cmp/eq 3, v0x600002de8990_0, L_0x150099648;
L_0x600002ed4be0 .cmp/eq 3, v0x600002de8990_0, L_0x150099690;
L_0x600002ed4c80 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x1500996d8;
L_0x600002ed4aa0 .cmp/eq 32, L_0x600002ed4c80, L_0x150099720;
S_0x14a68d410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a68d2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c85c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002de5440_0 .net *"_ivl_11", 0 0, L_0x600002ed64e0;  1 drivers
v0x600002de54d0_0 .net *"_ivl_12", 15 0, L_0x600002ed6580;  1 drivers
v0x600002de5560_0 .net/s *"_ivl_4", 15 0, L_0x600002ed4b40;  1 drivers
v0x600002de55f0_0 .net/s *"_ivl_6", 15 0, L_0x600002ed4960;  1 drivers
v0x600002de5680_0 .net/s "a_signed", 7 0, v0x600002de5830_0;  1 drivers
v0x600002de5710_0 .net "act_in", 7 0, v0x600002de4240_0;  alias, 1 drivers
v0x600002de57a0_0 .var "act_out", 7 0;
v0x600002de5830_0 .var "act_reg", 7 0;
v0x600002de58c0_0 .net "clear_acc", 0 0, L_0x6000034cc230;  alias, 1 drivers
v0x600002de5950_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de59e0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de5a70_0 .net "load_weight", 0 0, L_0x6000034cc070;  alias, 1 drivers
v0x600002de5b00_0 .net/s "product", 15 0, L_0x600002ed4a00;  1 drivers
v0x600002de5b90_0 .net/s "product_ext", 31 0, L_0x600002ed63a0;  1 drivers
v0x600002de5c20_0 .net "psum_in", 31 0, v0x600002df86c0_0;  alias, 1 drivers
v0x600002de5cb0_0 .var "psum_out", 31 0;
v0x600002de5d40_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de5dd0_0 .net/s "w_signed", 7 0, v0x600002de5ef0_0;  1 drivers
v0x600002de5e60_0 .net "weight_in", 7 0, L_0x600002ed4d20;  alias, 1 drivers
v0x600002de5ef0_0 .var "weight_reg", 7 0;
L_0x600002ed4b40 .extend/s 16, v0x600002de5830_0;
L_0x600002ed4960 .extend/s 16, v0x600002de5ef0_0;
L_0x600002ed4a00 .arith/mult 16, L_0x600002ed4b40, L_0x600002ed4960;
L_0x600002ed64e0 .part L_0x600002ed4a00, 15, 1;
LS_0x600002ed6580_0_0 .concat [ 1 1 1 1], L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0;
LS_0x600002ed6580_0_4 .concat [ 1 1 1 1], L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0;
LS_0x600002ed6580_0_8 .concat [ 1 1 1 1], L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0;
LS_0x600002ed6580_0_12 .concat [ 1 1 1 1], L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0, L_0x600002ed64e0;
L_0x600002ed6580 .concat [ 4 4 4 4], LS_0x600002ed6580_0_0, LS_0x600002ed6580_0_4, LS_0x600002ed6580_0_8, LS_0x600002ed6580_0_12;
L_0x600002ed63a0 .concat [ 16 16 0 0], L_0x600002ed4a00, L_0x600002ed6580;
S_0x14a68ac50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14a6920b0;
 .timescale 0 0;
P_0x600000a8aa40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034cc380 .functor AND 1, v0x600002d92be0_0, L_0x600002ed6260, C4<1>, C4<1>;
L_0x6000034cc3f0 .functor AND 1, L_0x600002ed4820, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cc460 .functor OR 1, L_0x600002ed46e0, L_0x6000034cc3f0, C4<0>, C4<0>;
L_0x6000034cc4d0 .functor AND 1, L_0x15009a4a0, L_0x6000034cc460, C4<1>, C4<1>;
L_0x6000034cc540 .functor AND 1, L_0x6000034cc4d0, L_0x600002ed78e0, C4<1>, C4<1>;
v0x600002de74e0_0 .net *"_ivl_0", 3 0, L_0x600002ed6440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de7570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x600002de7600_0 .net *"_ivl_13", 0 0, L_0x600002ed46e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de7690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x600002de7720_0 .net *"_ivl_17", 0 0, L_0x600002ed4820;  1 drivers
v0x600002de77b0_0 .net *"_ivl_20", 0 0, L_0x6000034cc3f0;  1 drivers
v0x600002de7840_0 .net *"_ivl_22", 0 0, L_0x6000034cc460;  1 drivers
v0x600002de78d0_0 .net *"_ivl_24", 0 0, L_0x6000034cc4d0;  1 drivers
v0x600002de7960_0 .net *"_ivl_25", 31 0, L_0x600002ed48c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de79f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de7a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002de7b10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x600002de7ba0_0 .net *"_ivl_31", 0 0, L_0x600002ed78e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002de7c30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x600002de7cc0_0 .net *"_ivl_6", 0 0, L_0x600002ed6260;  1 drivers
v0x600002de7d50_0 .net "do_clear", 0 0, L_0x6000034cc540;  1 drivers
v0x600002de7de0_0 .net "load_weight", 0 0, L_0x6000034cc380;  1 drivers
v0x600002de7e70_0 .net "weight_in", 7 0, L_0x600002ed6300;  1 drivers
L_0x600002ed6440 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150099768;
L_0x600002ed6260 .cmp/eq 4, L_0x600002ed6440, L_0x1500997b0;
L_0x600002ed46e0 .cmp/eq 3, v0x600002de8990_0, L_0x1500997f8;
L_0x600002ed4820 .cmp/eq 3, v0x600002de8990_0, L_0x150099840;
L_0x600002ed48c0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099888;
L_0x600002ed78e0 .cmp/eq 32, L_0x600002ed48c0, L_0x1500998d0;
S_0x14a68adc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a68ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c87c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002de69a0_0 .net *"_ivl_11", 0 0, L_0x600002edc1e0;  1 drivers
v0x600002de6a30_0 .net *"_ivl_12", 15 0, L_0x600002edc280;  1 drivers
v0x600002de6ac0_0 .net/s *"_ivl_4", 15 0, L_0x600002edc000;  1 drivers
v0x600002de6b50_0 .net/s *"_ivl_6", 15 0, L_0x600002edc0a0;  1 drivers
v0x600002de6be0_0 .net/s "a_signed", 7 0, v0x600002de6d90_0;  1 drivers
v0x600002de6c70_0 .net "act_in", 7 0, v0x600002de57a0_0;  alias, 1 drivers
v0x600002de6d00_0 .var "act_out", 7 0;
v0x600002de6d90_0 .var "act_reg", 7 0;
v0x600002de6e20_0 .net "clear_acc", 0 0, L_0x6000034cc540;  alias, 1 drivers
v0x600002de6eb0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de6f40_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de6fd0_0 .net "load_weight", 0 0, L_0x6000034cc380;  alias, 1 drivers
v0x600002de7060_0 .net/s "product", 15 0, L_0x600002edc140;  1 drivers
v0x600002de70f0_0 .net/s "product_ext", 31 0, L_0x600002edc320;  1 drivers
v0x600002de7180_0 .net "psum_in", 31 0, v0x600002df9c20_0;  alias, 1 drivers
v0x600002de7210_0 .var "psum_out", 31 0;
v0x600002de72a0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de7330_0 .net/s "w_signed", 7 0, v0x600002de7450_0;  1 drivers
v0x600002de73c0_0 .net "weight_in", 7 0, L_0x600002ed6300;  alias, 1 drivers
v0x600002de7450_0 .var "weight_reg", 7 0;
L_0x600002edc000 .extend/s 16, v0x600002de6d90_0;
L_0x600002edc0a0 .extend/s 16, v0x600002de7450_0;
L_0x600002edc140 .arith/mult 16, L_0x600002edc000, L_0x600002edc0a0;
L_0x600002edc1e0 .part L_0x600002edc140, 15, 1;
LS_0x600002edc280_0_0 .concat [ 1 1 1 1], L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0;
LS_0x600002edc280_0_4 .concat [ 1 1 1 1], L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0;
LS_0x600002edc280_0_8 .concat [ 1 1 1 1], L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0;
LS_0x600002edc280_0_12 .concat [ 1 1 1 1], L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0, L_0x600002edc1e0;
L_0x600002edc280 .concat [ 4 4 4 4], LS_0x600002edc280_0_0, LS_0x600002edc280_0_4, LS_0x600002edc280_0_8, LS_0x600002edc280_0_12;
L_0x600002edc320 .concat [ 16 16 0 0], L_0x600002edc140, L_0x600002edc280;
S_0x14a688600 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14a6920b0;
 .timescale 0 0;
P_0x600000a8ab40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034cc690 .functor AND 1, v0x600002d92be0_0, L_0x600002edc460, C4<1>, C4<1>;
L_0x6000034cc700 .functor AND 1, L_0x600002edc640, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cc770 .functor OR 1, L_0x600002edc5a0, L_0x6000034cc700, C4<0>, C4<0>;
L_0x6000034cc7e0 .functor AND 1, L_0x15009a4a0, L_0x6000034cc770, C4<1>, C4<1>;
L_0x6000034cc850 .functor AND 1, L_0x6000034cc7e0, L_0x600002edc780, C4<1>, C4<1>;
v0x600002de0ab0_0 .net *"_ivl_0", 3 0, L_0x600002edc3c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de0b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x600002de0bd0_0 .net *"_ivl_13", 0 0, L_0x600002edc5a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de0c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x600002de0cf0_0 .net *"_ivl_17", 0 0, L_0x600002edc640;  1 drivers
v0x600002de0d80_0 .net *"_ivl_20", 0 0, L_0x6000034cc700;  1 drivers
v0x600002de0e10_0 .net *"_ivl_22", 0 0, L_0x6000034cc770;  1 drivers
v0x600002de0ea0_0 .net *"_ivl_24", 0 0, L_0x6000034cc7e0;  1 drivers
v0x600002de0f30_0 .net *"_ivl_25", 31 0, L_0x600002edc6e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de0fc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de1050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002de10e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x600002de1170_0 .net *"_ivl_31", 0 0, L_0x600002edc780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002de1200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x600002de1290_0 .net *"_ivl_6", 0 0, L_0x600002edc460;  1 drivers
v0x600002de1320_0 .net "do_clear", 0 0, L_0x6000034cc850;  1 drivers
v0x600002de13b0_0 .net "load_weight", 0 0, L_0x6000034cc690;  1 drivers
v0x600002de1440_0 .net "weight_in", 7 0, L_0x600002edc500;  1 drivers
L_0x600002edc3c0 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150099918;
L_0x600002edc460 .cmp/eq 4, L_0x600002edc3c0, L_0x150099960;
L_0x600002edc5a0 .cmp/eq 3, v0x600002de8990_0, L_0x1500999a8;
L_0x600002edc640 .cmp/eq 3, v0x600002de8990_0, L_0x1500999f0;
L_0x600002edc6e0 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099a38;
L_0x600002edc780 .cmp/eq 32, L_0x600002edc6e0, L_0x150099a80;
S_0x14a688770 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a688600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002de7f00_0 .net *"_ivl_11", 0 0, L_0x600002edca00;  1 drivers
v0x600002de0000_0 .net *"_ivl_12", 15 0, L_0x600002edcaa0;  1 drivers
v0x600002de0090_0 .net/s *"_ivl_4", 15 0, L_0x600002edc820;  1 drivers
v0x600002de0120_0 .net/s *"_ivl_6", 15 0, L_0x600002edc8c0;  1 drivers
v0x600002de01b0_0 .net/s "a_signed", 7 0, v0x600002de0360_0;  1 drivers
v0x600002de0240_0 .net "act_in", 7 0, v0x600002de6d00_0;  alias, 1 drivers
v0x600002de02d0_0 .var "act_out", 7 0;
v0x600002de0360_0 .var "act_reg", 7 0;
v0x600002de03f0_0 .net "clear_acc", 0 0, L_0x6000034cc850;  alias, 1 drivers
v0x600002de0480_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de0510_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de05a0_0 .net "load_weight", 0 0, L_0x6000034cc690;  alias, 1 drivers
v0x600002de0630_0 .net/s "product", 15 0, L_0x600002edc960;  1 drivers
v0x600002de06c0_0 .net/s "product_ext", 31 0, L_0x600002edcb40;  1 drivers
v0x600002de0750_0 .net "psum_in", 31 0, v0x600002dfb180_0;  alias, 1 drivers
v0x600002de07e0_0 .var "psum_out", 31 0;
v0x600002de0870_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de0900_0 .net/s "w_signed", 7 0, v0x600002de0a20_0;  1 drivers
v0x600002de0990_0 .net "weight_in", 7 0, L_0x600002edc500;  alias, 1 drivers
v0x600002de0a20_0 .var "weight_reg", 7 0;
L_0x600002edc820 .extend/s 16, v0x600002de0360_0;
L_0x600002edc8c0 .extend/s 16, v0x600002de0a20_0;
L_0x600002edc960 .arith/mult 16, L_0x600002edc820, L_0x600002edc8c0;
L_0x600002edca00 .part L_0x600002edc960, 15, 1;
LS_0x600002edcaa0_0_0 .concat [ 1 1 1 1], L_0x600002edca00, L_0x600002edca00, L_0x600002edca00, L_0x600002edca00;
LS_0x600002edcaa0_0_4 .concat [ 1 1 1 1], L_0x600002edca00, L_0x600002edca00, L_0x600002edca00, L_0x600002edca00;
LS_0x600002edcaa0_0_8 .concat [ 1 1 1 1], L_0x600002edca00, L_0x600002edca00, L_0x600002edca00, L_0x600002edca00;
LS_0x600002edcaa0_0_12 .concat [ 1 1 1 1], L_0x600002edca00, L_0x600002edca00, L_0x600002edca00, L_0x600002edca00;
L_0x600002edcaa0 .concat [ 4 4 4 4], LS_0x600002edcaa0_0_0, LS_0x600002edcaa0_0_4, LS_0x600002edcaa0_0_8, LS_0x600002edcaa0_0_12;
L_0x600002edcb40 .concat [ 16 16 0 0], L_0x600002edc960, L_0x600002edcaa0;
S_0x14a685fb0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8ac40 .param/l "row" 1 7 213, +C4<011>;
S_0x14a686120 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14a685fb0;
 .timescale 0 0;
P_0x600000a8acc0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000034cc9a0 .functor AND 1, v0x600002d92be0_0, L_0x600002edcc80, C4<1>, C4<1>;
L_0x6000034cca10 .functor AND 1, L_0x600002edce60, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cca80 .functor OR 1, L_0x600002edcdc0, L_0x6000034cca10, C4<0>, C4<0>;
L_0x6000034ccaf0 .functor AND 1, L_0x15009a4a0, L_0x6000034cca80, C4<1>, C4<1>;
L_0x6000034ccb60 .functor AND 1, L_0x6000034ccaf0, L_0x600002edcfa0, C4<1>, C4<1>;
v0x600002de2010_0 .net *"_ivl_0", 2 0, L_0x600002edcbe0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de20a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x600002de2130_0 .net *"_ivl_13", 0 0, L_0x600002edcdc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de21c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x600002de2250_0 .net *"_ivl_17", 0 0, L_0x600002edce60;  1 drivers
v0x600002de22e0_0 .net *"_ivl_20", 0 0, L_0x6000034cca10;  1 drivers
v0x600002de2370_0 .net *"_ivl_22", 0 0, L_0x6000034cca80;  1 drivers
v0x600002de2400_0 .net *"_ivl_24", 0 0, L_0x6000034ccaf0;  1 drivers
v0x600002de2490_0 .net *"_ivl_25", 31 0, L_0x600002edcf00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de2520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de25b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002de2640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x600002de26d0_0 .net *"_ivl_31", 0 0, L_0x600002edcfa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de2760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x600002de27f0_0 .net *"_ivl_6", 0 0, L_0x600002edcc80;  1 drivers
v0x600002de2880_0 .net "do_clear", 0 0, L_0x6000034ccb60;  1 drivers
v0x600002de2910_0 .net "load_weight", 0 0, L_0x6000034cc9a0;  1 drivers
v0x600002de29a0_0 .net "weight_in", 7 0, L_0x600002edcd20;  1 drivers
L_0x600002edcbe0 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150099ac8;
L_0x600002edcc80 .cmp/eq 3, L_0x600002edcbe0, L_0x150099b10;
L_0x600002edcdc0 .cmp/eq 3, v0x600002de8990_0, L_0x150099b58;
L_0x600002edce60 .cmp/eq 3, v0x600002de8990_0, L_0x150099ba0;
L_0x600002edcf00 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099be8;
L_0x600002edcfa0 .cmp/eq 32, L_0x600002edcf00, L_0x150099c30;
S_0x14a683960 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a686120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c89c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002de14d0_0 .net *"_ivl_11", 0 0, L_0x600002edd220;  1 drivers
v0x600002de1560_0 .net *"_ivl_12", 15 0, L_0x600002edd2c0;  1 drivers
v0x600002de15f0_0 .net/s *"_ivl_4", 15 0, L_0x600002edd040;  1 drivers
v0x600002de1680_0 .net/s *"_ivl_6", 15 0, L_0x600002edd0e0;  1 drivers
v0x600002de1710_0 .net/s "a_signed", 7 0, v0x600002de18c0_0;  1 drivers
v0x600002de17a0_0 .net "act_in", 7 0, L_0x6000034c2370;  alias, 1 drivers
v0x600002de1830_0 .var "act_out", 7 0;
v0x600002de18c0_0 .var "act_reg", 7 0;
v0x600002de1950_0 .net "clear_acc", 0 0, L_0x6000034ccb60;  alias, 1 drivers
v0x600002de19e0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de1a70_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de1b00_0 .net "load_weight", 0 0, L_0x6000034cc9a0;  alias, 1 drivers
v0x600002de1b90_0 .net/s "product", 15 0, L_0x600002edd180;  1 drivers
v0x600002de1c20_0 .net/s "product_ext", 31 0, L_0x600002edd360;  1 drivers
v0x600002de1cb0_0 .net "psum_in", 31 0, v0x600002de4750_0;  alias, 1 drivers
v0x600002de1d40_0 .var "psum_out", 31 0;
v0x600002de1dd0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de1e60_0 .net/s "w_signed", 7 0, v0x600002de1f80_0;  1 drivers
v0x600002de1ef0_0 .net "weight_in", 7 0, L_0x600002edcd20;  alias, 1 drivers
v0x600002de1f80_0 .var "weight_reg", 7 0;
L_0x600002edd040 .extend/s 16, v0x600002de18c0_0;
L_0x600002edd0e0 .extend/s 16, v0x600002de1f80_0;
L_0x600002edd180 .arith/mult 16, L_0x600002edd040, L_0x600002edd0e0;
L_0x600002edd220 .part L_0x600002edd180, 15, 1;
LS_0x600002edd2c0_0_0 .concat [ 1 1 1 1], L_0x600002edd220, L_0x600002edd220, L_0x600002edd220, L_0x600002edd220;
LS_0x600002edd2c0_0_4 .concat [ 1 1 1 1], L_0x600002edd220, L_0x600002edd220, L_0x600002edd220, L_0x600002edd220;
LS_0x600002edd2c0_0_8 .concat [ 1 1 1 1], L_0x600002edd220, L_0x600002edd220, L_0x600002edd220, L_0x600002edd220;
LS_0x600002edd2c0_0_12 .concat [ 1 1 1 1], L_0x600002edd220, L_0x600002edd220, L_0x600002edd220, L_0x600002edd220;
L_0x600002edd2c0 .concat [ 4 4 4 4], LS_0x600002edd2c0_0_0, LS_0x600002edd2c0_0_4, LS_0x600002edd2c0_0_8, LS_0x600002edd2c0_0_12;
L_0x600002edd360 .concat [ 16 16 0 0], L_0x600002edd180, L_0x600002edd2c0;
S_0x14a683ad0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14a685fb0;
 .timescale 0 0;
P_0x600000a8adc0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000034cccb0 .functor AND 1, v0x600002d92be0_0, L_0x600002edd4a0, C4<1>, C4<1>;
L_0x6000034ccd20 .functor AND 1, L_0x600002edd680, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034ccd90 .functor OR 1, L_0x600002edd5e0, L_0x6000034ccd20, C4<0>, C4<0>;
L_0x6000034cce00 .functor AND 1, L_0x15009a4a0, L_0x6000034ccd90, C4<1>, C4<1>;
L_0x6000034cce70 .functor AND 1, L_0x6000034cce00, L_0x600002edd7c0, C4<1>, C4<1>;
v0x600002de3570_0 .net *"_ivl_0", 2 0, L_0x600002edd400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002de3600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x600002de3690_0 .net *"_ivl_13", 0 0, L_0x600002edd5e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002de3720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x600002de37b0_0 .net *"_ivl_17", 0 0, L_0x600002edd680;  1 drivers
v0x600002de3840_0 .net *"_ivl_20", 0 0, L_0x6000034ccd20;  1 drivers
v0x600002de38d0_0 .net *"_ivl_22", 0 0, L_0x6000034ccd90;  1 drivers
v0x600002de3960_0 .net *"_ivl_24", 0 0, L_0x6000034cce00;  1 drivers
v0x600002de39f0_0 .net *"_ivl_25", 31 0, L_0x600002edd720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de3a80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002de3b10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002de3ba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x600002de3c30_0 .net *"_ivl_31", 0 0, L_0x600002edd7c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002de3cc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x600002de3d50_0 .net *"_ivl_6", 0 0, L_0x600002edd4a0;  1 drivers
v0x600002de3de0_0 .net "do_clear", 0 0, L_0x6000034cce70;  1 drivers
v0x600002de3e70_0 .net "load_weight", 0 0, L_0x6000034cccb0;  1 drivers
v0x600002de3f00_0 .net "weight_in", 7 0, L_0x600002edd540;  1 drivers
L_0x600002edd400 .concat [ 2 1 0 0], v0x600002d92b50_0, L_0x150099c78;
L_0x600002edd4a0 .cmp/eq 3, L_0x600002edd400, L_0x150099cc0;
L_0x600002edd5e0 .cmp/eq 3, v0x600002de8990_0, L_0x150099d08;
L_0x600002edd680 .cmp/eq 3, v0x600002de8990_0, L_0x150099d50;
L_0x600002edd720 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099d98;
L_0x600002edd7c0 .cmp/eq 32, L_0x600002edd720, L_0x150099de0;
S_0x14a681310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a683ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002de2a30_0 .net *"_ivl_11", 0 0, L_0x600002edda40;  1 drivers
v0x600002de2ac0_0 .net *"_ivl_12", 15 0, L_0x600002eddae0;  1 drivers
v0x600002de2b50_0 .net/s *"_ivl_4", 15 0, L_0x600002edd860;  1 drivers
v0x600002de2be0_0 .net/s *"_ivl_6", 15 0, L_0x600002edd900;  1 drivers
v0x600002de2c70_0 .net/s "a_signed", 7 0, v0x600002de2e20_0;  1 drivers
v0x600002de2d00_0 .net "act_in", 7 0, v0x600002de1830_0;  alias, 1 drivers
v0x600002de2d90_0 .var "act_out", 7 0;
v0x600002de2e20_0 .var "act_reg", 7 0;
v0x600002de2eb0_0 .net "clear_acc", 0 0, L_0x6000034cce70;  alias, 1 drivers
v0x600002de2f40_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de2fd0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002de3060_0 .net "load_weight", 0 0, L_0x6000034cccb0;  alias, 1 drivers
v0x600002de30f0_0 .net/s "product", 15 0, L_0x600002edd9a0;  1 drivers
v0x600002de3180_0 .net/s "product_ext", 31 0, L_0x600002eddb80;  1 drivers
v0x600002de3210_0 .net "psum_in", 31 0, v0x600002de5cb0_0;  alias, 1 drivers
v0x600002de32a0_0 .var "psum_out", 31 0;
v0x600002de3330_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002de33c0_0 .net/s "w_signed", 7 0, v0x600002de34e0_0;  1 drivers
v0x600002de3450_0 .net "weight_in", 7 0, L_0x600002edd540;  alias, 1 drivers
v0x600002de34e0_0 .var "weight_reg", 7 0;
L_0x600002edd860 .extend/s 16, v0x600002de2e20_0;
L_0x600002edd900 .extend/s 16, v0x600002de34e0_0;
L_0x600002edd9a0 .arith/mult 16, L_0x600002edd860, L_0x600002edd900;
L_0x600002edda40 .part L_0x600002edd9a0, 15, 1;
LS_0x600002eddae0_0_0 .concat [ 1 1 1 1], L_0x600002edda40, L_0x600002edda40, L_0x600002edda40, L_0x600002edda40;
LS_0x600002eddae0_0_4 .concat [ 1 1 1 1], L_0x600002edda40, L_0x600002edda40, L_0x600002edda40, L_0x600002edda40;
LS_0x600002eddae0_0_8 .concat [ 1 1 1 1], L_0x600002edda40, L_0x600002edda40, L_0x600002edda40, L_0x600002edda40;
LS_0x600002eddae0_0_12 .concat [ 1 1 1 1], L_0x600002edda40, L_0x600002edda40, L_0x600002edda40, L_0x600002edda40;
L_0x600002eddae0 .concat [ 4 4 4 4], LS_0x600002eddae0_0_0, LS_0x600002eddae0_0_4, LS_0x600002eddae0_0_8, LS_0x600002eddae0_0_12;
L_0x600002eddb80 .concat [ 16 16 0 0], L_0x600002edd9a0, L_0x600002eddae0;
S_0x14a681480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14a685fb0;
 .timescale 0 0;
P_0x600000a8aec0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000034ccfc0 .functor AND 1, v0x600002d92be0_0, L_0x600002eddcc0, C4<1>, C4<1>;
L_0x6000034cd030 .functor AND 1, L_0x600002eddea0, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cd0a0 .functor OR 1, L_0x600002edde00, L_0x6000034cd030, C4<0>, C4<0>;
L_0x6000034cd110 .functor AND 1, L_0x15009a4a0, L_0x6000034cd0a0, C4<1>, C4<1>;
L_0x6000034cd180 .functor AND 1, L_0x6000034cd110, L_0x600002eddfe0, C4<1>, C4<1>;
v0x600002decb40_0 .net *"_ivl_0", 3 0, L_0x600002eddc20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002decbd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x600002decc60_0 .net *"_ivl_13", 0 0, L_0x600002edde00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002deccf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x600002decd80_0 .net *"_ivl_17", 0 0, L_0x600002eddea0;  1 drivers
v0x600002dece10_0 .net *"_ivl_20", 0 0, L_0x6000034cd030;  1 drivers
v0x600002decea0_0 .net *"_ivl_22", 0 0, L_0x6000034cd0a0;  1 drivers
v0x600002decf30_0 .net *"_ivl_24", 0 0, L_0x6000034cd110;  1 drivers
v0x600002decfc0_0 .net *"_ivl_25", 31 0, L_0x600002eddf40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ded050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ded0e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ded170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x600002ded200_0 .net *"_ivl_31", 0 0, L_0x600002eddfe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002ded290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x600002ded320_0 .net *"_ivl_6", 0 0, L_0x600002eddcc0;  1 drivers
v0x600002ded3b0_0 .net "do_clear", 0 0, L_0x6000034cd180;  1 drivers
v0x600002ded440_0 .net "load_weight", 0 0, L_0x6000034ccfc0;  1 drivers
v0x600002ded4d0_0 .net "weight_in", 7 0, L_0x600002eddd60;  1 drivers
L_0x600002eddc20 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150099e28;
L_0x600002eddcc0 .cmp/eq 4, L_0x600002eddc20, L_0x150099e70;
L_0x600002edde00 .cmp/eq 3, v0x600002de8990_0, L_0x150099eb8;
L_0x600002eddea0 .cmp/eq 3, v0x600002de8990_0, L_0x150099f00;
L_0x600002eddf40 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x150099f48;
L_0x600002eddfe0 .cmp/eq 32, L_0x600002eddf40, L_0x150099f90;
S_0x14a67ecc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a681480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002dec000_0 .net *"_ivl_11", 0 0, L_0x600002ede260;  1 drivers
v0x600002dec090_0 .net *"_ivl_12", 15 0, L_0x600002ede300;  1 drivers
v0x600002dec120_0 .net/s *"_ivl_4", 15 0, L_0x600002ede080;  1 drivers
v0x600002dec1b0_0 .net/s *"_ivl_6", 15 0, L_0x600002ede120;  1 drivers
v0x600002dec240_0 .net/s "a_signed", 7 0, v0x600002dec3f0_0;  1 drivers
v0x600002dec2d0_0 .net "act_in", 7 0, v0x600002de2d90_0;  alias, 1 drivers
v0x600002dec360_0 .var "act_out", 7 0;
v0x600002dec3f0_0 .var "act_reg", 7 0;
v0x600002dec480_0 .net "clear_acc", 0 0, L_0x6000034cd180;  alias, 1 drivers
v0x600002dec510_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dec5a0_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dec630_0 .net "load_weight", 0 0, L_0x6000034ccfc0;  alias, 1 drivers
v0x600002dec6c0_0 .net/s "product", 15 0, L_0x600002ede1c0;  1 drivers
v0x600002dec750_0 .net/s "product_ext", 31 0, L_0x600002ede3a0;  1 drivers
v0x600002dec7e0_0 .net "psum_in", 31 0, v0x600002de7210_0;  alias, 1 drivers
v0x600002dec870_0 .var "psum_out", 31 0;
v0x600002dec900_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dec990_0 .net/s "w_signed", 7 0, v0x600002decab0_0;  1 drivers
v0x600002deca20_0 .net "weight_in", 7 0, L_0x600002eddd60;  alias, 1 drivers
v0x600002decab0_0 .var "weight_reg", 7 0;
L_0x600002ede080 .extend/s 16, v0x600002dec3f0_0;
L_0x600002ede120 .extend/s 16, v0x600002decab0_0;
L_0x600002ede1c0 .arith/mult 16, L_0x600002ede080, L_0x600002ede120;
L_0x600002ede260 .part L_0x600002ede1c0, 15, 1;
LS_0x600002ede300_0_0 .concat [ 1 1 1 1], L_0x600002ede260, L_0x600002ede260, L_0x600002ede260, L_0x600002ede260;
LS_0x600002ede300_0_4 .concat [ 1 1 1 1], L_0x600002ede260, L_0x600002ede260, L_0x600002ede260, L_0x600002ede260;
LS_0x600002ede300_0_8 .concat [ 1 1 1 1], L_0x600002ede260, L_0x600002ede260, L_0x600002ede260, L_0x600002ede260;
LS_0x600002ede300_0_12 .concat [ 1 1 1 1], L_0x600002ede260, L_0x600002ede260, L_0x600002ede260, L_0x600002ede260;
L_0x600002ede300 .concat [ 4 4 4 4], LS_0x600002ede300_0_0, LS_0x600002ede300_0_4, LS_0x600002ede300_0_8, LS_0x600002ede300_0_12;
L_0x600002ede3a0 .concat [ 16 16 0 0], L_0x600002ede1c0, L_0x600002ede300;
S_0x14a67ee30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14a685fb0;
 .timescale 0 0;
P_0x600000a8afc0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000034cd2d0 .functor AND 1, v0x600002d92be0_0, L_0x600002ede4e0, C4<1>, C4<1>;
L_0x6000034cd340 .functor AND 1, L_0x600002ede6c0, v0x600002d91680_0, C4<1>, C4<1>;
L_0x6000034cd3b0 .functor OR 1, L_0x600002ede620, L_0x6000034cd340, C4<0>, C4<0>;
L_0x6000034cd420 .functor AND 1, L_0x15009a4a0, L_0x6000034cd3b0, C4<1>, C4<1>;
L_0x6000034cd490 .functor AND 1, L_0x6000034cd420, L_0x600002ede800, C4<1>, C4<1>;
v0x600002dee0a0_0 .net *"_ivl_0", 3 0, L_0x600002ede440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002dee130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x600002dee1c0_0 .net *"_ivl_13", 0 0, L_0x600002ede620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002dee250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x600002dee2e0_0 .net *"_ivl_17", 0 0, L_0x600002ede6c0;  1 drivers
v0x600002dee370_0 .net *"_ivl_20", 0 0, L_0x6000034cd340;  1 drivers
v0x600002dee400_0 .net *"_ivl_22", 0 0, L_0x6000034cd3b0;  1 drivers
v0x600002dee490_0 .net *"_ivl_24", 0 0, L_0x6000034cd420;  1 drivers
v0x600002dee520_0 .net *"_ivl_25", 31 0, L_0x600002ede760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dee5b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002dee640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002dee6d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x600002dee760_0 .net *"_ivl_31", 0 0, L_0x600002ede800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002dee7f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x600002dee880_0 .net *"_ivl_6", 0 0, L_0x600002ede4e0;  1 drivers
v0x600002dee910_0 .net "do_clear", 0 0, L_0x6000034cd490;  1 drivers
v0x600002dee9a0_0 .net "load_weight", 0 0, L_0x6000034cd2d0;  1 drivers
v0x600002deea30_0 .net "weight_in", 7 0, L_0x600002ede580;  1 drivers
L_0x600002ede440 .concat [ 2 2 0 0], v0x600002d92b50_0, L_0x150099fd8;
L_0x600002ede4e0 .cmp/eq 4, L_0x600002ede440, L_0x15009a020;
L_0x600002ede620 .cmp/eq 3, v0x600002de8990_0, L_0x15009a068;
L_0x600002ede6c0 .cmp/eq 3, v0x600002de8990_0, L_0x15009a0b0;
L_0x600002ede760 .concat [ 16 16 0 0], v0x600002de8090_0, L_0x15009a0f8;
L_0x600002ede800 .cmp/eq 32, L_0x600002ede760, L_0x15009a140;
S_0x14a6779d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14a67ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000031c8b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000031c8b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002ded560_0 .net *"_ivl_11", 0 0, L_0x600002edea80;  1 drivers
v0x600002ded5f0_0 .net *"_ivl_12", 15 0, L_0x600002edeb20;  1 drivers
v0x600002ded680_0 .net/s *"_ivl_4", 15 0, L_0x600002ede8a0;  1 drivers
v0x600002ded710_0 .net/s *"_ivl_6", 15 0, L_0x600002ede940;  1 drivers
v0x600002ded7a0_0 .net/s "a_signed", 7 0, v0x600002ded950_0;  1 drivers
v0x600002ded830_0 .net "act_in", 7 0, v0x600002dec360_0;  alias, 1 drivers
v0x600002ded8c0_0 .var "act_out", 7 0;
v0x600002ded950_0 .var "act_reg", 7 0;
v0x600002ded9e0_0 .net "clear_acc", 0 0, L_0x6000034cd490;  alias, 1 drivers
v0x600002deda70_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002dedb00_0 .net "enable", 0 0, L_0x6000034cdc70;  alias, 1 drivers
v0x600002dedb90_0 .net "load_weight", 0 0, L_0x6000034cd2d0;  alias, 1 drivers
v0x600002dedc20_0 .net/s "product", 15 0, L_0x600002ede9e0;  1 drivers
v0x600002dedcb0_0 .net/s "product_ext", 31 0, L_0x600002edebc0;  1 drivers
v0x600002dedd40_0 .net "psum_in", 31 0, v0x600002de07e0_0;  alias, 1 drivers
v0x600002deddd0_0 .var "psum_out", 31 0;
v0x600002dede60_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002dedef0_0 .net/s "w_signed", 7 0, v0x600002dee010_0;  1 drivers
v0x600002dedf80_0 .net "weight_in", 7 0, L_0x600002ede580;  alias, 1 drivers
v0x600002dee010_0 .var "weight_reg", 7 0;
L_0x600002ede8a0 .extend/s 16, v0x600002ded950_0;
L_0x600002ede940 .extend/s 16, v0x600002dee010_0;
L_0x600002ede9e0 .arith/mult 16, L_0x600002ede8a0, L_0x600002ede940;
L_0x600002edea80 .part L_0x600002ede9e0, 15, 1;
LS_0x600002edeb20_0_0 .concat [ 1 1 1 1], L_0x600002edea80, L_0x600002edea80, L_0x600002edea80, L_0x600002edea80;
LS_0x600002edeb20_0_4 .concat [ 1 1 1 1], L_0x600002edea80, L_0x600002edea80, L_0x600002edea80, L_0x600002edea80;
LS_0x600002edeb20_0_8 .concat [ 1 1 1 1], L_0x600002edea80, L_0x600002edea80, L_0x600002edea80, L_0x600002edea80;
LS_0x600002edeb20_0_12 .concat [ 1 1 1 1], L_0x600002edea80, L_0x600002edea80, L_0x600002edea80, L_0x600002edea80;
L_0x600002edeb20 .concat [ 4 4 4 4], LS_0x600002edeb20_0_0, LS_0x600002edeb20_0_4, LS_0x600002edeb20_0_8, LS_0x600002edeb20_0_12;
L_0x600002edebc0 .concat [ 16 16 0 0], L_0x600002ede9e0, L_0x600002edeb20;
S_0x14a677b40 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b0c0 .param/l "row" 1 7 198, +C4<00>;
L_0x6000034c25a0 .functor BUFZ 8, v0x600002df0870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14a675380 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b140 .param/l "row" 1 7 198, +C4<01>;
L_0x6000034c2450 .functor BUFZ 8, v0x600002df0b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14a6754f0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b1c0 .param/l "row" 1 7 198, +C4<010>;
L_0x6000034c24c0 .functor BUFZ 8, v0x600002df0e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14a672d30 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b240 .param/l "row" 1 7 198, +C4<011>;
L_0x6000034c2370 .functor BUFZ 8, v0x600002df10e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14a672ea0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b2c0 .param/l "col" 1 7 279, +C4<00>;
L_0x6000034cd960 .functor BUFZ 32, v0x600002df0510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002deeac0_0 .net *"_ivl_2", 31 0, L_0x6000034cd960;  1 drivers
S_0x14a6706e0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b340 .param/l "col" 1 7 279, +C4<01>;
L_0x6000034cd9d0 .functor BUFZ 32, v0x600002df0630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002deeb50_0 .net *"_ivl_2", 31 0, L_0x6000034cd9d0;  1 drivers
S_0x14a670850 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b3c0 .param/l "col" 1 7 279, +C4<010>;
L_0x6000034cda40 .functor BUFZ 32, v0x600002df0750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002deebe0_0 .net *"_ivl_2", 31 0, L_0x6000034cda40;  1 drivers
S_0x14a6aeeb0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b440 .param/l "col" 1 7 279, +C4<011>;
L_0x6000034cdab0 .functor BUFZ 32, L_0x6000034cd8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002deec70_0 .net *"_ivl_2", 31 0, L_0x6000034cdab0;  1 drivers
S_0x14a6af020 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b4c0 .param/l "col" 1 7 206, +C4<00>;
S_0x14a6a9180 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b540 .param/l "col" 1 7 206, +C4<01>;
S_0x14a6a92f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b5c0 .param/l "col" 1 7 206, +C4<010>;
S_0x14a69c660 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14a66da40;
 .timescale 0 0;
P_0x600000a8b640 .param/l "col" 1 7 206, +C4<011>;
S_0x14a66bbc0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14a69ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14a66bd30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14a66bd70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14a66bdb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000001000000000>;
P_0x14a66bdf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14a66be30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14a66be70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001001>;
L_0x6000034cea70 .functor BUFZ 256, v0x600002deb3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ceae0 .functor BUFZ 256, v0x600002debf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ceb50 .functor BUFZ 256, v0x600002dead00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002dea2e0_0 .var/i "b", 31 0;
v0x600002dea370 .array "bank_addr", 3 0, 8 0;
v0x600002dea400_0 .net "bank_dma", 1 0, L_0x600002eda760;  1 drivers
v0x600002dea490_0 .var "bank_dma_d", 1 0;
v0x600002dea520_0 .net "bank_mxu_a", 1 0, L_0x600002eda580;  1 drivers
v0x600002dea5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002dea640_0 .net "bank_mxu_o", 1 0, L_0x600002eda620;  1 drivers
v0x600002dea6d0_0 .net "bank_mxu_w", 1 0, L_0x600002eda4e0;  1 drivers
v0x600002dea760_0 .var "bank_mxu_w_d", 1 0;
v0x600002dea7f0 .array "bank_rdata", 3 0;
v0x600002dea7f0_0 .net v0x600002dea7f0 0, 255 0, v0x600002de8f30_0; 1 drivers
v0x600002dea7f0_1 .net v0x600002dea7f0 1, 255 0, v0x600002de9440_0; 1 drivers
v0x600002dea7f0_2 .net v0x600002dea7f0 2, 255 0, v0x600002de9950_0; 1 drivers
v0x600002dea7f0_3 .net v0x600002dea7f0 3, 255 0, v0x600002de9e60_0; 1 drivers
v0x600002dea880_0 .var "bank_re", 3 0;
v0x600002dea910_0 .net "bank_vpu", 1 0, L_0x600002eda6c0;  1 drivers
v0x600002dea9a0_0 .var "bank_vpu_d", 1 0;
v0x600002deaa30 .array "bank_wdata", 3 0, 255 0;
v0x600002deaac0_0 .var "bank_we", 3 0;
v0x600002deab50_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002deabe0_0 .net "dma_addr", 19 0, v0x600002df4e10_0;  alias, 1 drivers
v0x600002deac70_0 .net "dma_rdata", 255 0, L_0x6000034ceb50;  alias, 1 drivers
v0x600002dead00_0 .var "dma_rdata_reg", 255 0;
v0x600002dead90_0 .net "dma_re", 0 0, L_0x6000034ce530;  alias, 1 drivers
v0x600002deae20_0 .net "dma_ready", 0 0, L_0x600002edada0;  alias, 1 drivers
v0x600002deaeb0_0 .net "dma_wdata", 255 0, L_0x6000034ce450;  alias, 1 drivers
v0x600002deaf40_0 .net "dma_we", 0 0, L_0x6000034ce4c0;  alias, 1 drivers
v0x600002deafd0_0 .var "grant_dma", 3 0;
v0x600002deb060_0 .var "grant_mxu_a", 3 0;
v0x600002deb0f0_0 .var "grant_mxu_o", 3 0;
v0x600002deb180_0 .var "grant_mxu_w", 3 0;
v0x600002deb210_0 .var "grant_vpu", 3 0;
v0x600002deb2a0_0 .net "mxu_a_addr", 19 0, L_0x600002edf980;  alias, 1 drivers
v0x600002deb330_0 .net "mxu_a_rdata", 255 0, L_0x6000034cea70;  alias, 1 drivers
v0x600002deb3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002deb450_0 .net "mxu_a_re", 0 0, L_0x600002edfa20;  alias, 1 drivers
v0x600002deb4e0_0 .net "mxu_a_ready", 0 0, L_0x600002edac60;  alias, 1 drivers
v0x600002deb570_0 .net "mxu_o_addr", 19 0, L_0x600002edfc00;  alias, 1 drivers
v0x600002deb600_0 .net "mxu_o_ready", 0 0, L_0x600002edad00;  alias, 1 drivers
v0x600002deb690_0 .net "mxu_o_wdata", 255 0, L_0x600002edfde0;  alias, 1 drivers
v0x600002deb720_0 .net "mxu_o_we", 0 0, L_0x6000034cdf10;  alias, 1 drivers
v0x600002deb7b0_0 .net "mxu_w_addr", 19 0, L_0x600002edf700;  alias, 1 drivers
v0x600002deb840_0 .net "mxu_w_rdata", 255 0, v0x600002deb8d0_0;  alias, 1 drivers
v0x600002deb8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002deb960_0 .net "mxu_w_re", 0 0, L_0x600002edf7a0;  alias, 1 drivers
v0x600002deb9f0_0 .net "mxu_w_ready", 0 0, L_0x600002edab20;  alias, 1 drivers
v0x600002deba80_0 .var "req_dma", 3 0;
v0x600002debb10_0 .var "req_mxu_a", 3 0;
v0x600002debba0_0 .var "req_mxu_o", 3 0;
v0x600002debc30_0 .var "req_mxu_w", 3 0;
v0x600002debcc0_0 .var "req_vpu", 3 0;
v0x600002debd50_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002debde0_0 .net "vpu_addr", 19 0, v0x600002d95710_0;  alias, 1 drivers
v0x600002debe70_0 .net "vpu_rdata", 255 0, L_0x6000034ceae0;  alias, 1 drivers
v0x600002debf00_0 .var "vpu_rdata_reg", 255 0;
v0x600002d94000_0 .net "vpu_re", 0 0, L_0x6000034ce300;  alias, 1 drivers
v0x600002d94090_0 .net "vpu_ready", 0 0, L_0x600002edabc0;  alias, 1 drivers
v0x600002d94120_0 .net "vpu_wdata", 255 0, L_0x6000034ce220;  alias, 1 drivers
v0x600002d941b0_0 .net "vpu_we", 0 0, L_0x6000034ce290;  alias, 1 drivers
v0x600002d94240_0 .net "word_dma", 8 0, L_0x600002edaa80;  1 drivers
v0x600002d942d0_0 .net "word_mxu_a", 8 0, L_0x600002eda8a0;  1 drivers
v0x600002d94360_0 .net "word_mxu_o", 8 0, L_0x600002eda940;  1 drivers
v0x600002d943f0_0 .net "word_mxu_w", 8 0, L_0x600002eda800;  1 drivers
v0x600002d94480_0 .net "word_vpu", 8 0, L_0x600002eda9e0;  1 drivers
E_0x600000a8be40/0 .event anyedge, v0x600002dea760_0, v0x600002de8f30_0, v0x600002de9440_0, v0x600002de9950_0;
E_0x600000a8be40/1 .event anyedge, v0x600002de9e60_0, v0x600002dea5b0_0, v0x600002dea9a0_0, v0x600002dea490_0;
E_0x600000a8be40 .event/or E_0x600000a8be40/0, E_0x600000a8be40/1;
E_0x600000a8bec0/0 .event anyedge, v0x600002debc30_0, v0x600002debb10_0, v0x600002debba0_0, v0x600002debcc0_0;
E_0x600000a8bec0/1 .event anyedge, v0x600002deba80_0, v0x600002deb180_0, v0x600002d943f0_0, v0x600002deb060_0;
E_0x600000a8bec0/2 .event anyedge, v0x600002d942d0_0, v0x600002deb0f0_0, v0x600002d94360_0, v0x600002deb690_0;
E_0x600000a8bec0/3 .event anyedge, v0x600002deb210_0, v0x600002d94480_0, v0x600002d94120_0, v0x600002d941b0_0;
E_0x600000a8bec0/4 .event anyedge, v0x600002d94000_0, v0x600002deafd0_0, v0x600002d94240_0, v0x600002df50e0_0;
E_0x600000a8bec0/5 .event anyedge, v0x600002df5200_0, v0x600002df4f30_0;
E_0x600000a8bec0 .event/or E_0x600000a8bec0/0, E_0x600000a8bec0/1, E_0x600000a8bec0/2, E_0x600000a8bec0/3, E_0x600000a8bec0/4, E_0x600000a8bec0/5;
E_0x600000a8bf00/0 .event anyedge, v0x600002deb960_0, v0x600002dea6d0_0, v0x600002deb450_0, v0x600002dea520_0;
E_0x600000a8bf00/1 .event anyedge, v0x600002deb720_0, v0x600002dea640_0, v0x600002d941b0_0, v0x600002d94000_0;
E_0x600000a8bf00/2 .event anyedge, v0x600002dea910_0, v0x600002df5200_0, v0x600002df4f30_0, v0x600002dea400_0;
E_0x600000a8bf00 .event/or E_0x600000a8bf00/0, E_0x600000a8bf00/1, E_0x600000a8bf00/2;
L_0x600002ed9fe0 .part v0x600002deaac0_0, 0, 1;
L_0x600002eda080 .part v0x600002dea880_0, 0, 1;
L_0x600002eda120 .part v0x600002deaac0_0, 1, 1;
L_0x600002eda1c0 .part v0x600002dea880_0, 1, 1;
L_0x600002eda260 .part v0x600002deaac0_0, 2, 1;
L_0x600002eda300 .part v0x600002dea880_0, 2, 1;
L_0x600002eda3a0 .part v0x600002deaac0_0, 3, 1;
L_0x600002eda440 .part v0x600002dea880_0, 3, 1;
L_0x600002eda4e0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002edf700 (v0x600002dea0a0_0) S_0x14a69d440;
L_0x600002eda580 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002edf980 (v0x600002dea0a0_0) S_0x14a69d440;
L_0x600002eda620 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, L_0x600002edfc00 (v0x600002dea0a0_0) S_0x14a69d440;
L_0x600002eda6c0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, v0x600002d95710_0 (v0x600002dea0a0_0) S_0x14a69d440;
L_0x600002eda760 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_bank, 2, v0x600002df4e10_0 (v0x600002dea0a0_0) S_0x14a69d440;
L_0x600002eda800 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002edf700 (v0x600002dea1c0_0) S_0x14a69d5b0;
L_0x600002eda8a0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002edf980 (v0x600002dea1c0_0) S_0x14a69d5b0;
L_0x600002eda940 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, L_0x600002edfc00 (v0x600002dea1c0_0) S_0x14a69d5b0;
L_0x600002eda9e0 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, v0x600002d95710_0 (v0x600002dea1c0_0) S_0x14a69d5b0;
L_0x600002edaa80 .ufunc/vec4 TD_tb_lenet5.dut.sram_inst.get_word, 9, v0x600002df4e10_0 (v0x600002dea1c0_0) S_0x14a69d5b0;
L_0x600002edab20 .part/v v0x600002deb180_0, L_0x600002eda4e0, 1;
L_0x600002edac60 .part/v v0x600002deb060_0, L_0x600002eda580, 1;
L_0x600002edad00 .part/v v0x600002deb0f0_0, L_0x600002eda620, 1;
L_0x600002edabc0 .part/v v0x600002deb210_0, L_0x600002eda6c0, 1;
L_0x600002edada0 .part/v v0x600002deafd0_0, L_0x600002eda760, 1;
S_0x14a66cc70 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14a66bbc0;
 .timescale 0 0;
P_0x600000a8bf40 .param/l "i" 1 9 184, +C4<00>;
S_0x14a66cde0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14a66cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031c8000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x6000031c8040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dea370_0 .array/port v0x600002dea370, 0;
v0x600002de8cf0_0 .net "addr", 8 0, v0x600002dea370_0;  1 drivers
v0x600002de8d80_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de8e10_0 .var/i "i", 31 0;
v0x600002de8ea0 .array "mem", 511 0, 255 0;
v0x600002de8f30_0 .var "rdata", 255 0;
v0x600002de8fc0_0 .net "re", 0 0, L_0x600002eda080;  1 drivers
v0x600002deaa30_0 .array/port v0x600002deaa30, 0;
v0x600002de9050_0 .net "wdata", 255 0, v0x600002deaa30_0;  1 drivers
v0x600002de90e0_0 .net "we", 0 0, L_0x600002ed9fe0;  1 drivers
E_0x600000ab4000 .event posedge, v0x600002df4090_0;
S_0x14a66cf50 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14a66bbc0;
 .timescale 0 0;
P_0x600000ab4080 .param/l "i" 1 9 184, +C4<01>;
S_0x14a66d0c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14a66cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031c8b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x6000031c8bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dea370_1 .array/port v0x600002dea370, 1;
v0x600002de9200_0 .net "addr", 8 0, v0x600002dea370_1;  1 drivers
v0x600002de9290_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de9320_0 .var/i "i", 31 0;
v0x600002de93b0 .array "mem", 511 0, 255 0;
v0x600002de9440_0 .var "rdata", 255 0;
v0x600002de94d0_0 .net "re", 0 0, L_0x600002eda1c0;  1 drivers
v0x600002deaa30_1 .array/port v0x600002deaa30, 1;
v0x600002de9560_0 .net "wdata", 255 0, v0x600002deaa30_1;  1 drivers
v0x600002de95f0_0 .net "we", 0 0, L_0x600002eda120;  1 drivers
S_0x14a6a30d0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14a66bbc0;
 .timescale 0 0;
P_0x600000ab41c0 .param/l "i" 1 9 184, +C4<010>;
S_0x14a6a3240 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14a6a30d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031c8c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x6000031c8c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dea370_2 .array/port v0x600002dea370, 2;
v0x600002de9710_0 .net "addr", 8 0, v0x600002dea370_2;  1 drivers
v0x600002de97a0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de9830_0 .var/i "i", 31 0;
v0x600002de98c0 .array "mem", 511 0, 255 0;
v0x600002de9950_0 .var "rdata", 255 0;
v0x600002de99e0_0 .net "re", 0 0, L_0x600002eda300;  1 drivers
v0x600002deaa30_2 .array/port v0x600002deaa30, 2;
v0x600002de9a70_0 .net "wdata", 255 0, v0x600002deaa30_2;  1 drivers
v0x600002de9b00_0 .net "we", 0 0, L_0x600002eda260;  1 drivers
S_0x14a6a33b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14a66bbc0;
 .timescale 0 0;
P_0x600000ab4300 .param/l "i" 1 9 184, +C4<011>;
S_0x14a69d2d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14a6a33b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000031c8c80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000001000000000>;
P_0x6000031c8cc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002dea370_3 .array/port v0x600002dea370, 3;
v0x600002de9c20_0 .net "addr", 8 0, v0x600002dea370_3;  1 drivers
v0x600002de9cb0_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002de9d40_0 .var/i "i", 31 0;
v0x600002de9dd0 .array "mem", 511 0, 255 0;
v0x600002de9e60_0 .var "rdata", 255 0;
v0x600002de9ef0_0 .net "re", 0 0, L_0x600002eda440;  1 drivers
v0x600002deaa30_3 .array/port v0x600002deaa30, 3;
v0x600002de9f80_0 .net "wdata", 255 0, v0x600002deaa30_3;  1 drivers
v0x600002dea010_0 .net "we", 0 0, L_0x600002eda3a0;  1 drivers
S_0x14a69d440 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14a66bbc0;
 .timescale 0 0;
v0x600002dea0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14a69d440
TD_tb_lenet5.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002dea0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002dea0a0_0;
    %parti/s 2, 9, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14a69d5b0 .scope function.vec4.s9, "get_word" "get_word" 9 81, 9 81 0, S_0x14a66bbc0;
 .timescale 0 0;
v0x600002dea1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14a69d5b0
TD_tb_lenet5.dut.sram_inst.get_word ;
    %load/vec4 v0x600002dea1c0_0;
    %parti/s 9, 2, 3;
    %ret/vec4 0, 0, 9;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14a69d920 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14a69ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14a80f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14a80f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14a80f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14a80f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14a80f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14a80f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14a80f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14a80f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14a80f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14a80f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14a80f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14a80f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14a80f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14a80f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14a80f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14a80f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14a80f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14a80f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14a80f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14a80f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14a80f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14a80f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14a80f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14a80f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14a80fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14a80fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14a80fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14a80fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14a80fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000034ce060 .functor BUFZ 256, L_0x600002ed97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ce0d0 .functor BUFZ 256, L_0x600002ed9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ce140 .functor BUFZ 1, v0x600002d94ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce220 .functor BUFZ 256, v0x600002d95a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000034ce290 .functor BUFZ 1, v0x600002d95b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000034ce300 .functor BUFZ 1, v0x600002d958c0_0, C4<0>, C4<0>, C4<0>;
v0x600002d94510_0 .net *"_ivl_48", 255 0, L_0x600002ed97c0;  1 drivers
v0x600002d945a0_0 .net *"_ivl_50", 6 0, L_0x600002ed9860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002d94630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x600002d946c0_0 .net *"_ivl_56", 255 0, L_0x600002ed9900;  1 drivers
v0x600002d94750_0 .net *"_ivl_58", 6 0, L_0x600002ed99a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002d947e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002d94870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x600002d94900_0 .var "addr_reg", 19 0;
v0x600002d94990_0 .var "alu_result", 255 0;
v0x600002d94a20_0 .net "clk", 0 0, v0x600002d93720_0;  alias, 1 drivers
v0x600002d94ab0_0 .net "cmd", 127 0, v0x600002df0240_0;  alias, 1 drivers
v0x600002d94b40_0 .net "cmd_done", 0 0, L_0x6000034ce140;  alias, 1 drivers
v0x600002d94bd0_0 .net "cmd_ready", 0 0, L_0x600002ed9a40;  alias, 1 drivers
v0x600002d94c60_0 .var "cmd_reg", 127 0;
v0x600002d94cf0_0 .net "cmd_valid", 0 0, L_0x6000034c2ae0;  alias, 1 drivers
v0x600002d94d80_0 .net "count", 15 0, L_0x600002ed9720;  1 drivers
v0x600002d94e10_0 .var "count_reg", 15 0;
v0x600002d94ea0_0 .var "done_reg", 0 0;
v0x600002d94f30_0 .var "elem_count", 15 0;
v0x600002d94fc0_0 .net "imm", 15 0, L_0x600002ed95e0;  1 drivers
v0x600002d95050_0 .var "imm_reg", 15 0;
v0x600002d950e0_0 .var/i "lane", 31 0;
v0x600002d95170 .array "lane_a", 15 0;
v0x600002d95170_0 .net v0x600002d95170 0, 15 0, L_0x600002edff20; 1 drivers
v0x600002d95170_1 .net v0x600002d95170 1, 15 0, L_0x600002ed8000; 1 drivers
v0x600002d95170_2 .net v0x600002d95170 2, 15 0, L_0x600002ed8140; 1 drivers
v0x600002d95170_3 .net v0x600002d95170 3, 15 0, L_0x600002ed8280; 1 drivers
v0x600002d95170_4 .net v0x600002d95170 4, 15 0, L_0x600002ed83c0; 1 drivers
v0x600002d95170_5 .net v0x600002d95170 5, 15 0, L_0x600002ed8500; 1 drivers
v0x600002d95170_6 .net v0x600002d95170 6, 15 0, L_0x600002ed8640; 1 drivers
v0x600002d95170_7 .net v0x600002d95170 7, 15 0, L_0x600002ed8780; 1 drivers
v0x600002d95170_8 .net v0x600002d95170 8, 15 0, L_0x600002ed88c0; 1 drivers
v0x600002d95170_9 .net v0x600002d95170 9, 15 0, L_0x600002ed8a00; 1 drivers
v0x600002d95170_10 .net v0x600002d95170 10, 15 0, L_0x600002ed8be0; 1 drivers
v0x600002d95170_11 .net v0x600002d95170 11, 15 0, L_0x600002ed8c80; 1 drivers
v0x600002d95170_12 .net v0x600002d95170 12, 15 0, L_0x600002ed8dc0; 1 drivers
v0x600002d95170_13 .net v0x600002d95170 13, 15 0, L_0x600002ed8f00; 1 drivers
v0x600002d95170_14 .net v0x600002d95170 14, 15 0, L_0x600002ed9040; 1 drivers
v0x600002d95170_15 .net v0x600002d95170 15, 15 0, L_0x600002ed9180; 1 drivers
v0x600002d95200 .array "lane_b", 15 0;
v0x600002d95200_0 .net v0x600002d95200 0, 15 0, L_0x600002ed4640; 1 drivers
v0x600002d95200_1 .net v0x600002d95200 1, 15 0, L_0x600002ed80a0; 1 drivers
v0x600002d95200_2 .net v0x600002d95200 2, 15 0, L_0x600002ed81e0; 1 drivers
v0x600002d95200_3 .net v0x600002d95200 3, 15 0, L_0x600002ed8320; 1 drivers
v0x600002d95200_4 .net v0x600002d95200 4, 15 0, L_0x600002ed8460; 1 drivers
v0x600002d95200_5 .net v0x600002d95200 5, 15 0, L_0x600002ed85a0; 1 drivers
v0x600002d95200_6 .net v0x600002d95200 6, 15 0, L_0x600002ed86e0; 1 drivers
v0x600002d95200_7 .net v0x600002d95200 7, 15 0, L_0x600002ed8820; 1 drivers
v0x600002d95200_8 .net v0x600002d95200 8, 15 0, L_0x600002ed8960; 1 drivers
v0x600002d95200_9 .net v0x600002d95200 9, 15 0, L_0x600002ed8b40; 1 drivers
v0x600002d95200_10 .net v0x600002d95200 10, 15 0, L_0x600002ed8aa0; 1 drivers
v0x600002d95200_11 .net v0x600002d95200 11, 15 0, L_0x600002ed8d20; 1 drivers
v0x600002d95200_12 .net v0x600002d95200 12, 15 0, L_0x600002ed8e60; 1 drivers
v0x600002d95200_13 .net v0x600002d95200 13, 15 0, L_0x600002ed8fa0; 1 drivers
v0x600002d95200_14 .net v0x600002d95200 14, 15 0, L_0x600002ed90e0; 1 drivers
v0x600002d95200_15 .net v0x600002d95200 15, 15 0, L_0x600002ed9220; 1 drivers
v0x600002d95290 .array "lane_result", 15 0, 15 0;
v0x600002d95320_0 .net "mem_addr", 19 0, L_0x600002ed9680;  1 drivers
v0x600002d953b0_0 .var "mem_addr_reg", 19 0;
v0x600002d95440_0 .net "opcode", 7 0, L_0x600002ed92c0;  1 drivers
v0x600002d954d0_0 .var "reduce_result", 15 0;
v0x600002d95560 .array "reduce_tree", 79 0, 15 0;
v0x600002d955f0_0 .net "rst_n", 0 0, v0x600002d93e70_0;  alias, 1 drivers
v0x600002d95680_0 .net "sram_addr", 19 0, v0x600002d95710_0;  alias, 1 drivers
v0x600002d95710_0 .var "sram_addr_reg", 19 0;
v0x600002d957a0_0 .net "sram_rdata", 255 0, L_0x6000034ceae0;  alias, 1 drivers
v0x600002d95830_0 .net "sram_re", 0 0, L_0x6000034ce300;  alias, 1 drivers
v0x600002d958c0_0 .var "sram_re_reg", 0 0;
v0x600002d95950_0 .net "sram_ready", 0 0, L_0x600002edabc0;  alias, 1 drivers
v0x600002d959e0_0 .net "sram_wdata", 255 0, L_0x6000034ce220;  alias, 1 drivers
v0x600002d95a70_0 .var "sram_wdata_reg", 255 0;
v0x600002d95b00_0 .net "sram_we", 0 0, L_0x6000034ce290;  alias, 1 drivers
v0x600002d95b90_0 .var "sram_we_reg", 0 0;
v0x600002d95c20_0 .var/i "stage", 31 0;
v0x600002d95cb0_0 .var "state", 2 0;
v0x600002d95d40_0 .net "subop", 7 0, L_0x600002ed9360;  1 drivers
v0x600002d95dd0_0 .var "subop_reg", 7 0;
v0x600002d95e60_0 .net "vd", 4 0, L_0x600002ed9400;  1 drivers
v0x600002d95ef0_0 .var "vd_reg", 4 0;
v0x600002d95f80 .array "vrf", 31 0, 255 0;
v0x600002d96010_0 .net "vs1", 4 0, L_0x600002ed94a0;  1 drivers
v0x600002d960a0_0 .net "vs1_data", 255 0, L_0x6000034ce060;  1 drivers
v0x600002d96130_0 .var "vs1_reg", 4 0;
v0x600002d961c0_0 .net "vs2", 4 0, L_0x600002ed9540;  1 drivers
v0x600002d96250_0 .net "vs2_data", 255 0, L_0x6000034ce0d0;  1 drivers
v0x600002d962e0_0 .var "vs2_reg", 4 0;
E_0x600000ab4c00/0 .event anyedge, v0x600002d95170_0, v0x600002d95170_1, v0x600002d95170_2, v0x600002d95170_3;
E_0x600000ab4c00/1 .event anyedge, v0x600002d95170_4, v0x600002d95170_5, v0x600002d95170_6, v0x600002d95170_7;
E_0x600000ab4c00/2 .event anyedge, v0x600002d95170_8, v0x600002d95170_9, v0x600002d95170_10, v0x600002d95170_11;
E_0x600000ab4c00/3 .event anyedge, v0x600002d95170_12, v0x600002d95170_13, v0x600002d95170_14, v0x600002d95170_15;
v0x600002d95560_0 .array/port v0x600002d95560, 0;
v0x600002d95560_1 .array/port v0x600002d95560, 1;
v0x600002d95560_2 .array/port v0x600002d95560, 2;
E_0x600000ab4c00/4 .event anyedge, v0x600002d95dd0_0, v0x600002d95560_0, v0x600002d95560_1, v0x600002d95560_2;
v0x600002d95560_3 .array/port v0x600002d95560, 3;
v0x600002d95560_4 .array/port v0x600002d95560, 4;
v0x600002d95560_5 .array/port v0x600002d95560, 5;
v0x600002d95560_6 .array/port v0x600002d95560, 6;
E_0x600000ab4c00/5 .event anyedge, v0x600002d95560_3, v0x600002d95560_4, v0x600002d95560_5, v0x600002d95560_6;
v0x600002d95560_7 .array/port v0x600002d95560, 7;
v0x600002d95560_8 .array/port v0x600002d95560, 8;
v0x600002d95560_9 .array/port v0x600002d95560, 9;
v0x600002d95560_10 .array/port v0x600002d95560, 10;
E_0x600000ab4c00/6 .event anyedge, v0x600002d95560_7, v0x600002d95560_8, v0x600002d95560_9, v0x600002d95560_10;
v0x600002d95560_11 .array/port v0x600002d95560, 11;
v0x600002d95560_12 .array/port v0x600002d95560, 12;
v0x600002d95560_13 .array/port v0x600002d95560, 13;
v0x600002d95560_14 .array/port v0x600002d95560, 14;
E_0x600000ab4c00/7 .event anyedge, v0x600002d95560_11, v0x600002d95560_12, v0x600002d95560_13, v0x600002d95560_14;
v0x600002d95560_15 .array/port v0x600002d95560, 15;
v0x600002d95560_16 .array/port v0x600002d95560, 16;
v0x600002d95560_17 .array/port v0x600002d95560, 17;
v0x600002d95560_18 .array/port v0x600002d95560, 18;
E_0x600000ab4c00/8 .event anyedge, v0x600002d95560_15, v0x600002d95560_16, v0x600002d95560_17, v0x600002d95560_18;
v0x600002d95560_19 .array/port v0x600002d95560, 19;
v0x600002d95560_20 .array/port v0x600002d95560, 20;
v0x600002d95560_21 .array/port v0x600002d95560, 21;
v0x600002d95560_22 .array/port v0x600002d95560, 22;
E_0x600000ab4c00/9 .event anyedge, v0x600002d95560_19, v0x600002d95560_20, v0x600002d95560_21, v0x600002d95560_22;
v0x600002d95560_23 .array/port v0x600002d95560, 23;
v0x600002d95560_24 .array/port v0x600002d95560, 24;
v0x600002d95560_25 .array/port v0x600002d95560, 25;
v0x600002d95560_26 .array/port v0x600002d95560, 26;
E_0x600000ab4c00/10 .event anyedge, v0x600002d95560_23, v0x600002d95560_24, v0x600002d95560_25, v0x600002d95560_26;
v0x600002d95560_27 .array/port v0x600002d95560, 27;
v0x600002d95560_28 .array/port v0x600002d95560, 28;
v0x600002d95560_29 .array/port v0x600002d95560, 29;
v0x600002d95560_30 .array/port v0x600002d95560, 30;
E_0x600000ab4c00/11 .event anyedge, v0x600002d95560_27, v0x600002d95560_28, v0x600002d95560_29, v0x600002d95560_30;
v0x600002d95560_31 .array/port v0x600002d95560, 31;
v0x600002d95560_32 .array/port v0x600002d95560, 32;
v0x600002d95560_33 .array/port v0x600002d95560, 33;
v0x600002d95560_34 .array/port v0x600002d95560, 34;
E_0x600000ab4c00/12 .event anyedge, v0x600002d95560_31, v0x600002d95560_32, v0x600002d95560_33, v0x600002d95560_34;
v0x600002d95560_35 .array/port v0x600002d95560, 35;
v0x600002d95560_36 .array/port v0x600002d95560, 36;
v0x600002d95560_37 .array/port v0x600002d95560, 37;
v0x600002d95560_38 .array/port v0x600002d95560, 38;
E_0x600000ab4c00/13 .event anyedge, v0x600002d95560_35, v0x600002d95560_36, v0x600002d95560_37, v0x600002d95560_38;
v0x600002d95560_39 .array/port v0x600002d95560, 39;
v0x600002d95560_40 .array/port v0x600002d95560, 40;
v0x600002d95560_41 .array/port v0x600002d95560, 41;
v0x600002d95560_42 .array/port v0x600002d95560, 42;
E_0x600000ab4c00/14 .event anyedge, v0x600002d95560_39, v0x600002d95560_40, v0x600002d95560_41, v0x600002d95560_42;
v0x600002d95560_43 .array/port v0x600002d95560, 43;
v0x600002d95560_44 .array/port v0x600002d95560, 44;
v0x600002d95560_45 .array/port v0x600002d95560, 45;
v0x600002d95560_46 .array/port v0x600002d95560, 46;
E_0x600000ab4c00/15 .event anyedge, v0x600002d95560_43, v0x600002d95560_44, v0x600002d95560_45, v0x600002d95560_46;
v0x600002d95560_47 .array/port v0x600002d95560, 47;
v0x600002d95560_48 .array/port v0x600002d95560, 48;
v0x600002d95560_49 .array/port v0x600002d95560, 49;
v0x600002d95560_50 .array/port v0x600002d95560, 50;
E_0x600000ab4c00/16 .event anyedge, v0x600002d95560_47, v0x600002d95560_48, v0x600002d95560_49, v0x600002d95560_50;
v0x600002d95560_51 .array/port v0x600002d95560, 51;
v0x600002d95560_52 .array/port v0x600002d95560, 52;
v0x600002d95560_53 .array/port v0x600002d95560, 53;
v0x600002d95560_54 .array/port v0x600002d95560, 54;
E_0x600000ab4c00/17 .event anyedge, v0x600002d95560_51, v0x600002d95560_52, v0x600002d95560_53, v0x600002d95560_54;
v0x600002d95560_55 .array/port v0x600002d95560, 55;
v0x600002d95560_56 .array/port v0x600002d95560, 56;
v0x600002d95560_57 .array/port v0x600002d95560, 57;
v0x600002d95560_58 .array/port v0x600002d95560, 58;
E_0x600000ab4c00/18 .event anyedge, v0x600002d95560_55, v0x600002d95560_56, v0x600002d95560_57, v0x600002d95560_58;
v0x600002d95560_59 .array/port v0x600002d95560, 59;
v0x600002d95560_60 .array/port v0x600002d95560, 60;
v0x600002d95560_61 .array/port v0x600002d95560, 61;
v0x600002d95560_62 .array/port v0x600002d95560, 62;
E_0x600000ab4c00/19 .event anyedge, v0x600002d95560_59, v0x600002d95560_60, v0x600002d95560_61, v0x600002d95560_62;
v0x600002d95560_63 .array/port v0x600002d95560, 63;
v0x600002d95560_64 .array/port v0x600002d95560, 64;
v0x600002d95560_65 .array/port v0x600002d95560, 65;
v0x600002d95560_66 .array/port v0x600002d95560, 66;
E_0x600000ab4c00/20 .event anyedge, v0x600002d95560_63, v0x600002d95560_64, v0x600002d95560_65, v0x600002d95560_66;
v0x600002d95560_67 .array/port v0x600002d95560, 67;
v0x600002d95560_68 .array/port v0x600002d95560, 68;
v0x600002d95560_69 .array/port v0x600002d95560, 69;
v0x600002d95560_70 .array/port v0x600002d95560, 70;
E_0x600000ab4c00/21 .event anyedge, v0x600002d95560_67, v0x600002d95560_68, v0x600002d95560_69, v0x600002d95560_70;
v0x600002d95560_71 .array/port v0x600002d95560, 71;
v0x600002d95560_72 .array/port v0x600002d95560, 72;
v0x600002d95560_73 .array/port v0x600002d95560, 73;
v0x600002d95560_74 .array/port v0x600002d95560, 74;
E_0x600000ab4c00/22 .event anyedge, v0x600002d95560_71, v0x600002d95560_72, v0x600002d95560_73, v0x600002d95560_74;
v0x600002d95560_75 .array/port v0x600002d95560, 75;
v0x600002d95560_76 .array/port v0x600002d95560, 76;
v0x600002d95560_77 .array/port v0x600002d95560, 77;
v0x600002d95560_78 .array/port v0x600002d95560, 78;
E_0x600000ab4c00/23 .event anyedge, v0x600002d95560_75, v0x600002d95560_76, v0x600002d95560_77, v0x600002d95560_78;
v0x600002d95560_79 .array/port v0x600002d95560, 79;
E_0x600000ab4c00/24 .event anyedge, v0x600002d95560_79;
E_0x600000ab4c00 .event/or E_0x600000ab4c00/0, E_0x600000ab4c00/1, E_0x600000ab4c00/2, E_0x600000ab4c00/3, E_0x600000ab4c00/4, E_0x600000ab4c00/5, E_0x600000ab4c00/6, E_0x600000ab4c00/7, E_0x600000ab4c00/8, E_0x600000ab4c00/9, E_0x600000ab4c00/10, E_0x600000ab4c00/11, E_0x600000ab4c00/12, E_0x600000ab4c00/13, E_0x600000ab4c00/14, E_0x600000ab4c00/15, E_0x600000ab4c00/16, E_0x600000ab4c00/17, E_0x600000ab4c00/18, E_0x600000ab4c00/19, E_0x600000ab4c00/20, E_0x600000ab4c00/21, E_0x600000ab4c00/22, E_0x600000ab4c00/23, E_0x600000ab4c00/24;
L_0x600002edff20 .part L_0x6000034ce060, 0, 16;
L_0x600002ed4640 .part L_0x6000034ce0d0, 0, 16;
L_0x600002ed8000 .part L_0x6000034ce060, 16, 16;
L_0x600002ed80a0 .part L_0x6000034ce0d0, 16, 16;
L_0x600002ed8140 .part L_0x6000034ce060, 32, 16;
L_0x600002ed81e0 .part L_0x6000034ce0d0, 32, 16;
L_0x600002ed8280 .part L_0x6000034ce060, 48, 16;
L_0x600002ed8320 .part L_0x6000034ce0d0, 48, 16;
L_0x600002ed83c0 .part L_0x6000034ce060, 64, 16;
L_0x600002ed8460 .part L_0x6000034ce0d0, 64, 16;
L_0x600002ed8500 .part L_0x6000034ce060, 80, 16;
L_0x600002ed85a0 .part L_0x6000034ce0d0, 80, 16;
L_0x600002ed8640 .part L_0x6000034ce060, 96, 16;
L_0x600002ed86e0 .part L_0x6000034ce0d0, 96, 16;
L_0x600002ed8780 .part L_0x6000034ce060, 112, 16;
L_0x600002ed8820 .part L_0x6000034ce0d0, 112, 16;
L_0x600002ed88c0 .part L_0x6000034ce060, 128, 16;
L_0x600002ed8960 .part L_0x6000034ce0d0, 128, 16;
L_0x600002ed8a00 .part L_0x6000034ce060, 144, 16;
L_0x600002ed8b40 .part L_0x6000034ce0d0, 144, 16;
L_0x600002ed8be0 .part L_0x6000034ce060, 160, 16;
L_0x600002ed8aa0 .part L_0x6000034ce0d0, 160, 16;
L_0x600002ed8c80 .part L_0x6000034ce060, 176, 16;
L_0x600002ed8d20 .part L_0x6000034ce0d0, 176, 16;
L_0x600002ed8dc0 .part L_0x6000034ce060, 192, 16;
L_0x600002ed8e60 .part L_0x6000034ce0d0, 192, 16;
L_0x600002ed8f00 .part L_0x6000034ce060, 208, 16;
L_0x600002ed8fa0 .part L_0x6000034ce0d0, 208, 16;
L_0x600002ed9040 .part L_0x6000034ce060, 224, 16;
L_0x600002ed90e0 .part L_0x6000034ce0d0, 224, 16;
L_0x600002ed9180 .part L_0x6000034ce060, 240, 16;
L_0x600002ed9220 .part L_0x6000034ce0d0, 240, 16;
L_0x600002ed92c0 .part v0x600002df0240_0, 120, 8;
L_0x600002ed9360 .part v0x600002df0240_0, 112, 8;
L_0x600002ed9400 .part v0x600002df0240_0, 107, 5;
L_0x600002ed94a0 .part v0x600002df0240_0, 102, 5;
L_0x600002ed9540 .part v0x600002df0240_0, 97, 5;
L_0x600002ed95e0 .part v0x600002df0240_0, 32, 16;
L_0x600002ed9680 .part v0x600002df0240_0, 76, 20;
L_0x600002ed9720 .part v0x600002df0240_0, 48, 16;
L_0x600002ed97c0 .array/port v0x600002d95f80, L_0x600002ed9860;
L_0x600002ed9860 .concat [ 5 2 0 0], v0x600002d96130_0, L_0x15009a848;
L_0x600002ed9900 .array/port v0x600002d95f80, L_0x600002ed99a0;
L_0x600002ed99a0 .concat [ 5 2 0 0], v0x600002d962e0_0, L_0x15009a890;
L_0x600002ed9a40 .cmp/eq 3, v0x600002d95cb0_0, L_0x15009a8d8;
S_0x14a69dda0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4c40 .param/l "i" 1 10 137, +C4<00>;
v0x600002d95290_0 .array/port v0x600002d95290, 0;
v0x600002d95290_1 .array/port v0x600002d95290, 1;
v0x600002d95290_2 .array/port v0x600002d95290, 2;
v0x600002d95290_3 .array/port v0x600002d95290, 3;
E_0x600000ab4cc0/0 .event anyedge, v0x600002d95290_0, v0x600002d95290_1, v0x600002d95290_2, v0x600002d95290_3;
v0x600002d95290_4 .array/port v0x600002d95290, 4;
v0x600002d95290_5 .array/port v0x600002d95290, 5;
v0x600002d95290_6 .array/port v0x600002d95290, 6;
v0x600002d95290_7 .array/port v0x600002d95290, 7;
E_0x600000ab4cc0/1 .event anyedge, v0x600002d95290_4, v0x600002d95290_5, v0x600002d95290_6, v0x600002d95290_7;
v0x600002d95290_8 .array/port v0x600002d95290, 8;
v0x600002d95290_9 .array/port v0x600002d95290, 9;
v0x600002d95290_10 .array/port v0x600002d95290, 10;
v0x600002d95290_11 .array/port v0x600002d95290, 11;
E_0x600000ab4cc0/2 .event anyedge, v0x600002d95290_8, v0x600002d95290_9, v0x600002d95290_10, v0x600002d95290_11;
v0x600002d95290_12 .array/port v0x600002d95290, 12;
v0x600002d95290_13 .array/port v0x600002d95290, 13;
v0x600002d95290_14 .array/port v0x600002d95290, 14;
v0x600002d95290_15 .array/port v0x600002d95290, 15;
E_0x600000ab4cc0/3 .event anyedge, v0x600002d95290_12, v0x600002d95290_13, v0x600002d95290_14, v0x600002d95290_15;
E_0x600000ab4cc0 .event/or E_0x600000ab4cc0/0, E_0x600000ab4cc0/1, E_0x600000ab4cc0/2, E_0x600000ab4cc0/3;
E_0x600000ab4d00/0 .event anyedge, v0x600002d95dd0_0, v0x600002d95170_0, v0x600002d95170_1, v0x600002d95170_2;
E_0x600000ab4d00/1 .event anyedge, v0x600002d95170_3, v0x600002d95170_4, v0x600002d95170_5, v0x600002d95170_6;
E_0x600000ab4d00/2 .event anyedge, v0x600002d95170_7, v0x600002d95170_8, v0x600002d95170_9, v0x600002d95170_10;
E_0x600000ab4d00/3 .event anyedge, v0x600002d95170_11, v0x600002d95170_12, v0x600002d95170_13, v0x600002d95170_14;
E_0x600000ab4d00/4 .event anyedge, v0x600002d95170_15, v0x600002d95200_0, v0x600002d95200_1, v0x600002d95200_2;
E_0x600000ab4d00/5 .event anyedge, v0x600002d95200_3, v0x600002d95200_4, v0x600002d95200_5, v0x600002d95200_6;
E_0x600000ab4d00/6 .event anyedge, v0x600002d95200_7, v0x600002d95200_8, v0x600002d95200_9, v0x600002d95200_10;
E_0x600000ab4d00/7 .event anyedge, v0x600002d95200_11, v0x600002d95200_12, v0x600002d95200_13, v0x600002d95200_14;
E_0x600000ab4d00/8 .event anyedge, v0x600002d95200_15, v0x600002d95050_0;
E_0x600000ab4d00 .event/or E_0x600000ab4d00/0, E_0x600000ab4d00/1, E_0x600000ab4d00/2, E_0x600000ab4d00/3, E_0x600000ab4d00/4, E_0x600000ab4d00/5, E_0x600000ab4d00/6, E_0x600000ab4d00/7, E_0x600000ab4d00/8;
S_0x14a69df10 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4d40 .param/l "i" 1 10 137, +C4<01>;
S_0x14a69e080 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4dc0 .param/l "i" 1 10 137, +C4<010>;
S_0x14a69e1f0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4e40 .param/l "i" 1 10 137, +C4<011>;
S_0x14a69e360 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4f00 .param/l "i" 1 10 137, +C4<0100>;
S_0x14a69e4d0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4f80 .param/l "i" 1 10 137, +C4<0101>;
S_0x14a69e640 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5000 .param/l "i" 1 10 137, +C4<0110>;
S_0x14a69e7b0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5080 .param/l "i" 1 10 137, +C4<0111>;
S_0x14a69e920 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab4ec0 .param/l "i" 1 10 137, +C4<01000>;
S_0x14a69ea90 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5140 .param/l "i" 1 10 137, +C4<01001>;
S_0x14a69ec00 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab51c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x14a69ed70 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5240 .param/l "i" 1 10 137, +C4<01011>;
S_0x14a69eee0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab52c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x14a69f050 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5340 .param/l "i" 1 10 137, +C4<01101>;
S_0x14a69f1c0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab53c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x14a69f330 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14a69d920;
 .timescale 0 0;
P_0x600000ab5440 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14a66de80;
T_2 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df7a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df7b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df79f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002df7690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002df7a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002df7a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002df7a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002df02d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002df7b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002df7b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002df7b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002df69a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002df79f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002df79f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002df79f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002df7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002df7720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002df7a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002df7a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002df0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002df0360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002df7b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002df7b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002df6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002df6a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002df79f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002df79f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14a66de80;
T_3 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df7ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002df7210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002df6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df70f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002df7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df7840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002df0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df0480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002df6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df0090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df66d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df6760_0, 0;
    %fork t_1, S_0x14a697ce0;
    %jmp t_0;
    .scope S_0x14a697ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df5440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002df5440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002df5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df7450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002df5440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df7330, 0, 4;
    %load/vec4 v0x600002df5440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df5440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14a66de80;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002df7840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002df7720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df7840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002df0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002df0360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df0480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002df6b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002df6a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df70f0_0, 0;
    %load/vec4 v0x600002df7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002df7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002df7cc0_0;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002df7960_0;
    %assign/vec4 v0x600002df6f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df70f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002df7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002df6fd0_0;
    %assign/vec4 v0x600002df7210_0, 0;
    %load/vec4 v0x600002df6fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002df66d0_0, 0;
    %load/vec4 v0x600002df6fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002df6760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002df66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df7450, 0, 4;
    %load/vec4 v0x600002df7210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df7330, 0, 4;
    %load/vec4 v0x600002df73c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002df7330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002df7330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df7330, 0, 4;
    %load/vec4 v0x600002df73c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002df7450, 4;
    %assign/vec4 v0x600002df7960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002df73c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df0090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002df6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df6c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002df6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002df66d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002df7210_0;
    %assign/vec4 v0x600002df7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df7840_0, 0;
    %load/vec4 v0x600002df7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002df7210_0;
    %assign/vec4 v0x600002df0240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df0480_0, 0;
    %load/vec4 v0x600002df0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002df7210_0;
    %assign/vec4 v0x600002df6910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df6b50_0, 0;
    %load/vec4 v0x600002df6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002df6760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002df74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002df0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002df67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002df6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002df7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df0090_0, 0;
    %load/vec4 v0x600002df7960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002df7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002df7cc0_0;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002df7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df6d90_0, 0;
    %load/vec4 v0x600002df7cc0_0;
    %assign/vec4 v0x600002df7960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002df73c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df7d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14a67b570;
T_4 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df0870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002de8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de87e0, 4;
    %assign/vec4 v0x600002df0870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14a6768d0;
T_5 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df0ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002df0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002df0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0a20, 0, 4;
    %load/vec4 v0x600002df0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df0ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df0b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002de8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df0ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002df0ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002df0ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0a20, 4;
    %ix/getv/s 3, v0x600002df0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0a20, 0, 4;
    %load/vec4 v0x600002df0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df0ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002df0a20, 4;
    %assign/vec4 v0x600002df0b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14a671c30;
T_6 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df0d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002df0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002df0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0cf0, 0, 4;
    %load/vec4 v0x600002df0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df0d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df0e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002de8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df0d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002df0d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002df0d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0cf0, 4;
    %ix/getv/s 3, v0x600002df0d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0cf0, 0, 4;
    %load/vec4 v0x600002df0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df0d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002df0cf0, 4;
    %assign/vec4 v0x600002df0e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14a620760;
T_7 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df1050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002df1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002df1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0fc0, 0, 4;
    %load/vec4 v0x600002df1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df1050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df10e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002de8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df1050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002df1050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002df1050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0fc0, 4;
    %ix/getv/s 3, v0x600002df1050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0fc0, 0, 4;
    %load/vec4 v0x600002df1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df1050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002df0fc0, 4;
    %assign/vec4 v0x600002df10e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14a60bc10;
T_8 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df1b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df1d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df15f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002df1b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002df18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002df1cb0_0;
    %assign/vec4 v0x600002df1d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002df1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002df1560_0;
    %assign/vec4 v0x600002df1680_0, 0;
    %load/vec4 v0x600002df1680_0;
    %assign/vec4 v0x600002df15f0_0, 0;
    %load/vec4 v0x600002df1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002df19e0_0;
    %assign/vec4 v0x600002df1b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002df1a70_0;
    %load/vec4 v0x600002df19e0_0;
    %add;
    %assign/vec4 v0x600002df1b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14a619db0;
T_9 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002df3060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002df2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002df3210_0;
    %assign/vec4 v0x600002df32a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002df2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002df2ac0_0;
    %assign/vec4 v0x600002df2be0_0, 0;
    %load/vec4 v0x600002df2be0_0;
    %assign/vec4 v0x600002df2b50_0, 0;
    %load/vec4 v0x600002df2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002df2f40_0;
    %assign/vec4 v0x600002df3060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002df2fd0_0;
    %load/vec4 v0x600002df2f40_0;
    %add;
    %assign/vec4 v0x600002df3060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14a61c210;
T_10 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dfc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfc870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfc120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dfc630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002dfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002dfc7e0_0;
    %assign/vec4 v0x600002dfc870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002dfc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002dfc090_0;
    %assign/vec4 v0x600002dfc1b0_0, 0;
    %load/vec4 v0x600002dfc1b0_0;
    %assign/vec4 v0x600002dfc120_0, 0;
    %load/vec4 v0x600002dfc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002dfc510_0;
    %assign/vec4 v0x600002dfc630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002dfc5a0_0;
    %load/vec4 v0x600002dfc510_0;
    %add;
    %assign/vec4 v0x600002dfc630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14a6100b0;
T_11 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dfdc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dfdb90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002dfd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002dfdd40_0;
    %assign/vec4 v0x600002dfddd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002dfd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002dfd5f0_0;
    %assign/vec4 v0x600002dfd710_0, 0;
    %load/vec4 v0x600002dfd710_0;
    %assign/vec4 v0x600002dfd680_0, 0;
    %load/vec4 v0x600002dfd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002dfda70_0;
    %assign/vec4 v0x600002dfdb90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002dfdb00_0;
    %load/vec4 v0x600002dfda70_0;
    %add;
    %assign/vec4 v0x600002dfdb90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14a616100;
T_12 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dff180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dff330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dff0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002dfeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002dff2a0_0;
    %assign/vec4 v0x600002dff330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002dfee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002dfeb50_0;
    %assign/vec4 v0x600002dfec70_0, 0;
    %load/vec4 v0x600002dfec70_0;
    %assign/vec4 v0x600002dfebe0_0, 0;
    %load/vec4 v0x600002dfed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002dfefd0_0;
    %assign/vec4 v0x600002dff0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002dff060_0;
    %load/vec4 v0x600002dfefd0_0;
    %add;
    %assign/vec4 v0x600002dff0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14a699f50;
T_13 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df8900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df81b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002df86c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002df8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002df8870_0;
    %assign/vec4 v0x600002df8900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002df83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002df8120_0;
    %assign/vec4 v0x600002df8240_0, 0;
    %load/vec4 v0x600002df8240_0;
    %assign/vec4 v0x600002df81b0_0, 0;
    %load/vec4 v0x600002df82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002df85a0_0;
    %assign/vec4 v0x600002df86c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002df8630_0;
    %load/vec4 v0x600002df85a0_0;
    %add;
    %assign/vec4 v0x600002df86c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14a694590;
T_14 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002df9c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002df99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002df9dd0_0;
    %assign/vec4 v0x600002df9e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002df9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002df9680_0;
    %assign/vec4 v0x600002df97a0_0, 0;
    %load/vec4 v0x600002df97a0_0;
    %assign/vec4 v0x600002df9710_0, 0;
    %load/vec4 v0x600002df9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002df9b00_0;
    %assign/vec4 v0x600002df9c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002df9b90_0;
    %load/vec4 v0x600002df9b00_0;
    %add;
    %assign/vec4 v0x600002df9c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14a691f40;
T_15 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dfb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dfac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dfb180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002dfaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002dfb330_0;
    %assign/vec4 v0x600002dfb3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002dfaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002dfabe0_0;
    %assign/vec4 v0x600002dfad00_0, 0;
    %load/vec4 v0x600002dfad00_0;
    %assign/vec4 v0x600002dfac70_0, 0;
    %load/vec4 v0x600002dfad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002dfb060_0;
    %assign/vec4 v0x600002dfb180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002dfb0f0_0;
    %load/vec4 v0x600002dfb060_0;
    %add;
    %assign/vec4 v0x600002dfb180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14a68fa60;
T_16 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de4750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002de4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002de4900_0;
    %assign/vec4 v0x600002de4990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002de4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002de41b0_0;
    %assign/vec4 v0x600002de42d0_0, 0;
    %load/vec4 v0x600002de42d0_0;
    %assign/vec4 v0x600002de4240_0, 0;
    %load/vec4 v0x600002de4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002de4630_0;
    %assign/vec4 v0x600002de4750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002de46c0_0;
    %load/vec4 v0x600002de4630_0;
    %add;
    %assign/vec4 v0x600002de4750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14a68d410;
T_17 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de5cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002de5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002de5e60_0;
    %assign/vec4 v0x600002de5ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002de59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002de5710_0;
    %assign/vec4 v0x600002de5830_0, 0;
    %load/vec4 v0x600002de5830_0;
    %assign/vec4 v0x600002de57a0_0, 0;
    %load/vec4 v0x600002de58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002de5b90_0;
    %assign/vec4 v0x600002de5cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002de5c20_0;
    %load/vec4 v0x600002de5b90_0;
    %add;
    %assign/vec4 v0x600002de5cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14a68adc0;
T_18 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de7210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002de6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002de73c0_0;
    %assign/vec4 v0x600002de7450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002de6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002de6c70_0;
    %assign/vec4 v0x600002de6d90_0, 0;
    %load/vec4 v0x600002de6d90_0;
    %assign/vec4 v0x600002de6d00_0, 0;
    %load/vec4 v0x600002de6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002de70f0_0;
    %assign/vec4 v0x600002de7210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002de7180_0;
    %load/vec4 v0x600002de70f0_0;
    %add;
    %assign/vec4 v0x600002de7210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14a688770;
T_19 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de07e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002de05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002de0990_0;
    %assign/vec4 v0x600002de0a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002de0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002de0240_0;
    %assign/vec4 v0x600002de0360_0, 0;
    %load/vec4 v0x600002de0360_0;
    %assign/vec4 v0x600002de02d0_0, 0;
    %load/vec4 v0x600002de03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002de06c0_0;
    %assign/vec4 v0x600002de07e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002de0750_0;
    %load/vec4 v0x600002de06c0_0;
    %add;
    %assign/vec4 v0x600002de07e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14a683960;
T_20 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de1dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de1f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de1830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de1d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002de1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002de1ef0_0;
    %assign/vec4 v0x600002de1f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002de1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002de17a0_0;
    %assign/vec4 v0x600002de18c0_0, 0;
    %load/vec4 v0x600002de18c0_0;
    %assign/vec4 v0x600002de1830_0, 0;
    %load/vec4 v0x600002de1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002de1c20_0;
    %assign/vec4 v0x600002de1d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002de1cb0_0;
    %load/vec4 v0x600002de1c20_0;
    %add;
    %assign/vec4 v0x600002de1d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14a681310;
T_21 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de34e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002de2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002de32a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002de3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002de3450_0;
    %assign/vec4 v0x600002de34e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002de2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002de2d00_0;
    %assign/vec4 v0x600002de2e20_0, 0;
    %load/vec4 v0x600002de2e20_0;
    %assign/vec4 v0x600002de2d90_0, 0;
    %load/vec4 v0x600002de2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002de3180_0;
    %assign/vec4 v0x600002de32a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002de3210_0;
    %load/vec4 v0x600002de3180_0;
    %add;
    %assign/vec4 v0x600002de32a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14a67ecc0;
T_22 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dec900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002decab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dec3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dec360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002dec870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002dec630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002deca20_0;
    %assign/vec4 v0x600002decab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002dec5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002dec2d0_0;
    %assign/vec4 v0x600002dec3f0_0, 0;
    %load/vec4 v0x600002dec3f0_0;
    %assign/vec4 v0x600002dec360_0, 0;
    %load/vec4 v0x600002dec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002dec750_0;
    %assign/vec4 v0x600002dec870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002dec7e0_0;
    %load/vec4 v0x600002dec750_0;
    %add;
    %assign/vec4 v0x600002dec870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14a6779d0;
T_23 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002dede60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dee010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ded950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ded8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002deddd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002dedb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002dedf80_0;
    %assign/vec4 v0x600002dee010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002dedb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002ded830_0;
    %assign/vec4 v0x600002ded950_0, 0;
    %load/vec4 v0x600002ded950_0;
    %assign/vec4 v0x600002ded8c0_0, 0;
    %load/vec4 v0x600002ded9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002dedcb0_0;
    %assign/vec4 v0x600002deddd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002dedd40_0;
    %load/vec4 v0x600002dedcb0_0;
    %add;
    %assign/vec4 v0x600002deddd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14a68e7f0;
T_24 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df05a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002df05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002df05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0510, 0, 4;
    %load/vec4 v0x600002df05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df05a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002de8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df05a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002df05a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002df05a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0510, 4;
    %ix/getv/s 3, v0x600002df05a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0510, 0, 4;
    %load/vec4 v0x600002df05a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df05a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14a689b50;
T_25 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df06c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002df06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002df06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0630, 0, 4;
    %load/vec4 v0x600002df06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df06c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002de8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df06c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002df06c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002df06c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0630, 4;
    %ix/getv/s 3, v0x600002df06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0630, 0, 4;
    %load/vec4 v0x600002df06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df06c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14a684eb0;
T_26 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002df07e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002df07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002df07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0750, 0, 4;
    %load/vec4 v0x600002df07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df07e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002de8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de83f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002df07e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002df07e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002df07e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002df0750, 4;
    %ix/getv/s 3, v0x600002df07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002df0750, 0, 4;
    %load/vec4 v0x600002df07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002df07e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14a66da40;
T_27 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002de8990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002de8090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002de8a20_0;
    %assign/vec4 v0x600002de8990_0, 0;
    %load/vec4 v0x600002de8120_0;
    %assign/vec4 v0x600002de8090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14a66da40;
T_28 ;
    %wait E_0x600000a89a80;
    %load/vec4 v0x600002de8990_0;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %load/vec4 v0x600002de8090_0;
    %store/vec4 v0x600002de8120_0, 0, 16;
    %load/vec4 v0x600002de8990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002de8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002de8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002de8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002de8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
    %load/vec4 v0x600002defe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002de8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002de8090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
    %load/vec4 v0x600002de82d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002de8090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002de8120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002de8a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14a69dda0;
T_29 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14a69dda0;
T_30 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14a69df10;
T_31 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14a69df10;
T_32 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14a69e080;
T_33 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14a69e080;
T_34 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14a69e1f0;
T_35 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14a69e1f0;
T_36 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14a69e360;
T_37 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14a69e360;
T_38 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14a69e4d0;
T_39 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14a69e4d0;
T_40 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14a69e640;
T_41 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14a69e640;
T_42 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14a69e7b0;
T_43 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14a69e7b0;
T_44 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14a69e920;
T_45 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14a69e920;
T_46 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14a69ea90;
T_47 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14a69ea90;
T_48 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14a69ec00;
T_49 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14a69ec00;
T_50 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14a69ed70;
T_51 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14a69ed70;
T_52 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14a69eee0;
T_53 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14a69eee0;
T_54 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14a69f050;
T_55 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14a69f050;
T_56 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14a69f1c0;
T_57 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14a69f1c0;
T_58 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14a69f330;
T_59 ;
    %wait E_0x600000ab4d00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002d95050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002d95290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14a69f330;
T_60 ;
    %wait E_0x600000ab4cc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d94990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14a69d920;
T_61 ;
    %wait E_0x600000ab4c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d950e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002d950e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002d950e0_0;
    %load/vec4a v0x600002d95170, 4;
    %ix/getv/s 4, v0x600002d950e0_0;
    %store/vec4a v0x600002d95560, 4, 0;
    %load/vec4 v0x600002d950e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d950e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002d95c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002d95c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d950e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002d950e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002d95c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %load/vec4 v0x600002d95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002d95560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %add;
    %load/vec4 v0x600002d95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002d95560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002d95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002d95560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002d95c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002d95560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002d95c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002d950e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002d95560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002d950e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d950e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002d95c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d95c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95560, 4;
    %store/vec4 v0x600002d954d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14a69d920;
T_62 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002d955f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002d94c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d94f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002d94900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d95b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d94ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002d95dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d95ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d96130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d962e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d95050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002d953b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d94e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d95b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d958c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d94ea0_0, 0;
    %load/vec4 v0x600002d95cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002d94cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002d94ab0_0;
    %assign/vec4 v0x600002d94c60_0, 0;
    %load/vec4 v0x600002d95d40_0;
    %assign/vec4 v0x600002d95dd0_0, 0;
    %load/vec4 v0x600002d95e60_0;
    %assign/vec4 v0x600002d95ef0_0, 0;
    %load/vec4 v0x600002d96010_0;
    %assign/vec4 v0x600002d96130_0, 0;
    %load/vec4 v0x600002d961c0_0;
    %assign/vec4 v0x600002d962e0_0, 0;
    %load/vec4 v0x600002d94fc0_0;
    %assign/vec4 v0x600002d95050_0, 0;
    %load/vec4 v0x600002d95320_0;
    %assign/vec4 v0x600002d953b0_0, 0;
    %load/vec4 v0x600002d94d80_0;
    %assign/vec4 v0x600002d94e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002d94e10_0;
    %assign/vec4 v0x600002d94f30_0, 0;
    %load/vec4 v0x600002d953b0_0;
    %assign/vec4 v0x600002d94900_0, 0;
    %load/vec4 v0x600002d95dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d958c0_0, 0;
    %load/vec4 v0x600002d953b0_0;
    %assign/vec4 v0x600002d95710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d95b90_0, 0;
    %load/vec4 v0x600002d953b0_0;
    %assign/vec4 v0x600002d95710_0, 0;
    %load/vec4 v0x600002d960a0_0;
    %assign/vec4 v0x600002d95a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002d94990_0;
    %load/vec4 v0x600002d95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002d95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002d95dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002d957a0_0;
    %load/vec4 v0x600002d95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002d954d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002d95ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d95f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d94ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d95cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14a6ab0d0;
T_63 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002df4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002df4b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df43f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df47e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002df4630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002df46c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002df4900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002df4990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002df4480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002df4e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002df5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df4fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002dcb450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002dcb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcb570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcb720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcb330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002dcbcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcbde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcbb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df4510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df4fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002df4510_0, 0;
    %load/vec4 v0x600002df5320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002df42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002df53b0_0;
    %assign/vec4 v0x600002df4b40_0, 0;
    %load/vec4 v0x600002df45a0_0;
    %assign/vec4 v0x600002df4630_0, 0;
    %load/vec4 v0x600002df4870_0;
    %assign/vec4 v0x600002df4900_0, 0;
    %load/vec4 v0x600002df4000_0;
    %assign/vec4 v0x600002df4c60_0, 0;
    %load/vec4 v0x600002dcc630_0;
    %assign/vec4 v0x600002df43f0_0, 0;
    %load/vec4 v0x600002df4750_0;
    %assign/vec4 v0x600002df47e0_0, 0;
    %load/vec4 v0x600002df4a20_0;
    %assign/vec4 v0x600002df4ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002df4630_0;
    %assign/vec4 v0x600002df46c0_0, 0;
    %load/vec4 v0x600002df4900_0;
    %assign/vec4 v0x600002df4990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4360_0, 0;
    %load/vec4 v0x600002df4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002df46c0_0;
    %assign/vec4 v0x600002dcb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcb180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dcb330_0, 0;
    %load/vec4 v0x600002dcb210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002dcb330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dcbb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002dcbba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002dcbb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002dcb960_0;
    %assign/vec4 v0x600002df4480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcbb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002df4990_0;
    %assign/vec4 v0x600002df4e10_0, 0;
    %load/vec4 v0x600002df4480_0;
    %assign/vec4 v0x600002df5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df5290_0, 0;
    %load/vec4 v0x600002df5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002df4990_0;
    %assign/vec4 v0x600002df4e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df4fc0_0, 0;
    %load/vec4 v0x600002df5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002df4ea0_0;
    %assign/vec4 v0x600002df4480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002df46c0_0;
    %assign/vec4 v0x600002dcb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002dcb570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dcb720_0, 0;
    %load/vec4 v0x600002dcb600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002dcb720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcb720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002df4480_0;
    %assign/vec4 v0x600002dcbcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dcbde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002dcc6c0_0, 0;
    %load/vec4 v0x600002dcbe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002dcc6c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002dcbde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002dcb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002df4360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002df4360_0, 0;
    %load/vec4 v0x600002df46c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002df46c0_0, 0;
    %load/vec4 v0x600002df4990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002df4990_0, 0;
    %load/vec4 v0x600002df43f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002df4360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002df4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002df4bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002df4bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002df4360_0, 0;
    %load/vec4 v0x600002df4c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002df4bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002df4630_0;
    %load/vec4 v0x600002df4bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002df47e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002df46c0_0, 0;
    %load/vec4 v0x600002df4900_0;
    %load/vec4 v0x600002df4bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002df4ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002df4990_0, 0;
    %load/vec4 v0x600002df4b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002df4510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002df5320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14a66cde0;
T_64 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002de90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002de9050_0;
    %load/vec4 v0x600002de8cf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002de8ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002de8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002de8cf0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002de8ea0, 4;
    %assign/vec4 v0x600002de8f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14a66cde0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002de8e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002de8e10_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002de8e10_0;
    %store/vec4a v0x600002de8ea0, 4, 0;
    %load/vec4 v0x600002de8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002de8e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14a66d0c0;
T_66 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002de95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002de9560_0;
    %load/vec4 v0x600002de9200_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002de93b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002de94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002de9200_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002de93b0, 4;
    %assign/vec4 v0x600002de9440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14a66d0c0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002de9320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002de9320_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002de9320_0;
    %store/vec4a v0x600002de93b0, 4, 0;
    %load/vec4 v0x600002de9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002de9320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14a6a3240;
T_68 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002de9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002de9a70_0;
    %load/vec4 v0x600002de9710_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002de98c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002de99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002de9710_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002de98c0, 4;
    %assign/vec4 v0x600002de9950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14a6a3240;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002de9830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002de9830_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002de9830_0;
    %store/vec4a v0x600002de98c0, 4, 0;
    %load/vec4 v0x600002de9830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002de9830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14a69d2d0;
T_70 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002dea010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002de9f80_0;
    %load/vec4 v0x600002de9c20_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002de9dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002de9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002de9c20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002de9dd0, 4;
    %assign/vec4 v0x600002de9e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14a69d2d0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002de9d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002de9d40_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002de9d40_0;
    %store/vec4a v0x600002de9dd0, 4, 0;
    %load/vec4 v0x600002de9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002de9d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14a66bbc0;
T_72 ;
    %wait E_0x600000a8bf00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dea2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002dea2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002deb960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002dea6d0_0;
    %pad/u 32;
    %load/vec4 v0x600002dea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002debc30_0, 4, 1;
    %load/vec4 v0x600002deb450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002dea520_0;
    %pad/u 32;
    %load/vec4 v0x600002dea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002debb10_0, 4, 1;
    %load/vec4 v0x600002deb720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002dea640_0;
    %pad/u 32;
    %load/vec4 v0x600002dea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002debba0_0, 4, 1;
    %load/vec4 v0x600002d941b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002d94000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002dea910_0;
    %pad/u 32;
    %load/vec4 v0x600002dea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002debcc0_0, 4, 1;
    %load/vec4 v0x600002deaf40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002dead90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002dea400_0;
    %pad/u 32;
    %load/vec4 v0x600002dea2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deba80_0, 4, 1;
    %load/vec4 v0x600002dea2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dea2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14a66bbc0;
T_73 ;
    %wait E_0x600000a8bec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002dea2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002dea2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002debc30_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deb180_0, 4, 1;
    %load/vec4 v0x600002debb10_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002debc30_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deb060_0, 4, 1;
    %load/vec4 v0x600002debba0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002debc30_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002debb10_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deb0f0_0, 4, 1;
    %load/vec4 v0x600002debcc0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002debc30_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002debb10_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002debba0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deb210_0, 4, 1;
    %load/vec4 v0x600002deba80_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002debc30_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002debb10_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002debba0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002debcc0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deafd0_0, 4, 1;
    %load/vec4 v0x600002deb180_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002d943f0_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002deb060_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002d942d0_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002deb0f0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002d94360_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %load/vec4 v0x600002deb690_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002deb210_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002d94480_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %load/vec4 v0x600002d94120_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %load/vec4 v0x600002d941b0_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %load/vec4 v0x600002d94000_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002deafd0_0;
    %load/vec4 v0x600002dea2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002d94240_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %load/vec4 v0x600002deaeb0_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %load/vec4 v0x600002deaf40_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %load/vec4 v0x600002dead90_0;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002dea370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4a v0x600002deaa30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002deaac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002dea2e0_0;
    %store/vec4 v0x600002dea880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002dea2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002dea2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14a66bbc0;
T_74 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002dea6d0_0;
    %assign/vec4 v0x600002dea760_0, 0;
    %load/vec4 v0x600002dea520_0;
    %assign/vec4 v0x600002dea5b0_0, 0;
    %load/vec4 v0x600002dea910_0;
    %assign/vec4 v0x600002dea9a0_0, 0;
    %load/vec4 v0x600002dea400_0;
    %assign/vec4 v0x600002dea490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14a66bbc0;
T_75 ;
    %wait E_0x600000a8be40;
    %load/vec4 v0x600002dea760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dea7f0, 4;
    %store/vec4 v0x600002deb8d0_0, 0, 256;
    %load/vec4 v0x600002dea5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dea7f0, 4;
    %store/vec4 v0x600002deb3c0_0, 0, 256;
    %load/vec4 v0x600002dea9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dea7f0, 4;
    %store/vec4 v0x600002debf00_0, 0, 256;
    %load/vec4 v0x600002dea490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002dea7f0, 4;
    %store/vec4 v0x600002dead00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14a69ced0;
T_76 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002d92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002d90360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d903f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002d906c0_0;
    %assign/vec4 v0x600002d903f0_0, 0;
    %load/vec4 v0x600002d906c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002d905a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002d902d0, 4;
    %assign/vec4 v0x600002d90360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14a69ced0;
T_77 ;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002d91d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002d91cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002d91c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002d91b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002d91b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d902d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14a69ced0;
T_78 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002d92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d92be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002d92b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d970f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d97180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d91680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002d97060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002d91710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002d92be0_0, 0;
    %load/vec4 v0x600002d90e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002d92b50_0, 0;
    %load/vec4 v0x600002d91710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002d970f0_0, 0;
    %load/vec4 v0x600002d970f0_0;
    %assign/vec4 v0x600002d97180_0, 0;
    %load/vec4 v0x600002d915f0_0;
    %assign/vec4 v0x600002d91680_0, 0;
    %load/vec4 v0x600002d90ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002d97060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14a69ced0;
T_79 ;
    %wait E_0x600000a89180;
    %load/vec4 v0x600002d92010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d90ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d913b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d90e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d915f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d91440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d90f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d915f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d90f30_0, 0;
    %load/vec4 v0x600002d92370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002d91200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002d91710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002d91710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002d913b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002d913b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002d91710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d91440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d913b0_0, 0;
    %load/vec4 v0x600002d90870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d91440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d90e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002d919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002d90e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002d90e10_0, 0;
    %load/vec4 v0x600002d90e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d915f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002d90ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002d90bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002d90ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002d90ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002d92250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002d913b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d90f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d91710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14a6accd0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d9c240_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002d9c2d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93f00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d939f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002d93960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d93d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d92fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d92d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d93600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002d93180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002d932a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14a6accd0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002d93720_0;
    %inv;
    %store/vec4 v0x600002d93720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14a6accd0;
T_82 ;
    %vpi_call/w 3 85 "$display", "\000" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\221               LeNet-5 Simplified Model Test                  \342\225\221" {0 0 0};
    %vpi_call/w 3 88 "$display", "\342\225\221    Input(4\303\2274) \342\206\222 Conv1 \342\206\222 ReLU \342\206\222 Pool \342\206\222 FC \342\206\222 Output(2)        \342\225\221" {0 0 0};
    %vpi_call/w 3 89 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 90 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d937b0_0, 0, 32;
    %vpi_call/w 3 105 "$display", "[SETUP] Initializing LeNet-5 data..." {0 0 0};
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de8ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de93b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de98c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de9dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de8ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de93b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de98c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de9dd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de8ea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de93b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de98c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002de9dd0, 4, 0;
    %vpi_call/w 3 129 "$display", "  Input: 4\303\2274 image [1..16]" {0 0 0};
    %vpi_call/w 3 130 "$display", "  Conv1 weights: identity matrix" {0 0 0};
    %vpi_call/w 3 131 "$display", "  FC weights: all-ones (sum)" {0 0 0};
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[SETUP] Loading LeNet program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2214723584, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2353008640, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 3221307392, 0, 35;
    %concati/vec4 2147516416, 0, 35;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2214993920, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2353016832, 0, 38;
    %concati/vec4 3758096384, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600002d938d0_0;
    %store/vec4a v0x600002d902d0, 4, 0;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 170 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 171 "$display", "  Flow: Input \342\206\222 Conv1(identity) \342\206\222 ReLU \342\206\222 FC(sum) \342\206\222 ReLU \342\206\222 Output" {0 0 0};
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "[EXEC] Running LeNet-5..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d93e70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d93e70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000a887c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d9c240_0, 0, 1;
    %wait E_0x600000ab4000;
    %wait E_0x600000ab4000;
    %wait E_0x600000a887c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d9c240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002d938d0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000ab4000;
    %load/vec4 v0x600002d9c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 191 "$display", "  Completed in %0d cycles", v0x600002d938d0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002d938d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d938d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600002d938d0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 197 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600002d937b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d937b0_0, 0, 32;
T_82.4 ;
    %delay 100000, 0;
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 207 "$display", "[VERIFY] Checking layer outputs..." {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 32, 7;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 64, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 210 "$display", "  Conv1 output (row 0): %d, %d, %d, %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002d9c360_0, 0, 32;
    %load/vec4 v0x600002d9c360_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 219 "$display", "  PASS: Conv1[0,0] = 1 (identity convolution)" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 221 "$display", "  FAIL: Conv1[0,0] = %0d (expected 1)", v0x600002d9c360_0 {0 0 0};
    %load/vec4 v0x600002d937b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d937b0_0, 0, 32;
T_82.7 ;
    %vpi_call/w 3 226 "$display", "\000" {0 0 0};
    %vpi_call/w 3 227 "$display", "  After ReLU (VPU V1):" {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 228 "$display", "    V1[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call/w 3 237 "$display", "\000" {0 0 0};
    %vpi_call/w 3 238 "$display", "  FC output (should be sums):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002de8ea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002d9c360_0, 0, 32;
    %vpi_call/w 3 240 "$display", "    FC[0,0] = %0d (sum of row)", v0x600002d9c360_0 {0 0 0};
    %vpi_call/w 3 243 "$display", "\000" {0 0 0};
    %vpi_call/w 3 244 "$display", "  Final output (after FC + ReLU):" {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 16, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 32, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 48, 7;
    %vpi_call/w 3 245 "$display", "    VPU V3[0:3] = %d, %d, %d, %d", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002d95f80, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_82.8, 5;
    %vpi_call/w 3 253 "$display", "  PASS: Network produced positive output" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 255 "$display", "  FAIL: Network output is zero or negative" {0 0 0};
    %load/vec4 v0x600002d937b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d937b0_0, 0, 32;
T_82.9 ;
    %vpi_call/w 3 262 "$display", "\000" {0 0 0};
    %vpi_call/w 3 263 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 264 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600002d937b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 267 "$display", "\342\225\221   PASSED: LeNet-5 simplified model                         \342\225\221" {0 0 0};
    %vpi_call/w 3 268 "$display", "\342\225\221   Verified: Conv \342\206\222 ReLU \342\206\222 FC \342\206\222 ReLU pipeline               \342\225\221" {0 0 0};
    %vpi_call/w 3 269 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 270 "$display", ">>> LENET-5 TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 272 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x600002d937b0_0 {0 0 0};
    %vpi_call/w 3 273 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 274 "$display", ">>> LENET-5 TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14a6accd0;
T_83 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 283 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 284 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_lenet5.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
