// Seed: 3450603432
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    input  wor  id_6,
    input  tri0 id_7,
    output tri0 id_8,
    input  wand id_9
);
  wire id_11;
  assign id_8 = id_9;
  assign id_1 = 1'b0;
  logic [7:0] id_12;
  wire id_13;
  assign id_3 = 1;
  wire id_14;
  assign id_12[1] = id_0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input uwire id_6
);
  uwire id_8 = 1;
  logic [7:0] id_9;
  assign id_8 = 1;
  assign id_9[1] = 1;
  module_0(
      id_3, id_1, id_4, id_1, id_5, id_3, id_6, id_6, id_1, id_2
  ); id_10(
      .id_0(1), .id_1(), .id_2(1), .id_3(), .id_4(0), .id_5(1), .id_6(id_1), .id_7(1)
  );
endmodule
