vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/verifsuma.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/verifcodstart.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/sumacontrol.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/pachet_primire.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/pachet_date.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/mux_mod.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/mux32_16.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/codstart.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/generator.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/divizor_frecv.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/detector.vhd"
vhdl work "../Transmisie - ActiveHDL/projectfinal/project/src/final.vhd"
