<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:21:44 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LFE5UM-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'w_pixclk' 148.500000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_pixclk" 148.500000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A1,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C105B.A1,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A1:0.771">    R41C107D.F0 to R41C105B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C105B.A1 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A1,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C104B.A1,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B1,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C104B.B1,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A1:0.765">    R41C106D.F0 to R41C104B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C104B.A1 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B1:0.751">    R41C104D.F0 to R42C104B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C104B.B1 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A1,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C104B.A1,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B0,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C103B.B0,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A1:0.765">    R41C106D.F0 to R41C104B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C104B.A1 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B0:0.619">    R42C104D.F0 to R42C103B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C103B.B0 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B1,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C104B.B1,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B0,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C103B.B0,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B1:0.751">    R41C104D.F0 to R42C104B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C104B.B1 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B0:0.619">    R42C104D.F0 to R42C103B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C103B.B0 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A1,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C106B.A1,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A1:0.614">    R41C105D.F0 to R41C106B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C106B.A1 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A1,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C104B.A1,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A1:0.765">    R41C106D.F0 to R41C104B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C104B.A1 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B1,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C104B.B1,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B1,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R42C103B.B1,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B1:0.751">    R41C104D.F0 to R42C104B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C104B.B1 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B1:0.619">    R42C104D.F0 to R42C103B.B1   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R42C103B.B1 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A0,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C106B.A0,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B0,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C103B.B0,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A0:0.614">    R41C105D.F0 to R41C106B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C106B.A0 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B0:0.619">    R42C104D.F0 to R42C103B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C103B.B0 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 3.578ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/color_cntr[10]</A>  (from <A href="#@net:w_pixclk">w_pixclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/pix_rgb[12]</A>  (to <A href="#@net:w_pixclk">w_pixclk</A> +)

   Delay:              10.522ns  (49.3% logic, 50.7% route), 21 logic levels.

 Constraint Details:

     10.522ns physical path delay u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407 exceeds
      6.734ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 6.944ns) by 3.578ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:REG_DEL, 0.393,R42C107B.CLK,R42C107B.Q1,u_colorbar_gen/SLICE_19:ROUTE, 0.590,R42C107B.Q1,R41C107A.B1,u_colorbar_gen/color_cntr[10]:C1TOFCO_DEL, 0.355,R41C107A.B1,R41C107A.FCO,u_colorbar_gen/SLICE_29:ROUTE, 0.000,R41C107A.FCO,R41C107B.FCI,u_colorbar_gen/mult1_un54_sum_cry_5:FCITOFCO_DEL, 0.056,R41C107B.FCI,R41C107B.FCO,u_colorbar_gen/SLICE_30:ROUTE, 0.000,R41C107B.FCO,R41C107C.FCI,u_colorbar_gen/mult1_un54_sum_cry_7:FCITOFCO_DEL, 0.056,R41C107C.FCI,R41C107C.FCO,u_colorbar_gen/SLICE_31:ROUTE, 0.000,R41C107C.FCO,R41C107D.FCI,u_colorbar_gen/mult1_un54_sum_cry_9:FCITOF0_DEL, 0.328,R41C107D.FCI,R41C107D.F0,u_colorbar_gen/SLICE_32:ROUTE, 0.771,R41C107D.F0,R41C105B.A0,u_colorbar_gen/mult1_un54_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C105B.A0,R41C105B.FCO,u_colorbar_gen/SLICE_26:ROUTE, 0.000,R41C105B.FCO,R41C105C.FCI,u_colorbar_gen/mult1_un61_sum_cry_7:FCITOFCO_DEL, 0.056,R41C105C.FCI,R41C105C.FCO,u_colorbar_gen/SLICE_27:ROUTE, 0.000,R41C105C.FCO,R41C105D.FCI,u_colorbar_gen/mult1_un61_sum_cry_9:FCITOF0_DEL, 0.328,R41C105D.FCI,R41C105D.F0,u_colorbar_gen/SLICE_28:ROUTE, 0.614,R41C105D.F0,R41C106B.A1,u_colorbar_gen/mult1_un61_sum_s_10_0_S0:C1TOFCO_DEL, 0.355,R41C106B.A1,R41C106B.FCO,u_colorbar_gen/SLICE_22:ROUTE, 0.000,R41C106B.FCO,R41C106C.FCI,u_colorbar_gen/mult1_un68_sum_cry_7:FCITOFCO_DEL, 0.056,R41C106C.FCI,R41C106C.FCO,u_colorbar_gen/SLICE_23:ROUTE, 0.000,R41C106C.FCO,R41C106D.FCI,u_colorbar_gen/mult1_un68_sum_cry_9:FCITOF0_DEL, 0.328,R41C106D.FCI,R41C106D.F0,u_colorbar_gen/SLICE_24:ROUTE, 0.765,R41C106D.F0,R41C104B.A0,u_colorbar_gen/mult1_un68_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R41C104B.A0,R41C104B.FCO,u_colorbar_gen/SLICE_42:ROUTE, 0.000,R41C104B.FCO,R41C104C.FCI,u_colorbar_gen/mult1_un75_sum_cry_7:FCITOFCO_DEL, 0.056,R41C104C.FCI,R41C104C.FCO,u_colorbar_gen/SLICE_43:ROUTE, 0.000,R41C104C.FCO,R41C104D.FCI,u_colorbar_gen/mult1_un75_sum_cry_9:FCITOF0_DEL, 0.328,R41C104D.FCI,R41C104D.F0,u_colorbar_gen/SLICE_44:ROUTE, 0.751,R41C104D.F0,R42C104B.B0,u_colorbar_gen/mult1_un75_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C104B.B0,R42C104B.FCO,u_colorbar_gen/SLICE_38:ROUTE, 0.000,R42C104B.FCO,R42C104C.FCI,u_colorbar_gen/mult1_un82_sum_cry_7:FCITOFCO_DEL, 0.056,R42C104C.FCI,R42C104C.FCO,u_colorbar_gen/SLICE_39:ROUTE, 0.000,R42C104C.FCO,R42C104D.FCI,u_colorbar_gen/mult1_un82_sum_cry_9:FCITOF0_DEL, 0.328,R42C104D.FCI,R42C104D.F0,u_colorbar_gen/SLICE_40:ROUTE, 0.619,R42C104D.F0,R42C103B.B0,u_colorbar_gen/mult1_un82_sum_s_10_0_S0:C0TOFCO_DEL, 0.355,R42C103B.B0,R42C103B.FCO,u_colorbar_gen/SLICE_34:ROUTE, 0.000,R42C103B.FCO,R42C103C.FCI,u_colorbar_gen/mult1_un89_sum_cry_7:FCITOF0_DEL, 0.328,R42C103C.FCI,R42C103C.F0,u_colorbar_gen/SLICE_35:ROUTE, 0.752,R42C103C.F0,R44C103B.A1,u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:CTOF_DEL, 0.180,R44C103B.A1,R44C103B.F1,u_colorbar_gen/SLICE_491:ROUTE, 0.473,R44C103B.F1,R43C103D.C1,u_colorbar_gen/pix_rgb11_sn:CTOF_DEL, 0.180,R43C103D.C1,R43C103D.F1,u_colorbar_gen/SLICE_407:ROUTE, 0.000,R43C103D.F1,R43C103D.DI1,u_colorbar_gen/pix_rgb11">Data path</A> u_colorbar_gen/SLICE_19 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R42C107B.CLK to    R42C107B.Q1 <A href="#@comp:u_colorbar_gen/SLICE_19">u_colorbar_gen/SLICE_19</A> (from <A href="#@net:w_pixclk">w_pixclk</A>)
ROUTE         3     0.590<A href="#@net:u_colorbar_gen/color_cntr[10]:R42C107B.Q1:R41C107A.B1:0.590">    R42C107B.Q1 to R41C107A.B1   </A> <A href="#@net:u_colorbar_gen/color_cntr[10]">u_colorbar_gen/color_cntr[10]</A>
C1TOFCO_DE  ---     0.355    R41C107A.B1 to   R41C107A.FCO <A href="#@comp:u_colorbar_gen/SLICE_29">u_colorbar_gen/SLICE_29</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5:R41C107A.FCO:R41C107B.FCI:0.000">   R41C107A.FCO to R41C107B.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_5">u_colorbar_gen/mult1_un54_sum_cry_5</A>
FCITOFCO_D  ---     0.056   R41C107B.FCI to   R41C107B.FCO <A href="#@comp:u_colorbar_gen/SLICE_30">u_colorbar_gen/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7:R41C107B.FCO:R41C107C.FCI:0.000">   R41C107B.FCO to R41C107C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_7">u_colorbar_gen/mult1_un54_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C107C.FCI to   R41C107C.FCO <A href="#@comp:u_colorbar_gen/SLICE_31">u_colorbar_gen/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9:R41C107C.FCO:R41C107D.FCI:0.000">   R41C107C.FCO to R41C107D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_cry_9">u_colorbar_gen/mult1_un54_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C107D.FCI to    R41C107D.F0 <A href="#@comp:u_colorbar_gen/SLICE_32">u_colorbar_gen/SLICE_32</A>
ROUTE         5     0.771<A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0:R41C107D.F0:R41C105B.A0:0.771">    R41C107D.F0 to R41C105B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un54_sum_s_10_0_S0">u_colorbar_gen/mult1_un54_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C105B.A0 to   R41C105B.FCO <A href="#@comp:u_colorbar_gen/SLICE_26">u_colorbar_gen/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7:R41C105B.FCO:R41C105C.FCI:0.000">   R41C105B.FCO to R41C105C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_7">u_colorbar_gen/mult1_un61_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C105C.FCI to   R41C105C.FCO <A href="#@comp:u_colorbar_gen/SLICE_27">u_colorbar_gen/SLICE_27</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9:R41C105C.FCO:R41C105D.FCI:0.000">   R41C105C.FCO to R41C105D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_cry_9">u_colorbar_gen/mult1_un61_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C105D.FCI to    R41C105D.F0 <A href="#@comp:u_colorbar_gen/SLICE_28">u_colorbar_gen/SLICE_28</A>
ROUTE         5     0.614<A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0:R41C105D.F0:R41C106B.A1:0.614">    R41C105D.F0 to R41C106B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un61_sum_s_10_0_S0">u_colorbar_gen/mult1_un61_sum_s_10_0_S0</A>
C1TOFCO_DE  ---     0.355    R41C106B.A1 to   R41C106B.FCO <A href="#@comp:u_colorbar_gen/SLICE_22">u_colorbar_gen/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7:R41C106B.FCO:R41C106C.FCI:0.000">   R41C106B.FCO to R41C106C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_7">u_colorbar_gen/mult1_un68_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C106C.FCI to   R41C106C.FCO <A href="#@comp:u_colorbar_gen/SLICE_23">u_colorbar_gen/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9:R41C106C.FCO:R41C106D.FCI:0.000">   R41C106C.FCO to R41C106D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_cry_9">u_colorbar_gen/mult1_un68_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C106D.FCI to    R41C106D.F0 <A href="#@comp:u_colorbar_gen/SLICE_24">u_colorbar_gen/SLICE_24</A>
ROUTE         5     0.765<A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0:R41C106D.F0:R41C104B.A0:0.765">    R41C106D.F0 to R41C104B.A0   </A> <A href="#@net:u_colorbar_gen/mult1_un68_sum_s_10_0_S0">u_colorbar_gen/mult1_un68_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R41C104B.A0 to   R41C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_42">u_colorbar_gen/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7:R41C104B.FCO:R41C104C.FCI:0.000">   R41C104B.FCO to R41C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_7">u_colorbar_gen/mult1_un75_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R41C104C.FCI to   R41C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_43">u_colorbar_gen/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9:R41C104C.FCO:R41C104D.FCI:0.000">   R41C104C.FCO to R41C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_cry_9">u_colorbar_gen/mult1_un75_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R41C104D.FCI to    R41C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_44">u_colorbar_gen/SLICE_44</A>
ROUTE         5     0.751<A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0:R41C104D.F0:R42C104B.B0:0.751">    R41C104D.F0 to R42C104B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un75_sum_s_10_0_S0">u_colorbar_gen/mult1_un75_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C104B.B0 to   R42C104B.FCO <A href="#@comp:u_colorbar_gen/SLICE_38">u_colorbar_gen/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7:R42C104B.FCO:R42C104C.FCI:0.000">   R42C104B.FCO to R42C104C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_7">u_colorbar_gen/mult1_un82_sum_cry_7</A>
FCITOFCO_D  ---     0.056   R42C104C.FCI to   R42C104C.FCO <A href="#@comp:u_colorbar_gen/SLICE_39">u_colorbar_gen/SLICE_39</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9:R42C104C.FCO:R42C104D.FCI:0.000">   R42C104C.FCO to R42C104D.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_cry_9">u_colorbar_gen/mult1_un82_sum_cry_9</A>
FCITOF0_DE  ---     0.328   R42C104D.FCI to    R42C104D.F0 <A href="#@comp:u_colorbar_gen/SLICE_40">u_colorbar_gen/SLICE_40</A>
ROUTE         5     0.619<A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0:R42C104D.F0:R42C103B.B0:0.619">    R42C104D.F0 to R42C103B.B0   </A> <A href="#@net:u_colorbar_gen/mult1_un82_sum_s_10_0_S0">u_colorbar_gen/mult1_un82_sum_s_10_0_S0</A>
C0TOFCO_DE  ---     0.355    R42C103B.B0 to   R42C103B.FCO <A href="#@comp:u_colorbar_gen/SLICE_34">u_colorbar_gen/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7:R42C103B.FCO:R42C103C.FCI:0.000">   R42C103B.FCO to R42C103C.FCI  </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_7">u_colorbar_gen/mult1_un89_sum_cry_7</A>
FCITOF0_DE  ---     0.328   R42C103C.FCI to    R42C103C.F0 <A href="#@comp:u_colorbar_gen/SLICE_35">u_colorbar_gen/SLICE_35</A>
ROUTE         4     0.752<A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0:R42C103C.F0:R44C103B.A1:0.752">    R42C103C.F0 to R44C103B.A1   </A> <A href="#@net:u_colorbar_gen/mult1_un89_sum_cry_8_0_S0">u_colorbar_gen/mult1_un89_sum_cry_8_0_S0</A>
CTOF_DEL    ---     0.180    R44C103B.A1 to    R44C103B.F1 <A href="#@comp:u_colorbar_gen/SLICE_491">u_colorbar_gen/SLICE_491</A>
ROUTE         1     0.473<A href="#@net:u_colorbar_gen/pix_rgb11_sn:R44C103B.F1:R43C103D.C1:0.473">    R44C103B.F1 to R43C103D.C1   </A> <A href="#@net:u_colorbar_gen/pix_rgb11_sn">u_colorbar_gen/pix_rgb11_sn</A>
CTOF_DEL    ---     0.180    R43C103D.C1 to    R43C103D.F1 <A href="#@comp:u_colorbar_gen/SLICE_407">u_colorbar_gen/SLICE_407</A>
ROUTE         1     0.000<A href="#@net:u_colorbar_gen/pix_rgb11:R43C103D.F1:R43C103D.DI1:0.000">    R43C103D.F1 to R43C103D.DI1  </A> <A href="#@net:u_colorbar_gen/pix_rgb11">u_colorbar_gen/pix_rgb11</A> (to <A href="#@net:w_pixclk">w_pixclk</A>)
                  --------
                   10.522   (49.3% logic, 50.7% route), 21 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R42C107B.CLK,w_pixclk">Source Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R42C107B.CLK:2.195">  PLL_TL0.CLKOP to R42C107B.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pixclk' 148.500000 MHz ;:ROUTE, 2.195,PLL_TL0.CLKOP,R43C103D.CLK,w_pixclk">Destination Clock Path</A> u_pll_sensor_clk/PLLInst_0 to u_colorbar_gen/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       208     2.195<A href="#@net:w_pixclk:PLL_TL0.CLKOP:R43C103D.CLK:2.195">  PLL_TL0.CLKOP to R43C103D.CLK  </A> <A href="#@net:w_pixclk">w_pixclk</A>
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  96.974MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'u_pll_sensor_clk/GND' 27.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_pll_sensor_clk/GND" 27.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY PORT 'clk_in' 27.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "clk_in" 27.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 30.395ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.852ns  (29.4% logic, 70.6% route), 10 logic levels.

 Constraint Details:

      6.852ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.395ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.393,R78C95D.CLK,R78C95D.Q1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:ROUTE, 1.066,R78C95D.Q1,R77C95C.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]:CTOF_DEL, 0.180,R77C95C.A1,R77C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582:ROUTE, 0.578,R77C95C.F1,R78C95A.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:CTOF_DEL, 0.180,R78C95A.A1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R78C95D.CLK to     R78C95D.Q1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        18     1.066<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]:R78C95D.Q1:R77C95C.A1:1.066">     R78C95D.Q1 to R77C95C.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]</A>
CTOF_DEL    ---     0.180     R77C95C.A1 to     R77C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582</A>
ROUTE         1     0.578<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:R77C95C.F1:R78C95A.A1:0.578">     R77C95C.F1 to R78C95A.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37</A>
CTOF_DEL    ---     0.180     R78C95A.A1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.852   (29.4% logic, 70.6% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C95D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C95D.CLK:2.249">      E17.PADDI to R78C95D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.426ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[3]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.821ns  (29.5% logic, 70.5% route), 10 logic levels.

 Constraint Details:

      6.821ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.426ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R78C96B.CLK,R78C96B.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143:ROUTE, 1.033,R78C96B.Q0,R77C95C.B1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[3]:CTOF_DEL, 0.180,R77C95C.B1,R77C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582:ROUTE, 0.578,R77C95C.F1,R78C95A.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:CTOF_DEL, 0.180,R78C95A.A1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R78C96B.CLK to     R78C96B.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        18     1.033<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[3]:R78C96B.Q0:R77C95C.B1:1.033">     R78C96B.Q0 to R77C95C.B1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[3]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[3]</A>
CTOF_DEL    ---     0.180     R77C95C.B1 to     R77C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582</A>
ROUTE         1     0.578<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:R77C95C.F1:R78C95A.A1:0.578">     R77C95C.F1 to R78C95A.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37</A>
CTOF_DEL    ---     0.180     R78C95A.A1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.821   (29.5% logic, 70.5% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C96B.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C96B.CLK:2.249">      E17.PADDI to R78C96B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.505ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.742ns  (29.9% logic, 70.1% route), 10 logic levels.

 Constraint Details:

      6.742ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.505ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R78C95D.CLK,R78C95D.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:ROUTE, 0.954,R78C95D.Q0,R77C95C.C1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]:CTOF_DEL, 0.180,R77C95C.C1,R77C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582:ROUTE, 0.578,R77C95C.F1,R78C95A.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:CTOF_DEL, 0.180,R78C95A.A1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R78C95D.CLK to     R78C95D.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        20     0.954<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]:R78C95D.Q0:R77C95C.C1:0.954">     R78C95D.Q0 to R77C95C.C1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]</A>
CTOF_DEL    ---     0.180     R77C95C.C1 to     R77C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582</A>
ROUTE         1     0.578<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:R77C95C.F1:R78C95A.A1:0.578">     R77C95C.F1 to R78C95A.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37</A>
CTOF_DEL    ---     0.180     R78C95A.A1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.742   (29.9% logic, 70.1% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C95D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C95D.CLK:2.249">      E17.PADDI to R78C95D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.534ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[10]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.713ns  (32.7% logic, 67.3% route), 11 logic levels.

 Constraint Details:

      6.713ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.534ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.393,R79C96D.CLK,R79C96D.Q1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146:ROUTE, 0.585,R79C96D.Q1,R79C95A.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[10]:CTOF_DEL, 0.180,R79C95A.A1,R79C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.420,R79C95A.F1,R79C95A.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:CTOF_DEL, 0.180,R79C95A.B0,R79C95A.F0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.320,R79C95A.F0,R78C95A.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:CTOF_DEL, 0.180,R78C95A.D1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R79C96D.CLK to     R79C96D.Q1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE         2     0.585<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[10]:R79C96D.Q1:R79C95A.A1:0.585">     R79C96D.Q1 to R79C95A.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[10]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[10]</A>
CTOF_DEL    ---     0.180     R79C95A.A1 to     R79C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.420<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:R79C95A.F1:R79C95A.B0:0.420">     R79C95A.F1 to R79C95A.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3</A>
CTOF_DEL    ---     0.180     R79C95A.B0 to     R79C95A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.320<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:R79C95A.F0:R78C95A.D1:0.320">     R79C95A.F0 to R78C95A.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1</A>
CTOF_DEL    ---     0.180     R78C95A.D1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.713   (32.7% logic, 67.3% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R79C96D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R79C96D.CLK:2.249">      E17.PADDI to R79C96D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.563ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[8]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.684ns  (32.8% logic, 67.2% route), 11 logic levels.

 Constraint Details:

      6.684ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.563ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.393,R79C95D.CLK,R79C95D.Q1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145:ROUTE, 0.556,R79C95D.Q1,R79C95A.B1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[8]:CTOF_DEL, 0.180,R79C95A.B1,R79C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.420,R79C95A.F1,R79C95A.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:CTOF_DEL, 0.180,R79C95A.B0,R79C95A.F0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.320,R79C95A.F0,R78C95A.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:CTOF_DEL, 0.180,R78C95A.D1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R79C95D.CLK to     R79C95D.Q1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE         2     0.556<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[8]:R79C95D.Q1:R79C95A.B1:0.556">     R79C95D.Q1 to R79C95A.B1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[8]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[8]</A>
CTOF_DEL    ---     0.180     R79C95A.B1 to     R79C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.420<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:R79C95A.F1:R79C95A.B0:0.420">     R79C95A.F1 to R79C95A.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3</A>
CTOF_DEL    ---     0.180     R79C95A.B0 to     R79C95A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.320<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:R79C95A.F0:R78C95A.D1:0.320">     R79C95A.F0 to R78C95A.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1</A>
CTOF_DEL    ---     0.180     R78C95A.D1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.684   (32.8% logic, 67.2% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R79C95D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R79C95D.CLK:2.249">      E17.PADDI to R79C95D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.648ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[9]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.599ns  (33.3% logic, 66.7% route), 11 logic levels.

 Constraint Details:

      6.599ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.648ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R79C96D.CLK,R79C96D.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146:ROUTE, 0.469,R79C96D.Q0,R79C95A.C1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[9]:CTOF_DEL, 0.180,R79C95A.C1,R79C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.420,R79C95A.F1,R79C95A.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:CTOF_DEL, 0.180,R79C95A.B0,R79C95A.F0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.320,R79C95A.F0,R78C95A.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:CTOF_DEL, 0.180,R78C95A.D1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R79C96D.CLK to     R79C96D.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE         2     0.469<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[9]:R79C96D.Q0:R79C95A.C1:0.469">     R79C96D.Q0 to R79C95A.C1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[9]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[9]</A>
CTOF_DEL    ---     0.180     R79C95A.C1 to     R79C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.420<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:R79C95A.F1:R79C95A.B0:0.420">     R79C95A.F1 to R79C95A.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3</A>
CTOF_DEL    ---     0.180     R79C95A.B0 to     R79C95A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.320<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:R79C95A.F0:R78C95A.D1:0.320">     R79C95A.F0 to R78C95A.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1</A>
CTOF_DEL    ---     0.180     R78C95A.D1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.599   (33.3% logic, 66.7% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R79C96D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R79C96D.CLK:2.249">      E17.PADDI to R79C96D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.691ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[0]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.556ns  (30.7% logic, 69.3% route), 10 logic levels.

 Constraint Details:

      6.556ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.691ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R78C94D.CLK,R78C94D.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148:ROUTE, 0.768,R78C94D.Q0,R77C95C.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un3lto0:CTOF_DEL, 0.180,R77C95C.D1,R77C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582:ROUTE, 0.578,R77C95C.F1,R78C95A.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:CTOF_DEL, 0.180,R78C95A.A1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R78C94D.CLK to     R78C94D.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        21     0.768<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un3lto0:R78C94D.Q0:R77C95C.D1:0.768">     R78C94D.Q0 to R77C95C.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un3lto0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un3lto0</A>
CTOF_DEL    ---     0.180     R77C95C.D1 to     R77C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_582</A>
ROUTE         1     0.578<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37:R77C95C.F1:R78C95A.A1:0.578">     R77C95C.F1 to R78C95A.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_37</A>
CTOF_DEL    ---     0.180     R78C95A.A1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.556   (30.7% logic, 69.3% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C94D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C94D.CLK:2.249">      E17.PADDI to R78C94D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.783ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[11]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.464ns  (34.0% logic, 66.0% route), 11 logic levels.

 Constraint Details:

      6.464ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.783ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R79C95A.CLK,R79C95A.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.334,R79C95A.Q0,R79C95A.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[11]:CTOF_DEL, 0.180,R79C95A.D1,R79C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.420,R79C95A.F1,R79C95A.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:CTOF_DEL, 0.180,R79C95A.B0,R79C95A.F0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:ROUTE, 0.320,R79C95A.F0,R78C95A.D1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:CTOF_DEL, 0.180,R78C95A.D1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R79C95A.CLK to     R79C95A.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE         2     0.334<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[11]:R79C95A.Q0:R79C95A.D1:0.334">     R79C95A.Q0 to R79C95A.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[11]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[11]</A>
CTOF_DEL    ---     0.180     R79C95A.D1 to     R79C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.420<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3:R79C95A.F1:R79C95A.B0:0.420">     R79C95A.F1 to R79C95A.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt_0_sqmuxa_i_o2_1_3</A>
CTOF_DEL    ---     0.180     R79C95A.B0 to     R79C95A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480</A>
ROUTE         2     0.320<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1:R79C95A.F0:R78C95A.D1:0.320">     R79C95A.F0 to R78C95A.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_1_0_a2_1</A>
CTOF_DEL    ---     0.180     R78C95A.D1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.464   (34.0% logic, 66.0% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R79C95A.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R79C95A.CLK:2.249">      E17.PADDI to R79C95A.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.841ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.406ns  (31.5% logic, 68.5% route), 10 logic levels.

 Constraint Details:

      6.406ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.841ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.395,R78C95D.CLK,R78C95D.Q0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:ROUTE, 0.604,R78C95D.Q0,R78C95C.A1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]:CTOF_DEL, 0.180,R78C95C.A1,R78C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581:ROUTE, 0.592,R78C95C.F1,R78C95A.B1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0:CTOF_DEL, 0.180,R78C95A.B1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R78C95D.CLK to     R78C95D.Q0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        20     0.604<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]:R78C95D.Q0:R78C95C.A1:0.604">     R78C95D.Q0 to R78C95C.A1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[1]</A>
CTOF_DEL    ---     0.180     R78C95C.A1 to     R78C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581</A>
ROUTE         1     0.592<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0:R78C95C.F1:R78C95A.B1:0.592">     R78C95C.F1 to R78C95A.B1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0</A>
CTOF_DEL    ---     0.180     R78C95A.B1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.406   (31.5% logic, 68.5% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C95D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C95D.CLK:2.249">      E17.PADDI to R78C95D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 30.878ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]</A>  (from <A href="#@net:clk_in_c">clk_in_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs[1]</A>  (to <A href="#@net:clk_in_c">clk_in_c</A> +)

   Delay:               6.369ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

      6.369ns physical path delay hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135 meets
     37.037ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 37.247ns) by 30.878ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:REG_DEL, 0.393,R78C95D.CLK,R78C95D.Q1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:ROUTE, 0.569,R78C95D.Q1,R78C95C.B1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]:CTOF_DEL, 0.180,R78C95C.B1,R78C95C.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581:ROUTE, 0.592,R78C95C.F1,R78C95A.B1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0:CTOF_DEL, 0.180,R78C95A.B1,R78C95A.F1,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474:ROUTE, 1.028,R78C95A.F1,R74C93C.B0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:CTOF_DEL, 0.180,R74C93C.B0,R74C93C.F0,hdmi_i2c_top_inst/SLICE_446:ROUTE, 0.491,R74C93C.F0,R73C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:CTOF_DEL, 0.180,R73C92C.D0,R73C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715:ROUTE, 0.458,R73C92C.F0,R72C92A.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:CTOF_DEL, 0.180,R72C92A.C0,R72C92A.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440:ROUTE, 0.140,R72C92A.F0,R72C92C.D0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:CTOF_DEL, 0.180,R72C92C.D0,R72C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463:ROUTE, 0.480,R72C92C.F0,R71C92C.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:CTOF_DEL, 0.180,R71C92C.C0,R71C92C.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462:ROUTE, 0.290,R71C92C.F0,R71C92B.C0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:CTOF_DEL, 0.180,R71C92B.C0,R71C92B.F0,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460:ROUTE, 0.308,R71C92B.F0,R72C92B.D1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:CTOF_DEL, 0.180,R72C92B.D1,R72C92B.F1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:ROUTE, 0.000,R72C92B.F1,R72C92B.DI1,hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">Data path</A> hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142 to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R78C95D.CLK to     R78C95D.Q1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142</A> (from <A href="#@net:clk_in_c">clk_in_c</A>)
ROUTE        18     0.569<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]:R78C95D.Q1:R78C95C.B1:0.569">     R78C95D.Q1 to R78C95C.B1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/step_cnt[2]</A>
CTOF_DEL    ---     0.180     R78C95C.B1 to     R78C95C.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_581</A>
ROUTE         1     0.592<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0:R78C95C.F1:R78C95A.B1:0.592">     R78C95C.F1 to R78C95A.B1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0_a2_0_0</A>
CTOF_DEL    ---     0.180     R78C95A.B1 to     R78C95A.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_474</A>
ROUTE        24     1.028<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0:R78C95A.F1:R74C93C.B0:1.028">     R78C95A.F1 to R74C93C.B0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/un1_step_cnt_13_0</A>
CTOF_DEL    ---     0.180     R74C93C.B0 to     R74C93C.F0 <A href="#@comp:hdmi_i2c_top_inst/SLICE_446">hdmi_i2c_top_inst/SLICE_446</A>
ROUTE         3     0.491<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0:R74C93C.F0:R73C92C.D0:0.491">     R74C93C.F0 to R73C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0">hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/cmd_0</A>
CTOF_DEL    ---     0.180     R73C92C.D0 to     R73C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_715</A>
ROUTE         1     0.458<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]:R73C92C.F0:R72C92A.C0:0.458">     R73C92C.F0 to R72C92A.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_0_tz[1]</A>
CTOF_DEL    ---     0.180     R72C92A.C0 to     R72C92A.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_440</A>
ROUTE         1     0.140<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]:R72C92A.F0:R72C92C.D0:0.140">     R72C92A.F0 to R72C92C.D0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]">hdmi_i2c_top_inst/hdmi_i2c_core_inst/i2c_cs_ns_i_0_o2_0_1_1[1]</A>
CTOF_DEL    ---     0.180     R72C92C.D0 to     R72C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_463</A>
ROUTE         2     0.480<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1:R72C92C.F0:R71C92C.C0:0.480">     R72C92C.F0 to R71C92C.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265_1</A>
CTOF_DEL    ---     0.180     R71C92C.C0 to     R71C92C.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_462</A>
ROUTE         1     0.290<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265:R71C92C.F0:R71C92B.C0:0.290">     R71C92C.F0 to R71C92B.C0    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_265</A>
CTOF_DEL    ---     0.180     R71C92B.C0 to     R71C92B.F0 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_460</A>
ROUTE         1     0.308<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170:R71C92B.F0:R72C92B.D1:0.308">     R71C92B.F0 to R72C92B.D1    </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_170</A>
CTOF_DEL    ---     0.180     R72C92B.D1 to     R72C92B.F1 <A href="#@comp:hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135">hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135</A>
ROUTE         1     0.000<A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i:R72C92B.F1:R72C92B.DI1:0.000">     R72C92B.F1 to R72C92B.DI1   </A> <A href="#@net:hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i">hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_127_i</A> (to <A href="#@net:clk_in_c">clk_in_c</A>)
                  --------
                    6.369   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R78C95D.CLK,clk_in_c">Source Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R78C95D.CLK:2.249">      E17.PADDI to R78C95D.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'clk_in' 27.000000 MHz ;:ROUTE, 2.249,E17.PADDI,R72C92B.CLK,clk_in_c">Destination Clock Path</A> clk_in to hdmi_i2c_top_inst/hdmi_i2c_core_inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.249<A href="#@net:clk_in_c:E17.PADDI:R72C92B.CLK:2.249">      E17.PADDI to R72C92B.CLK   </A> <A href="#@net:clk_in_c">clk_in_c</A>
                  --------
                    2.249   (0.0% logic, 100.0% route), 0 logic levels.

Report:  150.557MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pixclk" 148.500000 MHz |             |             |
;                                       |  148.500 MHz|   96.974 MHz|  21 *
                                        |             |             |
FREQUENCY NET "u_pll_sensor_clk/GND"    |             |             |
27.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_in" 27.000000 MHz ; |   27.000 MHz|  150.557 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_colorbar_gen/mult1_un75_sum_cry_9     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un75_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un82_sum_cry_9     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un82_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un75_sum_s_10_0_S0 |       5|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un89_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un82_sum_s_10_0_S0 |       5|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un54_sum_cry_9     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un54_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un54_sum_cry_5     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un61_sum_cry_9     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un61_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un54_sum_s_10_0_S0 |       5|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un68_sum_s_10_0_S0 |       5|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un68_sum_cry_9     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un68_sum_cry_7     |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un61_sum_s_10_0_S0 |       5|      10|    100.00%
                                        |        |        |
u_colorbar_gen/pix_rgb11_sn             |       1|      10|    100.00%
                                        |        |        |
u_colorbar_gen/mult1_un89_sum_cry_8_0_S0|       4|      10|    100.00%
                                        |        |        |
u_colorbar_gen/color_cntr[10]           |       3|      10|    100.00%
                                        |        |        |
u_colorbar_gen/pix_rgb11                |       1|      10|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: <A href="#@net:w_pixclk">w_pixclk</A>   Source: u_pll_sensor_clk/PLLInst_0.CLKOP   Loads: 208
   Covered under: FREQUENCY NET "w_pixclk" 148.500000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_pll_sensor_clk/GND">u_pll_sensor_clk/GND</A>   Source: u_pll_sensor_clk/SLICE_634.F0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 166
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:clk_in_c">clk_in_c</A>   Source: clk_in.PAD   Loads: 37
   Covered under: FREQUENCY PORT "clk_in" 27.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 10  Score: 35780
Cumulative negative slack: 35780

Constraints cover 665097 paths, 12 nets, and 4593 connections (94.47% coverage)

