
*** Running vivado
    with args -log sigmoid.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sigmoid.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source sigmoid.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.srcs/constrs_1/new/sigm.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.srcs/constrs_1/new/sigm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1319.145 ; gain = 65.031 ; free physical = 2055 ; free virtual = 8077
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11b36907f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 86df75eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1706 ; free virtual = 7727

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 86df75eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1713 ; free virtual = 7735

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 47 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 4d6f8788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7728

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1707 ; free virtual = 7728
Ending Logic Optimization Task | Checksum: 4d6f8788

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1708 ; free virtual = 7730

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4d6f8788

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1666.637 ; gain = 0.000 ; free physical = 1713 ; free virtual = 7735
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1666.637 ; gain = 421.527 ; free physical = 1713 ; free virtual = 7734
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/sigmoid_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.668 ; gain = 0.000 ; free physical = 1723 ; free virtual = 7745
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.668 ; gain = 0.000 ; free physical = 1723 ; free virtual = 7745

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1730.668 ; gain = 0.000 ; free physical = 1723 ; free virtual = 7745
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1746.676 ; gain = 16.008 ; free physical = 1721 ; free virtual = 7743

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1746.676 ; gain = 16.008 ; free physical = 1721 ; free virtual = 7743

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1a3f5196

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1746.676 ; gain = 16.008 ; free physical = 1721 ; free virtual = 7743
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccb4b616

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1746.676 ; gain = 16.008 ; free physical = 1721 ; free virtual = 7743

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 18ca2a801

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1746.676 ; gain = 16.008 ; free physical = 1721 ; free virtual = 7743
Phase 1.2.1 Place Init Design | Checksum: e07c63f5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1749.301 ; gain = 18.633 ; free physical = 1712 ; free virtual = 7734
Phase 1.2 Build Placer Netlist Model | Checksum: e07c63f5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1749.301 ; gain = 18.633 ; free physical = 1712 ; free virtual = 7734

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: e07c63f5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1749.301 ; gain = 18.633 ; free physical = 1712 ; free virtual = 7734
Phase 1.3 Constrain Clocks/Macros | Checksum: e07c63f5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1749.301 ; gain = 18.633 ; free physical = 1712 ; free virtual = 7734
Phase 1 Placer Initialization | Checksum: e07c63f5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1749.301 ; gain = 18.633 ; free physical = 1712 ; free virtual = 7734

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f42ffc7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1711 ; free virtual = 7733

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f42ffc7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1718 ; free virtual = 7740

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 118fd927f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1711 ; free virtual = 7733

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 147c297e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1718 ; free virtual = 7739

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 147c297e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1713 ; free virtual = 7734

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 126df337c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1713 ; free virtual = 7734

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 126df337c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1713 ; free virtual = 7734

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1df983aa3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1713 ; free virtual = 7735
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1df983aa3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1713 ; free virtual = 7735

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1df983aa3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1721 ; free virtual = 7743

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1df983aa3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1717 ; free virtual = 7739
Phase 3.7 Small Shape Detail Placement | Checksum: 1df983aa3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7735

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17dc3c5c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7735
Phase 3 Detail Placement | Checksum: 17dc3c5c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7735

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 190d90bdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 190d90bdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 190d90bdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 19bdf4f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 19bdf4f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 19bdf4f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.612. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736
Phase 4.1.3 Post Placement Optimization | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736
Phase 4.1 Post Commit Optimization | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1714 ; free virtual = 7736
Phase 4.4 Placer Reporting | Checksum: 1b8ca4a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1550ff917

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1550ff917

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744
Ending Placer Task | Checksum: b051754f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1805.328 ; gain = 74.660 ; free physical = 1722 ; free virtual = 7744
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1805.328 ; gain = 0.000 ; free physical = 1720 ; free virtual = 7743
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1805.328 ; gain = 0.000 ; free physical = 1717 ; free virtual = 7739
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1805.328 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7740
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1805.328 ; gain = 0.000 ; free physical = 1717 ; free virtual = 7739
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 36a6904d ConstDB: 0 ShapeSum: 79aae502 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8f3afbfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.973 ; gain = 64.645 ; free physical = 1604 ; free virtual = 7626

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8f3afbfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.973 ; gain = 64.645 ; free physical = 1600 ; free virtual = 7622

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8f3afbfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.961 ; gain = 74.633 ; free physical = 1570 ; free virtual = 7592
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17e859995

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1557 ; free virtual = 7579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.478  | TNS=0.000  | WHS=-0.086 | THS=-0.434 |

Phase 2 Router Initialization | Checksum: 13d09d0b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1564 ; free virtual = 7586

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ac7a95fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1565 ; free virtual = 7586

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 191005ae3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.631  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17efa5e38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1567 ; free virtual = 7588
Phase 4 Rip-up And Reroute | Checksum: 17efa5e38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1560 ; free virtual = 7582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18b20ec71

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1561 ; free virtual = 7583
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.782  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18b20ec71

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7580

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b20ec71

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7580
Phase 5 Delay and Skew Optimization | Checksum: 18b20ec71

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7580

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1811618be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1567 ; free virtual = 7588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.782  | TNS=0.000  | WHS=0.224  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1811618be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1567 ; free virtual = 7588

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0317386 %
  Global Horizontal Routing Utilization  = 0.0475828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1887e40f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7580

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1887e40f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1562 ; free virtual = 7583

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1290d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1560 ; free virtual = 7581

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.782  | TNS=0.000  | WHS=0.224  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a1290d22

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1559 ; free virtual = 7580
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1567 ; free virtual = 7588

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1894.016 ; gain = 88.688 ; free physical = 1567 ; free virtual = 7588
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1894.016 ; gain = 0.000 ; free physical = 1565 ; free virtual = 7588
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/sigmoid_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 00:00:30 2016...
