"C:/Efinity/2023.1/bin/efx_pnr" --circuit "DDR3_MC" --family "Titanium" --device "Ti60F225" --operating_conditions "C4" --pack --place --route --vdb_file "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.vdb" --use_vdb_file "on" --place_file "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.place" --route_file "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.troutingtraces" --sdc_file "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/DDR3_MC.pt.sdc" --sync_file "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.interface.csv" --optimization_level "TIMING_2" --seed "444" --placer_effort_level "2" --max_threads "-1" --beneficial_skew "on" --work_dir "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/work_pnr" --output_dir "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow" --timing_analysis "on"