#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017209a1fda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000172099f4330 .scope module, "unicycle_tb" "unicycle_tb" 3 4;
 .timescale -9 -12;
P_0000017209a0c350 .param/l "W" 0 3 7, +C4<00000000000000000000000000100000>;
v0000017209a82dd0_0 .var "clk", 0 0;
v0000017209a83e10_0 .var "rst", 0 0;
S_00000172099f44c0 .scope module, "dut" "unicycle" 3 12, 4 15 0, S_00000172099f4330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0000017209a0bc50 .param/l "W" 0 4 16, +C4<00000000000000000000000000100000>;
L_00000172099f6b90 .functor AND 1, v0000017209a7b960_0, v0000017209a7aa60_0, C4<1>, C4<1>;
L_00000172099f7450 .functor OR 1, L_00000172099f6b90, v0000017209a7e020_0, C4<0>, C4<0>;
v0000017209a7e660_0 .net "ALUOp", 1 0, v0000017209a7b820_0;  1 drivers
v0000017209a7e160_0 .net "ALUSrc", 0 0, v0000017209a7b780_0;  1 drivers
v0000017209a7ede0_0 .net "ALU_result", 31 0, v0000017209a7ad80_0;  1 drivers
v0000017209a7d260_0 .net "Branch", 0 0, v0000017209a7b960_0;  1 drivers
v0000017209a7dd00_0 .net "MemRead", 0 0, v0000017209a7ba00_0;  1 drivers
v0000017209a7d440_0 .net "MemReg", 1 0, v0000017209a7b320_0;  1 drivers
v0000017209a7dda0_0 .net "MemWrite", 0 0, v0000017209a7a2e0_0;  1 drivers
v0000017209a7e700_0 .net "Read_data", 31 0, L_0000017209a82bf0;  1 drivers
v0000017209a7de40_0 .net "RegWrite", 0 0, v0000017209a7a7e0_0;  1 drivers
v0000017209a7e7a0_0 .net "Result", 31 0, L_0000017209a82150;  1 drivers
v0000017209a82d30_0 .net "alu_in", 31 0, v0000017209a7d580_0;  1 drivers
v0000017209a821f0_0 .net "alu_inst", 3 0, v0000017209a7a920_0;  1 drivers
v0000017209a82790_0 .net "clk", 0 0, v0000017209a82dd0_0;  1 drivers
v0000017209a837d0_0 .net "comparador_code", 1 0, v0000017209a7aec0_0;  1 drivers
v0000017209a82a10_0 .var "cuatro", 31 0;
v0000017209a83eb0_0 .net "data1", 31 0, v0000017209a7e840_0;  1 drivers
v0000017209a82290_0 .net "data2", 31 0, v0000017209a7ea20_0;  1 drivers
v0000017209a82ab0_0 .net "flag_direccion", 0 0, v0000017209a7aba0_0;  1 drivers
v0000017209a825b0_0 .net "inmediato", 31 0, L_00000172099f71b0;  1 drivers
v0000017209a823d0_0 .net "instruction", 31 0, L_00000172099f7140;  1 drivers
v0000017209a82f10_0 .net "pc_in", 31 0, v0000017209a7d620_0;  1 drivers
v0000017209a82330_0 .net "pc_inm_next", 31 0, L_0000017209a83050;  1 drivers
v0000017209a82470_0 .net "pc_out", 31 0, v0000017209a7e480_0;  1 drivers
v0000017209a832d0_0 .net "rst", 0 0, v0000017209a83e10_0;  1 drivers
v0000017209a83690_0 .net "salida_and", 0 0, L_00000172099f6b90;  1 drivers
v0000017209a83550_0 .net "salto", 0 0, v0000017209a7aa60_0;  1 drivers
v0000017209a83870_0 .net "salto_incon", 0 0, v0000017209a7e020_0;  1 drivers
v0000017209a83910_0 .net "select_mux_sumador", 0 0, L_00000172099f7450;  1 drivers
v0000017209a820b0_0 .net "sumando_direccion", 31 0, v0000017209a7d760_0;  1 drivers
v0000017209a83d70_0 .net "write_data", 31 0, v0000017209a7d4e0_0;  1 drivers
v0000017209a83af0_0 .net "zero", 0 0, v0000017209a7a740_0;  1 drivers
L_0000017209a826f0 .part L_00000172099f7140, 0, 7;
L_0000017209a82650 .part L_00000172099f7140, 15, 5;
L_0000017209a830f0 .part L_00000172099f7140, 20, 5;
L_0000017209a82fb0 .part L_00000172099f7140, 7, 5;
S_00000172099e9840 .scope module, "inst_memory" "inst_memory" 4 71, 5 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_00000172099a45a0 .param/l "ADDRESS_WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
P_00000172099a45d8 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_00000172099a4610 .param/l "MEM_SIZE" 0 5 4, +C4<00000000000000000000000000100101>;
L_00000172099f7140 .functor BUFZ 32, L_0000017209a83b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017209a16e30_0 .net *"_ivl_0", 31 0, L_0000017209a83b90;  1 drivers
v0000017209a173d0_0 .net *"_ivl_3", 7 0, L_0000017209a82510;  1 drivers
v0000017209a16ed0_0 .net "address", 31 0, v0000017209a7e480_0;  alias, 1 drivers
v0000017209a7b140 .array "inst_memory", 36 0, 31 0;
v0000017209a7bd20_0 .net "instruction", 31 0, L_00000172099f7140;  alias, 1 drivers
L_0000017209a83b90 .array/port v0000017209a7b140, L_0000017209a82510;
L_0000017209a82510 .part v0000017209a7e480_0, 2, 8;
S_00000172099e99d0 .scope module, "unidad_alu" "ALU" 4 144, 6 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_rs1";
    .port_info 1 /INPUT 32 "source_2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017209a0b990 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
v0000017209a7ad80_0 .var "ALU_result", 31 0;
v0000017209a7baa0_0 .net "data_rs1", 31 0, v0000017209a7e840_0;  alias, 1 drivers
v0000017209a7bbe0_0 .net "op", 3 0, v0000017209a7a920_0;  alias, 1 drivers
v0000017209a7a6a0_0 .net "source_2", 31 0, v0000017209a7d580_0;  alias, 1 drivers
v0000017209a7a740_0 .var "zero", 0 0;
E_0000017209a0c550 .event anyedge, v0000017209a7bbe0_0, v0000017209a7baa0_0, v0000017209a7a6a0_0;
E_0000017209a0c150 .event anyedge, v0000017209a7ad80_0;
S_00000172099decb0 .scope module, "unidad_alu_control" "ALU_CONTROL" 4 136, 7 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 4 "alu_inst";
P_0000017209a0c190 .param/l "width_instruc" 0 7 2, +C4<00000000000000000000000000100000>;
v0000017209a7bc80_0 .net "ALU_OP", 1 0, v0000017209a7b820_0;  alias, 1 drivers
v0000017209a7b500_0 .net "I_30", 0 0, L_0000017209a83190;  1 drivers
v0000017209a7a920_0 .var "alu_inst", 3 0;
v0000017209a7a420_0 .net "field_3", 2 0, L_0000017209a835f0;  1 drivers
v0000017209a7b3c0_0 .net "instruccion", 31 0, L_00000172099f7140;  alias, 1 drivers
v0000017209a7b1e0_0 .net "isRinst", 0 0, L_0000017209a83f50;  1 drivers
E_0000017209a0b910 .event anyedge, v0000017209a7bc80_0, v0000017209a7b1e0_0, v0000017209a7a420_0, v0000017209a7b500_0;
L_0000017209a83f50 .part L_00000172099f7140, 5, 1;
L_0000017209a835f0 .part L_00000172099f7140, 12, 3;
L_0000017209a83190 .part L_00000172099f7140, 30, 1;
S_00000172099dee40 .scope begin, "alu_case" "alu_case" 7 12, 7 12 0, S_00000172099decb0;
 .timescale -9 -12;
S_00000172099dbf80 .scope module, "unidad_comparador_dut" "comparador" 4 116, 8 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /OUTPUT 2 "comparador_code";
v0000017209a7aec0_0 .var "comparador_code", 1 0;
v0000017209a7ace0_0 .net "rs1", 31 0, v0000017209a7e840_0;  alias, 1 drivers
v0000017209a7be60_0 .net "rs2", 31 0, v0000017209a7ea20_0;  alias, 1 drivers
E_0000017209a0bc90 .event anyedge, v0000017209a7baa0_0, v0000017209a7be60_0;
S_00000172099dc110 .scope module, "unidad_control_salto_dut" "control_salto" 4 122, 9 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "comparador_code";
    .port_info 2 /OUTPUT 1 "salto";
P_0000017209a0bcd0 .param/l "W" 0 9 2, +C4<00000000000000000000000000100000>;
v0000017209a7b460_0 .net "comparador_code", 1 0, v0000017209a7aec0_0;  alias, 1 drivers
v0000017209a7a9c0_0 .net "field_3", 2 0, L_0000017209a839b0;  1 drivers
v0000017209a7bdc0_0 .net "instruccion", 31 0, L_00000172099f7140;  alias, 1 drivers
v0000017209a7b280_0 .net "opcode", 6 0, L_0000017209a828d0;  1 drivers
v0000017209a7aa60_0 .var "salto", 0 0;
E_0000017209a0bd10 .event anyedge, v0000017209a7aec0_0, v0000017209a7a9c0_0, v0000017209a7b280_0;
L_0000017209a839b0 .part L_00000172099f7140, 12, 3;
L_0000017209a828d0 .part L_00000172099f7140, 0, 7;
S_00000172099d26d0 .scope module, "unidad_data_memory" "data_memory" 4 154, 10 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "read_data";
P_0000017209a7ccd0 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
P_0000017209a7cd08 .param/l "N" 0 10 3, +C4<00000000000000000000000000001000>;
P_0000017209a7cd40 .param/l "memzise" 0 10 4, +C4<00000000000000000000000000100000>;
L_00000172099f7220 .functor AND 1, v0000017209a7ba00_0, L_0000017209a83730, C4<1>, C4<1>;
v0000017209a7a880_0 .net "MemRead", 0 0, v0000017209a7ba00_0;  alias, 1 drivers
v0000017209a7bb40_0 .net "MemWrite", 0 0, v0000017209a7a2e0_0;  alias, 1 drivers
v0000017209a7a240_0 .net *"_ivl_1", 0 0, L_0000017209a83730;  1 drivers
v0000017209a7a600_0 .net *"_ivl_2", 0 0, L_00000172099f7220;  1 drivers
v0000017209a7b6e0_0 .net *"_ivl_4", 31 0, L_0000017209a83410;  1 drivers
v0000017209a7ae20_0 .net *"_ivl_7", 7 0, L_0000017209a82970;  1 drivers
L_0000017209a85088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017209a7a4c0_0 .net/2u *"_ivl_8", 31 0, L_0000017209a85088;  1 drivers
v0000017209a7b5a0_0 .net "address", 31 0, v0000017209a7ad80_0;  alias, 1 drivers
v0000017209a7b0a0_0 .net "clk", 0 0, v0000017209a82dd0_0;  alias, 1 drivers
v0000017209a7af60 .array "mem", 0 31, 31 0;
v0000017209a7b8c0_0 .net "read_data", 31 0, L_0000017209a82bf0;  alias, 1 drivers
v0000017209a7b640_0 .net "rst", 0 0, v0000017209a83e10_0;  alias, 1 drivers
v0000017209a7bf00_0 .net "write_data", 31 0, v0000017209a7ea20_0;  alias, 1 drivers
E_0000017209a0be10 .event posedge, v0000017209a7b0a0_0;
L_0000017209a83730 .reduce/nor v0000017209a83e10_0;
L_0000017209a83410 .array/port v0000017209a7af60, L_0000017209a82970;
L_0000017209a82970 .part v0000017209a7ad80_0, 2, 8;
L_0000017209a82bf0 .functor MUXZ 32, L_0000017209a85088, L_0000017209a83410, L_00000172099f7220, C4<>;
S_00000172099d2860 .scope module, "unidad_imm_gen" "imm_gen" 4 77, 11 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "immediate_gen";
P_0000017209a0c5d0 .param/l "DATA_WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
L_00000172099f71b0 .functor OR 32, v0000017209a7a560_0, v0000017209a7b000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017209a7a060_0 .net "field_3", 2 0, L_0000017209a82830;  1 drivers
v0000017209a7ab00_0 .var "immediate", 11 0;
v0000017209a7a100_0 .net "immediate_gen", 31 0, L_00000172099f71b0;  alias, 1 drivers
v0000017209a7a1a0_0 .var "immediate_jal", 19 0;
v0000017209a7a560_0 .var "inmediato", 31 0;
v0000017209a7b000_0 .var "inmediato_jal", 31 0;
v0000017209a7a380_0 .net "inst", 31 0, L_00000172099f7140;  alias, 1 drivers
E_0000017209a0bf50 .event anyedge, v0000017209a7bd20_0, v0000017209a7a060_0, v0000017209a7ab00_0, v0000017209a7a1a0_0;
L_0000017209a82830 .part L_00000172099f7140, 12, 3;
S_00000172099d0db0 .scope module, "unidad_main_control" "main_control" 4 85, 12 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 2 "Memto_Reg";
    .port_info 3 /OUTPUT 1 "Reg_Write";
    .port_info 4 /OUTPUT 1 "Mem_read";
    .port_info 5 /OUTPUT 1 "Mem_write";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALU_OP";
    .port_info 8 /OUTPUT 1 "salto_incon";
    .port_info 9 /OUTPUT 1 "flag_direccion";
P_0000017209a0c710 .param/l "width_instruc" 0 12 2, +C4<00000000000000000000000000000111>;
v0000017209a7b780_0 .var "ALUSrc", 0 0;
v0000017209a7b820_0 .var "ALU_OP", 1 0;
v0000017209a7b960_0 .var "Branch", 0 0;
v0000017209a7ba00_0 .var "Mem_read", 0 0;
v0000017209a7a2e0_0 .var "Mem_write", 0 0;
v0000017209a7b320_0 .var "Memto_Reg", 1 0;
v0000017209a7a7e0_0 .var "Reg_Write", 0 0;
v0000017209a7aba0_0 .var "flag_direccion", 0 0;
v0000017209a7ac40_0 .net "opcode", 6 0, L_0000017209a826f0;  1 drivers
v0000017209a7e020_0 .var "salto_incon", 0 0;
E_0000017209a0c250 .event anyedge, v0000017209a7ac40_0;
S_00000172099d0f40 .scope module, "unidad_mux_salida_memoria" "mux3_1" 4 167, 13 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /INPUT 32 "entrada3";
    .port_info 4 /OUTPUT 32 "salida_mux";
P_0000017209a0c090 .param/l "W" 0 13 1, +C4<00000000000000000000000000100000>;
v0000017209a7e3e0_0 .net "entrada1", 31 0, v0000017209a7ad80_0;  alias, 1 drivers
v0000017209a7e980_0 .net "entrada2", 31 0, L_0000017209a82bf0;  alias, 1 drivers
v0000017209a7dee0_0 .net "entrada3", 31 0, L_0000017209a83050;  alias, 1 drivers
v0000017209a7d4e0_0 .var "salida_mux", 31 0;
v0000017209a7e520_0 .net "select", 1 0, v0000017209a7b320_0;  alias, 1 drivers
E_0000017209a0c610 .event anyedge, v0000017209a7b320_0, v0000017209a7ad80_0, v0000017209a7b8c0_0, v0000017209a7dee0_0;
S_00000172099c3000 .scope module, "unidad_mux_salida_registro" "mux2_1" 4 129, 14 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /OUTPUT 32 "salida_mux";
P_0000017209a0c2d0 .param/l "W" 0 14 1, +C4<00000000000000000000000000100000>;
v0000017209a7e2a0_0 .net "entrada1", 31 0, v0000017209a7ea20_0;  alias, 1 drivers
v0000017209a7e0c0_0 .net "entrada2", 31 0, L_00000172099f71b0;  alias, 1 drivers
v0000017209a7d580_0 .var "salida_mux", 31 0;
v0000017209a7e200_0 .net "select", 0 0, v0000017209a7b780_0;  alias, 1 drivers
E_0000017209a0ba10 .event anyedge, v0000017209a7b780_0, v0000017209a7be60_0, v0000017209a7a100_0;
S_00000172099c3190 .scope module, "unidad_mux_salida_sumador" "mux2_1" 4 209, 14 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /OUTPUT 32 "salida_mux";
P_0000017209a0b890 .param/l "W" 0 14 1, +C4<00000000000000000000000000100000>;
v0000017209a7d120_0 .net "entrada1", 31 0, L_0000017209a83050;  alias, 1 drivers
v0000017209a7d940_0 .net "entrada2", 31 0, L_0000017209a82150;  alias, 1 drivers
v0000017209a7d620_0 .var "salida_mux", 31 0;
v0000017209a7e8e0_0 .net "select", 0 0, L_00000172099f7450;  alias, 1 drivers
E_0000017209a0c310 .event anyedge, v0000017209a7e8e0_0, v0000017209a7dee0_0, v0000017209a7d940_0;
S_00000172099bea90 .scope module, "unidad_mux_sumador_direccion_dut" "mux2_1" 4 189, 14 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 32 "entrada2";
    .port_info 3 /OUTPUT 32 "salida_mux";
P_0000017209a088d0 .param/l "W" 0 14 1, +C4<00000000000000000000000000100000>;
v0000017209a7d800_0 .net "entrada1", 31 0, v0000017209a7e480_0;  alias, 1 drivers
v0000017209a7d6c0_0 .net "entrada2", 31 0, v0000017209a7e840_0;  alias, 1 drivers
v0000017209a7d760_0 .var "salida_mux", 31 0;
v0000017209a7e340_0 .net "select", 0 0, v0000017209a7aba0_0;  alias, 1 drivers
E_0000017209a08c10 .event anyedge, v0000017209a7aba0_0, v0000017209a16ed0_0, v0000017209a7baa0_0;
S_00000172099bec20 .scope module, "unidad_pc" "pc" 4 60, 15 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "inst_address";
P_0000017209a028d0 .param/l "ADDRESS_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
P_0000017209a02908 .param/l "MEM_SIZE" 0 15 3, +C4<00000000000000000000000100000000>;
v0000017209a7ee80_0 .net "PC_next", 31 0, v0000017209a7d620_0;  alias, 1 drivers
v0000017209a7eca0_0 .net "clk", 0 0, v0000017209a82dd0_0;  alias, 1 drivers
v0000017209a7e480_0 .var "inst_address", 31 0;
v0000017209a7d9e0_0 .net "rst", 0 0, v0000017209a83e10_0;  alias, 1 drivers
S_0000017209a81eb0 .scope module, "unidad_registro" "registro" 4 100, 16 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_rs1";
    .port_info 8 /OUTPUT 32 "data_rs2";
P_0000017209a021d0 .param/l "N" 0 16 3, +C4<00000000000000000000000000000101>;
P_0000017209a02208 .param/l "W" 0 16 2, +C4<00000000000000000000000000100000>;
v0000017209a7da80_0 .net "clk", 0 0, v0000017209a82dd0_0;  alias, 1 drivers
v0000017209a7d080_0 .net "data_in", 31 0, v0000017209a7d4e0_0;  alias, 1 drivers
v0000017209a7e840_0 .var "data_rs1", 31 0;
v0000017209a7ea20_0 .var "data_rs2", 31 0;
v0000017209a7d8a0_0 .net "rd", 4 0, L_0000017209a82fb0;  1 drivers
v0000017209a7eac0 .array "registers", 0 31, 31 0;
v0000017209a7d300_0 .net "rs1", 4 0, L_0000017209a82650;  1 drivers
v0000017209a7db20_0 .net "rs2", 4 0, L_0000017209a830f0;  1 drivers
v0000017209a7ec00_0 .net "rst", 0 0, v0000017209a83e10_0;  alias, 1 drivers
v0000017209a7d3a0_0 .net "we", 0 0, v0000017209a7a7e0_0;  alias, 1 drivers
v0000017209a7eac0_0 .array/port v0000017209a7eac0, 0;
v0000017209a7eac0_1 .array/port v0000017209a7eac0, 1;
v0000017209a7eac0_2 .array/port v0000017209a7eac0, 2;
E_0000017209a08910/0 .event anyedge, v0000017209a7d300_0, v0000017209a7eac0_0, v0000017209a7eac0_1, v0000017209a7eac0_2;
v0000017209a7eac0_3 .array/port v0000017209a7eac0, 3;
v0000017209a7eac0_4 .array/port v0000017209a7eac0, 4;
v0000017209a7eac0_5 .array/port v0000017209a7eac0, 5;
v0000017209a7eac0_6 .array/port v0000017209a7eac0, 6;
E_0000017209a08910/1 .event anyedge, v0000017209a7eac0_3, v0000017209a7eac0_4, v0000017209a7eac0_5, v0000017209a7eac0_6;
v0000017209a7eac0_7 .array/port v0000017209a7eac0, 7;
v0000017209a7eac0_8 .array/port v0000017209a7eac0, 8;
v0000017209a7eac0_9 .array/port v0000017209a7eac0, 9;
v0000017209a7eac0_10 .array/port v0000017209a7eac0, 10;
E_0000017209a08910/2 .event anyedge, v0000017209a7eac0_7, v0000017209a7eac0_8, v0000017209a7eac0_9, v0000017209a7eac0_10;
v0000017209a7eac0_11 .array/port v0000017209a7eac0, 11;
v0000017209a7eac0_12 .array/port v0000017209a7eac0, 12;
v0000017209a7eac0_13 .array/port v0000017209a7eac0, 13;
v0000017209a7eac0_14 .array/port v0000017209a7eac0, 14;
E_0000017209a08910/3 .event anyedge, v0000017209a7eac0_11, v0000017209a7eac0_12, v0000017209a7eac0_13, v0000017209a7eac0_14;
v0000017209a7eac0_15 .array/port v0000017209a7eac0, 15;
v0000017209a7eac0_16 .array/port v0000017209a7eac0, 16;
v0000017209a7eac0_17 .array/port v0000017209a7eac0, 17;
v0000017209a7eac0_18 .array/port v0000017209a7eac0, 18;
E_0000017209a08910/4 .event anyedge, v0000017209a7eac0_15, v0000017209a7eac0_16, v0000017209a7eac0_17, v0000017209a7eac0_18;
v0000017209a7eac0_19 .array/port v0000017209a7eac0, 19;
v0000017209a7eac0_20 .array/port v0000017209a7eac0, 20;
v0000017209a7eac0_21 .array/port v0000017209a7eac0, 21;
v0000017209a7eac0_22 .array/port v0000017209a7eac0, 22;
E_0000017209a08910/5 .event anyedge, v0000017209a7eac0_19, v0000017209a7eac0_20, v0000017209a7eac0_21, v0000017209a7eac0_22;
v0000017209a7eac0_23 .array/port v0000017209a7eac0, 23;
v0000017209a7eac0_24 .array/port v0000017209a7eac0, 24;
v0000017209a7eac0_25 .array/port v0000017209a7eac0, 25;
v0000017209a7eac0_26 .array/port v0000017209a7eac0, 26;
E_0000017209a08910/6 .event anyedge, v0000017209a7eac0_23, v0000017209a7eac0_24, v0000017209a7eac0_25, v0000017209a7eac0_26;
v0000017209a7eac0_27 .array/port v0000017209a7eac0, 27;
v0000017209a7eac0_28 .array/port v0000017209a7eac0, 28;
v0000017209a7eac0_29 .array/port v0000017209a7eac0, 29;
v0000017209a7eac0_30 .array/port v0000017209a7eac0, 30;
E_0000017209a08910/7 .event anyedge, v0000017209a7eac0_27, v0000017209a7eac0_28, v0000017209a7eac0_29, v0000017209a7eac0_30;
v0000017209a7eac0_31 .array/port v0000017209a7eac0, 31;
E_0000017209a08910/8 .event anyedge, v0000017209a7eac0_31, v0000017209a7db20_0;
E_0000017209a08910 .event/or E_0000017209a08910/0, E_0000017209a08910/1, E_0000017209a08910/2, E_0000017209a08910/3, E_0000017209a08910/4, E_0000017209a08910/5, E_0000017209a08910/6, E_0000017209a08910/7, E_0000017209a08910/8;
S_0000017209a810a0 .scope begin, "read" "read" 16 26, 16 26 0, S_0000017209a81eb0;
 .timescale -9 -12;
S_0000017209a81230 .scope begin, "write" "write" 16 38, 16 38 0, S_0000017209a81eb0;
 .timescale -9 -12;
S_0000017209a813c0 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 16 40, 16 40 0, S_0000017209a81230;
 .timescale -9 -12;
v0000017209a7ef20_0 .var/2s "i", 31 0;
S_0000017209a81550 .scope module, "unidad_sumador" "sumador" 4 195, 17 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_actual";
    .port_info 1 /INPUT 32 "inmediato";
    .port_info 2 /OUTPUT 32 "Result";
P_0000017209a08a10 .param/l "W" 0 17 2, +C4<00000000000000000000000000100000>;
v0000017209a7ed40_0 .net "Result", 31 0, L_0000017209a82150;  alias, 1 drivers
v0000017209a7df80_0 .net "inmediato", 31 0, L_00000172099f71b0;  alias, 1 drivers
v0000017209a7e5c0_0 .net "pc_actual", 31 0, v0000017209a7d760_0;  alias, 1 drivers
L_0000017209a82150 .arith/sum 32, v0000017209a7d760_0, L_00000172099f71b0;
S_0000017209a816e0 .scope module, "unidad_sumador_PC_4" "sumador" 4 179, 17 1 0, S_00000172099f44c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_actual";
    .port_info 1 /INPUT 32 "inmediato";
    .port_info 2 /OUTPUT 32 "Result";
P_0000017209a0a110 .param/l "W" 0 17 2, +C4<00000000000000000000000000100000>;
v0000017209a7eb60_0 .net "Result", 31 0, L_0000017209a83050;  alias, 1 drivers
v0000017209a7dbc0_0 .net "inmediato", 31 0, v0000017209a82a10_0;  1 drivers
v0000017209a7d1c0_0 .net "pc_actual", 31 0, v0000017209a7e480_0;  alias, 1 drivers
L_0000017209a83050 .arith/sum 32, v0000017209a7e480_0, v0000017209a82a10_0;
    .scope S_00000172099bec20;
T_0 ;
    %wait E_0000017209a0be10;
    %load/vec4 v0000017209a7d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017209a7e480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017209a7ee80_0;
    %cmpi/u 1020, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000017209a7ee80_0;
    %assign/vec4 v0000017209a7e480_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000172099e9840;
T_1 ;
    %vpi_call/w 5 16 "$readmemh", "prueba_hello_world.hex", v0000017209a7b140 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000172099d2860;
T_2 ;
    %wait E_0000017209a0bf50;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0000017209a7a060_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_2.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017209a7a060_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_2.10;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
T_2.9 ;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0000017209a7a060_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_2.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000017209a7a060_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_2.13;
    %jmp/0xz  T_2.11, 4;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
T_2.12 ;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017209a7a380_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017209a7a380_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 12;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017209a7a380_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017209a7a380_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000017209a7a380_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000017209a7ab00_0, 0, 12;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000017209a7a1a0_0, 0, 20;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0000017209a7ab00_0;
    %pad/s 32;
    %store/vec4 v0000017209a7a560_0, 0, 32;
    %load/vec4 v0000017209a7a1a0_0;
    %pad/s 32;
    %store/vec4 v0000017209a7b000_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000172099d0db0;
T_3 ;
Ewait_0 .event/or E_0000017209a0c250, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000017209a7ac40_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017209a7b820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7b780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7b320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7ba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aba0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017209a81eb0;
T_4 ;
Ewait_1 .event/or E_0000017209a08910, E_0x0;
    %wait Ewait_1;
    %fork t_1, S_0000017209a810a0;
    %jmp t_0;
    .scope S_0000017209a810a0;
t_1 ;
    %load/vec4 v0000017209a7d300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000017209a7d300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017209a7eac0, 4;
    %store/vec4 v0000017209a7e840_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209a7e840_0, 0, 32;
T_4.1 ;
    %load/vec4 v0000017209a7db20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000017209a7db20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017209a7eac0, 4;
    %store/vec4 v0000017209a7ea20_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209a7ea20_0, 0, 32;
T_4.3 ;
    %end;
    .scope S_0000017209a81eb0;
t_0 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017209a81eb0;
T_5 ;
    %wait E_0000017209a0be10;
    %fork t_3, S_0000017209a81230;
    %jmp t_2;
    .scope S_0000017209a81230;
t_3 ;
    %load/vec4 v0000017209a7ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_5, S_0000017209a813c0;
    %jmp t_4;
    .scope S_0000017209a813c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017209a7ef20_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000017209a7ef20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017209a7ef20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209a7eac0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017209a7ef20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000017209a7ef20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000017209a81230;
t_4 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017209a7d3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000017209a7d8a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000017209a7d080_0;
    %load/vec4 v0000017209a7d8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209a7eac0, 0, 4;
T_5.4 ;
T_5.1 ;
    %end;
    .scope S_0000017209a81eb0;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_00000172099dbf80;
T_6 ;
Ewait_2 .event/or E_0000017209a0bc90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000017209a7ace0_0;
    %load/vec4 v0000017209a7be60_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017209a7aec0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017209a7be60_0;
    %load/vec4 v0000017209a7ace0_0;
    %cmp/u;
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017209a7aec0_0, 0, 2;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017209a7aec0_0, 0, 2;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000172099dc110;
T_7 ;
Ewait_3 .event/or E_0000017209a0bd10, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000017209a7b460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aa60_0, 0, 1;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0000017209a7b280_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7aa60_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0000017209a7b280_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7aa60_0, 0, 1;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_7.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_7.14;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v0000017209a7b280_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7aa60_0, 0, 1;
T_7.11 ;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_7.18, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000017209a7a9c0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_7.18;
    %flag_get/vec4 4;
    %jmp/0 T_7.17, 4;
    %load/vec4 v0000017209a7b280_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7aa60_0, 0, 1;
T_7.15 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000172099c3000;
T_8 ;
Ewait_4 .event/or E_0000017209a0ba10, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000017209a7e200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000017209a7e2a0_0;
    %store/vec4 v0000017209a7d580_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000017209a7e0c0_0;
    %store/vec4 v0000017209a7d580_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000172099decb0;
T_9 ;
Ewait_5 .event/or E_0000017209a0b910, E_0x0;
    %wait Ewait_5;
    %fork t_7, S_00000172099dee40;
    %jmp t_6;
    .scope S_00000172099dee40;
t_7 ;
    %load/vec4 v0000017209a7bc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000017209a7b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0000017209a7a420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000017209a7b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000017209a7b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000017209a7a420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.24 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.25 ;
    %load/vec4 v0000017209a7b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.27 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000017209a7a920_0, 0, 4;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
T_9.6 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %end;
    .scope S_00000172099decb0;
t_6 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000172099e99d0;
T_10 ;
Ewait_6 .event/or E_0000017209a0c150, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0000017209a7ad80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a7a740_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a7a740_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000172099e99d0;
T_11 ;
Ewait_7 .event/or E_0000017209a0c550, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000017209a7bbe0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %add;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %add;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %sub;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %and;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %or;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %xor;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0000017209a7baa0_0;
    %ix/getv 4, v0000017209a7a6a0_0;
    %shiftr 4;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0000017209a7baa0_0;
    %ix/getv 4, v0000017209a7a6a0_0;
    %shiftl 4;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0000017209a7baa0_0;
    %ix/getv 4, v0000017209a7a6a0_0;
    %shiftr/s 4;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0000017209a7baa0_0;
    %load/vec4 v0000017209a7a6a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0000017209a7ad80_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000172099d26d0;
T_12 ;
    %vpi_call/w 10 25 "$readmemh", "data.hex", v0000017209a7af60, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000172099d26d0;
T_13 ;
    %wait E_0000017209a0be10;
    %load/vec4 v0000017209a7bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000017209a7bf00_0;
    %load/vec4 v0000017209a7b5a0_0;
    %parti/s 8, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017209a7af60, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000172099d0f40;
T_14 ;
Ewait_8 .event/or E_0000017209a0c610, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0000017209a7e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0000017209a7e3e0_0;
    %store/vec4 v0000017209a7d4e0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0000017209a7e980_0;
    %store/vec4 v0000017209a7d4e0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000017209a7dee0_0;
    %store/vec4 v0000017209a7d4e0_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000172099bea90;
T_15 ;
Ewait_9 .event/or E_0000017209a08c10, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000017209a7e340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0000017209a7d800_0;
    %store/vec4 v0000017209a7d760_0, 0, 32;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0000017209a7d6c0_0;
    %store/vec4 v0000017209a7d760_0, 0, 32;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000172099c3190;
T_16 ;
Ewait_10 .event/or E_0000017209a0c310, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000017209a7e8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0000017209a7d120_0;
    %store/vec4 v0000017209a7d620_0, 0, 32;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0000017209a7d940_0;
    %store/vec4 v0000017209a7d620_0, 0, 32;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000172099f44c0;
T_17 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017209a82a10_0, 0, 32;
    %end;
    .thread T_17, $init;
    .scope S_00000172099f4330;
T_18 ;
    %vpi_call/w 3 19 "$dumpfile", "unicycle_tb.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000172099f4330 {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000172099f4330;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a82dd0_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v0000017209a82dd0_0;
    %inv;
    %store/vec4 v0000017209a82dd0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_00000172099f4330;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017209a83e10_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017209a83e10_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "unicycle_tb.sv";
    "./../src/unicycle.sv";
    "./../src/inst_memory.sv";
    "./../src/ALU.sv";
    "./../src/ALU_CONTROL.sv";
    "./../src/comparador.sv";
    "./../src/control_salto.sv";
    "./../src/data_memory.sv";
    "./../src/imm_gen.sv";
    "./../src/main_control.sv";
    "./../src/mux3_1.sv";
    "./../src/mux2_1.sv";
    "./../src/pc.sv";
    "./../src/registro.sv";
    "./../src/sumador.sv";
