{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 12:12:21 2016 " "Info: Processing started: Thu Mar 03 12:12:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UP2_TOP -c UP2_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UP2_TOP -c UP2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register tile:t1\|regD:Q0\|q register tile:t15\|regD:Q0\|q 15.55 MHz 64.3 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 15.55 MHz between source register \"tile:t1\|regD:Q0\|q\" and destination register \"tile:t15\|regD:Q0\|q\" (period= 64.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "59.200 ns + Longest register register " "Info: + Longest register to register delay is 59.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tile:t1\|regD:Q0\|q 1 REG LC2_B23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B23; Fanout = 4; REG Node = 'tile:t1\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile:t1|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns tile:t1\|carry~5 2 COMB LC1_B23 3 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_B23; Fanout = 3; COMB Node = 'tile:t1\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 8.400 ns tile:t2\|carry~5 3 COMB LC8_B24 3 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 8.400 ns; Loc. = LC8_B24; Fanout = 3; COMB Node = 'tile:t2\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t1|carry~5 tile:t2|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.300 ns tile:t3\|carry~5 4 COMB LC1_B24 3 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 11.300 ns; Loc. = LC1_B24; Fanout = 3; COMB Node = 'tile:t3\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t2|carry~5 tile:t3|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 16.500 ns tile:t4\|carry~5 5 COMB LC7_B25 3 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 16.500 ns; Loc. = LC7_B25; Fanout = 3; COMB Node = 'tile:t4\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t3|carry~5 tile:t4|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.400 ns tile:t5\|carry~5 6 COMB LC1_B25 3 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 19.400 ns; Loc. = LC1_B25; Fanout = 3; COMB Node = 'tile:t5\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t4|carry~5 tile:t5|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 24.600 ns tile:t6\|carry~5 7 COMB LC8_B26 3 " "Info: 7: + IC(2.800 ns) + CELL(2.400 ns) = 24.600 ns; Loc. = LC8_B26; Fanout = 3; COMB Node = 'tile:t6\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t5|carry~5 tile:t6|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.500 ns tile:t7\|carry~5 8 COMB LC1_B26 3 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 27.500 ns; Loc. = LC1_B26; Fanout = 3; COMB Node = 'tile:t7\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t6|carry~5 tile:t7|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 32.600 ns tile:t8\|carry~5 9 COMB LC8_B28 3 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 32.600 ns; Loc. = LC8_B28; Fanout = 3; COMB Node = 'tile:t8\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t7|carry~5 tile:t8|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.500 ns tile:t9\|carry~5 10 COMB LC1_B28 3 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC1_B28; Fanout = 3; COMB Node = 'tile:t9\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t8|carry~5 tile:t9|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 40.600 ns tile:t10\|carry~5 11 COMB LC7_B27 3 " "Info: 11: + IC(2.700 ns) + CELL(2.400 ns) = 40.600 ns; Loc. = LC7_B27; Fanout = 3; COMB Node = 'tile:t10\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t9|carry~5 tile:t10|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 43.500 ns tile:t11\|carry~5 12 COMB LC1_B27 3 " "Info: 12: + IC(0.500 ns) + CELL(2.400 ns) = 43.500 ns; Loc. = LC1_B27; Fanout = 3; COMB Node = 'tile:t11\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t10|carry~5 tile:t11|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 48.700 ns tile:t12\|carry~5 13 COMB LC6_B29 3 " "Info: 13: + IC(2.800 ns) + CELL(2.400 ns) = 48.700 ns; Loc. = LC6_B29; Fanout = 3; COMB Node = 'tile:t12\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t11|carry~5 tile:t12|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 51.600 ns tile:t13\|carry~5 14 COMB LC1_B29 3 " "Info: 14: + IC(0.500 ns) + CELL(2.400 ns) = 51.600 ns; Loc. = LC1_B29; Fanout = 3; COMB Node = 'tile:t13\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t12|carry~5 tile:t13|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 56.700 ns tile:t14\|carry~5 15 COMB LC3_B30 3 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 56.700 ns; Loc. = LC3_B30; Fanout = 3; COMB Node = 'tile:t14\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t13|carry~5 tile:t14|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 59.200 ns tile:t15\|regD:Q0\|q 16 REG LC4_B30 4 " "Info: 16: + IC(0.500 ns) + CELL(2.000 ns) = 59.200 ns; Loc. = LC4_B30; Fanout = 4; REG Node = 'tile:t15\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { tile:t14|carry~5 tile:t15|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "35.900 ns ( 60.64 % ) " "Info: Total cell delay = 35.900 ns ( 60.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.300 ns ( 39.36 % ) " "Info: Total interconnect delay = 23.300 ns ( 39.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "59.200 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 tile:t2|carry~5 tile:t3|carry~5 tile:t4|carry~5 tile:t5|carry~5 tile:t6|carry~5 tile:t7|carry~5 tile:t8|carry~5 tile:t9|carry~5 tile:t10|carry~5 tile:t11|carry~5 tile:t12|carry~5 tile:t13|carry~5 tile:t14|carry~5 tile:t15|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "59.200 ns" { tile:t1|regD:Q0|q {} tile:t1|carry~5 {} tile:t2|carry~5 {} tile:t3|carry~5 {} tile:t4|carry~5 {} tile:t5|carry~5 {} tile:t6|carry~5 {} tile:t7|carry~5 {} tile:t8|carry~5 {} tile:t9|carry~5 {} tile:t10|carry~5 {} tile:t11|carry~5 {} tile:t12|carry~5 {} tile:t13|carry~5 {} tile:t14|carry~5 {} tile:t15|regD:Q0|q {} } { 0.000ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.100 ns - Smallest " "Info: - Smallest clock skew is -1.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 17.300 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SW\[0\] 1 CLK PIN_84 34 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_84; Fanout = 34; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 17.300 ns tile:t15\|regD:Q0\|q 2 REG LC4_B30 4 " "Info: 2: + IC(7.000 ns) + CELL(0.000 ns) = 17.300 ns; Loc. = LC4_B30; Fanout = 4; REG Node = 'tile:t15\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SW[0] tile:t15|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 59.54 % ) " "Info: Total cell delay = 10.300 ns ( 59.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 40.46 % ) " "Info: Total interconnect delay = 7.000 ns ( 40.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { SW[0] tile:t15|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { SW[0] {} SW[0]~out {} tile:t15|regD:Q0|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 18.400 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SW\[0\] 1 CLK PIN_84 34 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_84; Fanout = 34; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 18.400 ns tile:t1\|regD:Q0\|q 2 REG LC2_B23 4 " "Info: 2: + IC(8.100 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC2_B23; Fanout = 4; REG Node = 'tile:t1\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 55.98 % ) " "Info: Total cell delay = 10.300 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 44.02 % ) " "Info: Total interconnect delay = 8.100 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { SW[0] {} SW[0]~out {} tile:t1|regD:Q0|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { SW[0] tile:t15|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { SW[0] {} SW[0]~out {} tile:t15|regD:Q0|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { SW[0] {} SW[0]~out {} tile:t1|regD:Q0|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "59.200 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 tile:t2|carry~5 tile:t3|carry~5 tile:t4|carry~5 tile:t5|carry~5 tile:t6|carry~5 tile:t7|carry~5 tile:t8|carry~5 tile:t9|carry~5 tile:t10|carry~5 tile:t11|carry~5 tile:t12|carry~5 tile:t13|carry~5 tile:t14|carry~5 tile:t15|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "59.200 ns" { tile:t1|regD:Q0|q {} tile:t1|carry~5 {} tile:t2|carry~5 {} tile:t3|carry~5 {} tile:t4|carry~5 {} tile:t5|carry~5 {} tile:t6|carry~5 {} tile:t7|carry~5 {} tile:t8|carry~5 {} tile:t9|carry~5 {} tile:t10|carry~5 {} tile:t11|carry~5 {} tile:t12|carry~5 {} tile:t13|carry~5 {} tile:t14|carry~5 {} tile:t15|regD:Q0|q {} } { 0.000ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { SW[0] tile:t15|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { SW[0] {} SW[0]~out {} tile:t15|regD:Q0|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { SW[0] {} SW[0]~out {} tile:t1|regD:Q0|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[0\] DISP1\[6\] tile:t1\|regD:Q0\|q 95.500 ns register " "Info: tco from clock \"SW\[0\]\" to destination pin \"DISP1\[6\]\" through register \"tile:t1\|regD:Q0\|q\" is 95.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 18.400 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to source register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SW\[0\] 1 CLK PIN_84 34 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_84; Fanout = 34; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 18.400 ns tile:t1\|regD:Q0\|q 2 REG LC2_B23 4 " "Info: 2: + IC(8.100 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC2_B23; Fanout = 4; REG Node = 'tile:t1\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 55.98 % ) " "Info: Total cell delay = 10.300 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 44.02 % ) " "Info: Total interconnect delay = 8.100 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { SW[0] {} SW[0]~out {} tile:t1|regD:Q0|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "75.700 ns + Longest register pin " "Info: + Longest register to pin delay is 75.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tile:t1\|regD:Q0\|q 1 REG LC2_B23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B23; Fanout = 4; REG Node = 'tile:t1\|regD:Q0\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile:t1|regD:Q0|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns tile:t1\|carry~5 2 COMB LC1_B23 3 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_B23; Fanout = 3; COMB Node = 'tile:t1\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 8.400 ns tile:t2\|carry~5 3 COMB LC8_B24 3 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 8.400 ns; Loc. = LC8_B24; Fanout = 3; COMB Node = 'tile:t2\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t1|carry~5 tile:t2|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.300 ns tile:t3\|carry~5 4 COMB LC1_B24 3 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 11.300 ns; Loc. = LC1_B24; Fanout = 3; COMB Node = 'tile:t3\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t2|carry~5 tile:t3|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 16.500 ns tile:t4\|carry~5 5 COMB LC7_B25 3 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 16.500 ns; Loc. = LC7_B25; Fanout = 3; COMB Node = 'tile:t4\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t3|carry~5 tile:t4|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.400 ns tile:t5\|carry~5 6 COMB LC1_B25 3 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 19.400 ns; Loc. = LC1_B25; Fanout = 3; COMB Node = 'tile:t5\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t4|carry~5 tile:t5|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 24.600 ns tile:t6\|carry~5 7 COMB LC8_B26 3 " "Info: 7: + IC(2.800 ns) + CELL(2.400 ns) = 24.600 ns; Loc. = LC8_B26; Fanout = 3; COMB Node = 'tile:t6\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t5|carry~5 tile:t6|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.500 ns tile:t7\|carry~5 8 COMB LC1_B26 3 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 27.500 ns; Loc. = LC1_B26; Fanout = 3; COMB Node = 'tile:t7\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t6|carry~5 tile:t7|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 32.600 ns tile:t8\|carry~5 9 COMB LC8_B28 3 " "Info: 9: + IC(2.700 ns) + CELL(2.400 ns) = 32.600 ns; Loc. = LC8_B28; Fanout = 3; COMB Node = 'tile:t8\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t7|carry~5 tile:t8|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 35.500 ns tile:t9\|carry~5 10 COMB LC1_B28 3 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC1_B28; Fanout = 3; COMB Node = 'tile:t9\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t8|carry~5 tile:t9|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 40.600 ns tile:t10\|carry~5 11 COMB LC7_B27 3 " "Info: 11: + IC(2.700 ns) + CELL(2.400 ns) = 40.600 ns; Loc. = LC7_B27; Fanout = 3; COMB Node = 'tile:t10\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t9|carry~5 tile:t10|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 43.500 ns tile:t11\|carry~5 12 COMB LC1_B27 3 " "Info: 12: + IC(0.500 ns) + CELL(2.400 ns) = 43.500 ns; Loc. = LC1_B27; Fanout = 3; COMB Node = 'tile:t11\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t10|carry~5 tile:t11|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 48.700 ns tile:t12\|carry~5 13 COMB LC6_B29 3 " "Info: 13: + IC(2.800 ns) + CELL(2.400 ns) = 48.700 ns; Loc. = LC6_B29; Fanout = 3; COMB Node = 'tile:t12\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { tile:t11|carry~5 tile:t12|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 51.600 ns tile:t13\|carry~5 14 COMB LC1_B29 3 " "Info: 14: + IC(0.500 ns) + CELL(2.400 ns) = 51.600 ns; Loc. = LC1_B29; Fanout = 3; COMB Node = 'tile:t13\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { tile:t12|carry~5 tile:t13|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 56.700 ns tile:t14\|carry~5 15 COMB LC3_B30 3 " "Info: 15: + IC(2.700 ns) + CELL(2.400 ns) = 56.700 ns; Loc. = LC3_B30; Fanout = 3; COMB Node = 'tile:t14\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { tile:t13|carry~5 tile:t14|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 59.900 ns tile:t15\|sum 16 COMB LC5_B30 7 " "Info: 16: + IC(0.500 ns) + CELL(2.700 ns) = 59.900 ns; Loc. = LC5_B30; Fanout = 7; COMB Node = 'tile:t15\|sum'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { tile:t14|carry~5 tile:t15|sum } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 68.500 ns dek7seg:d4\|WideOr0~0 17 COMB LC4_E44 1 " "Info: 17: + IC(6.200 ns) + CELL(2.400 ns) = 68.500 ns; Loc. = LC4_E44; Fanout = 1; COMB Node = 'dek7seg:d4\|WideOr0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { tile:t15|sum dek7seg:d4|WideOr0~0 } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/dek7seg.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(5.000 ns) 75.700 ns DISP1\[6\] 18 PIN PIN_230 0 " "Info: 18: + IC(2.200 ns) + CELL(5.000 ns) = 75.700 ns; Loc. = PIN_230; Fanout = 0; PIN Node = 'DISP1\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { dek7seg:d4|WideOr0~0 DISP1[6] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "44.000 ns ( 58.12 % ) " "Info: Total cell delay = 44.000 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.700 ns ( 41.88 % ) " "Info: Total interconnect delay = 31.700 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "75.700 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 tile:t2|carry~5 tile:t3|carry~5 tile:t4|carry~5 tile:t5|carry~5 tile:t6|carry~5 tile:t7|carry~5 tile:t8|carry~5 tile:t9|carry~5 tile:t10|carry~5 tile:t11|carry~5 tile:t12|carry~5 tile:t13|carry~5 tile:t14|carry~5 tile:t15|sum dek7seg:d4|WideOr0~0 DISP1[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "75.700 ns" { tile:t1|regD:Q0|q {} tile:t1|carry~5 {} tile:t2|carry~5 {} tile:t3|carry~5 {} tile:t4|carry~5 {} tile:t5|carry~5 {} tile:t6|carry~5 {} tile:t7|carry~5 {} tile:t8|carry~5 {} tile:t9|carry~5 {} tile:t10|carry~5 {} tile:t11|carry~5 {} tile:t12|carry~5 {} tile:t13|carry~5 {} tile:t14|carry~5 {} tile:t15|sum {} dek7seg:d4|WideOr0~0 {} DISP1[6] {} } { 0.000ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 6.200ns 2.200ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { SW[0] tile:t1|regD:Q0|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { SW[0] {} SW[0]~out {} tile:t1|regD:Q0|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "75.700 ns" { tile:t1|regD:Q0|q tile:t1|carry~5 tile:t2|carry~5 tile:t3|carry~5 tile:t4|carry~5 tile:t5|carry~5 tile:t6|carry~5 tile:t7|carry~5 tile:t8|carry~5 tile:t9|carry~5 tile:t10|carry~5 tile:t11|carry~5 tile:t12|carry~5 tile:t13|carry~5 tile:t14|carry~5 tile:t15|sum dek7seg:d4|WideOr0~0 DISP1[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "75.700 ns" { tile:t1|regD:Q0|q {} tile:t1|carry~5 {} tile:t2|carry~5 {} tile:t3|carry~5 {} tile:t4|carry~5 {} tile:t5|carry~5 {} tile:t6|carry~5 {} tile:t7|carry~5 {} tile:t8|carry~5 {} tile:t9|carry~5 {} tile:t10|carry~5 {} tile:t11|carry~5 {} tile:t12|carry~5 {} tile:t13|carry~5 {} tile:t14|carry~5 {} tile:t15|sum {} dek7seg:d4|WideOr0~0 {} DISP1[6] {} } { 0.000ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 2.800ns 0.500ns 2.700ns 0.500ns 6.200ns 2.200ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "SW\[0\] DISP4_DP tile:t15\|regD:Q1\|q 29.600 ns register " "Info: Minimum tco from clock \"SW\[0\]\" to destination pin \"DISP4_DP\" through register \"tile:t15\|regD:Q1\|q\" is 29.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 17.300 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to source register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns SW\[0\] 1 CLK PIN_84 34 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_84; Fanout = 34; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(0.000 ns) 17.300 ns tile:t15\|regD:Q1\|q 2 REG LC6_B30 3 " "Info: 2: + IC(7.000 ns) + CELL(0.000 ns) = 17.300 ns; Loc. = LC6_B30; Fanout = 3; REG Node = 'tile:t15\|regD:Q1\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { SW[0] tile:t15|regD:Q1|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 59.54 % ) " "Info: Total cell delay = 10.300 ns ( 59.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 40.46 % ) " "Info: Total interconnect delay = 7.000 ns ( 40.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { SW[0] tile:t15|regD:Q1|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { SW[0] {} SW[0]~out {} tile:t15|regD:Q1|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Shortest register pin " "Info: + Shortest register to pin delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tile:t15\|regD:Q1\|q 1 REG LC6_B30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B30; Fanout = 3; REG Node = 'tile:t15\|regD:Q1\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tile:t15|regD:Q1|q } "NODE_NAME" } } { "regD.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/regD.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns tile:t15\|carry~5 2 COMB LC8_B30 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC8_B30; Fanout = 1; COMB Node = 'tile:t15\|carry~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { tile:t15|regD:Q1|q tile:t15|carry~5 } "NODE_NAME" } } { "tile.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/tile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.000 ns) 10.900 ns DISP4_DP 3 PIN PIN_18 0 " "Info: 3: + IC(2.700 ns) + CELL(5.000 ns) = 10.900 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'DISP4_DP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { tile:t15|carry~5 DISP4_DP } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Users/Robert/Desktop/Robert/agh/cyfra/projekt/fibbonacci project/UP2_TOP/UP2_TOP.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 70.64 % ) " "Info: Total cell delay = 7.700 ns ( 70.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 29.36 % ) " "Info: Total interconnect delay = 3.200 ns ( 29.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { tile:t15|regD:Q1|q tile:t15|carry~5 DISP4_DP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { tile:t15|regD:Q1|q {} tile:t15|carry~5 {} DISP4_DP {} } { 0.000ns 0.500ns 2.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { SW[0] tile:t15|regD:Q1|q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { SW[0] {} SW[0]~out {} tile:t15|regD:Q1|q {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { tile:t15|regD:Q1|q tile:t15|carry~5 DISP4_DP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { tile:t15|regD:Q1|q {} tile:t15|carry~5 {} DISP4_DP {} } { 0.000ns 0.500ns 2.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 12:12:22 2016 " "Info: Processing ended: Thu Mar 03 12:12:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
