{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732773953328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732773953330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:05:52 2024 " "Processing started: Wed Nov 27 22:05:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732773953330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732773953330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732773953330 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732773953475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732773955285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732773955286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773955493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773955493 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732773959005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC-V.out.sdc 75 result\[30\] port " "Ignored filter at RISC-V.out.sdc(75): result\[30\] could not be matched with a port" {  } { { "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" "" { Text "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1732773959012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RISC-V.out.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at RISC-V.out.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max 1 -clock_fall -clock virt_clk \[get_ports \{result\[30\]\} \] " "set_output_delay -max 1 -clock_fall -clock virt_clk \[get_ports \{result\[30\]\} \]" {  } { { "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" "" { Text "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1732773959014 ""}  } { { "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" "" { Text "/home/voidknight/Downloads/CPU_Q/RISC-V.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1732773959014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959023 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1732773959025 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732773959026 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1732773959052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.757 " "Worst-case setup slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 clk  " "    0.757               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773959080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 clk  " "    0.426               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773959085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773959087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773959090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.834 " "Worst-case minimum pulse width slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 clk  " "    0.834               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773959092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773959092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.757 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.757  " "Path #1: Setup slack is 0.757 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : branchIndex:indexGen\|globalHistory\[7\] " "From Node    : branchIndex:indexGen\|globalHistory\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7 " "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           launch edge time " "     2.500      2.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.075      4.575  F        clock network delay " "     7.075      4.575  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.075      0.000     uTco  branchIndex:indexGen\|globalHistory\[7\] " "     7.075      0.000     uTco  branchIndex:indexGen\|globalHistory\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.075      0.000 RR  CELL  indexGen\|globalHistory\[7\]\|q " "     7.075      0.000 RR  CELL  indexGen\|globalHistory\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.424      0.349 RR    IC  indexGen\|index\[7\]\|dataf " "     7.424      0.349 RR    IC  indexGen\|index\[7\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.514      0.090 RF  CELL  indexGen\|index\[7\]\|combout " "     7.514      0.090 RF  CELL  indexGen\|index\[7\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.149      0.635 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[7\] " "     8.149      0.635 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.487      0.338 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7 " "     8.487      0.338 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.203      4.203  R        clock network delay " "     9.203      4.203  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.344      0.141           clock pessimism removed " "     9.344      0.141           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.244     -0.100           clock uncertainty " "     9.244     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.244      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7 " "     9.244      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg7" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.487 " "Data Arrival Time  :     8.487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.244 " "Data Required Time :     9.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.757  " "Slack              :     0.757 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.426 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.426" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.426  " "Path #1: Hold slack is 0.426 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\] " "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrPC\[23\]~reg0 " "To Node      : instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.294      4.294  R        clock network delay " "     4.294      4.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.294      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\] " "     4.294      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.294      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q " "     4.294      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      0.263 RR    IC  instrPC\[23\]~reg0\|asdata " "     4.557      0.263 RR    IC  instrPC\[23\]~reg0\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.839      0.282 RR  CELL  instrPC\[23\]~reg0 " "     4.839      0.282 RR  CELL  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      4.557  R        clock network delay " "     4.557      4.557  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413     -0.144           clock pessimism removed " "     4.413     -0.144           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413      0.000           clock uncertainty " "     4.413      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413      0.000      uTh  instrPC\[23\]~reg0 " "     4.413      0.000      uTh  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.839 " "Data Arrival Time  :     4.839" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.413 " "Data Required Time :     4.413" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.426  " "Slack              :     0.426 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773959147 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773959147 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1732773959152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732773959296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732773964495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773964735 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1732773964736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.881 " "Worst-case setup slack is 0.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 clk  " "    0.881               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773964747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk  " "    0.450               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773964752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773964754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773964756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.834 " "Worst-case minimum pulse width slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 clk  " "    0.834               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773964758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773964758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.881 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773964796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.881  " "Path #1: Setup slack is 0.881 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCSelectLogic:pcSelect\|nextPC\[1\] " "From Node    : PCSelectLogic:pcSelect\|nextPC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      4.724  R        clock network delay " "     4.724      4.724  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[1\] " "     4.724      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.000 RR  CELL  pcSelect\|nextPC\[1\]\|q " "     4.724      0.000 RR  CELL  pcSelect\|nextPC\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.986      0.262 RR    IC  pcSelect\|Add0~5\|dataa " "     4.986      0.262 RR    IC  pcSelect\|Add0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      1.259 RR  CELL  pcSelect\|Add0~5\|cout " "     6.245      1.259 RR  CELL  pcSelect\|Add0~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      0.000 RR    IC  pcSelect\|Add0~9\|cin " "     6.245      0.000 RR    IC  pcSelect\|Add0~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.053 RR  CELL  pcSelect\|Add0~9\|cout " "     6.298      0.053 RR  CELL  pcSelect\|Add0~9\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.000 RR    IC  pcSelect\|Add0~13\|cin " "     6.298      0.000 RR    IC  pcSelect\|Add0~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.000 RR  CELL  pcSelect\|Add0~13\|cout " "     6.298      0.000 RR  CELL  pcSelect\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.000 RR    IC  pcSelect\|Add0~17\|cin " "     6.298      0.000 RR    IC  pcSelect\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.731      0.433 RF  CELL  pcSelect\|Add0~17\|sumout " "     6.731      0.433 RF  CELL  pcSelect\|Add0~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.035      0.304 FF    IC  indexGen\|index\[4\]\|datad " "     7.035      0.304 FF    IC  indexGen\|index\[4\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.638      0.603 FF  CELL  indexGen\|index\[4\]\|combout " "     7.638      0.603 FF  CELL  indexGen\|index\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.182      0.544 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\] " "     8.182      0.544 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.645      0.463 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     8.645      0.463 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.519      4.519  R        clock network delay " "     9.519      4.519  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.626      0.107           clock pessimism removed " "     9.626      0.107           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.526     -0.100           clock uncertainty " "     9.526     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.526      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     9.526      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.645 " "Data Arrival Time  :     8.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.526 " "Data Required Time :     9.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.881  " "Slack              :     0.881 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773964797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.450 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.450" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773964801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.450  " "Path #1: Hold slack is 0.450 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\] " "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrPC\[23\]~reg0 " "To Node      : instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      4.516  R        clock network delay " "     4.516      4.516  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\] " "     4.516      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.516      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q " "     4.516      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.751      0.235 RR    IC  instrPC\[23\]~reg0\|asdata " "     4.751      0.235 RR    IC  instrPC\[23\]~reg0\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.073      0.322 RR  CELL  instrPC\[23\]~reg0 " "     5.073      0.322 RR  CELL  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.731      4.731  R        clock network delay " "     4.731      4.731  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.623     -0.108           clock pessimism removed " "     4.623     -0.108           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.623      0.000           clock uncertainty " "     4.623      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.623      0.000      uTh  instrPC\[23\]~reg0 " "     4.623      0.000      uTh  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.073 " "Data Arrival Time  :     5.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.623 " "Data Required Time :     4.623" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.450  " "Slack              :     0.450 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773964802 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773964802 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1732773964806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732773965357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732773970522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773970795 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1732773970796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.369 " "Worst-case setup slack is 1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.369               0.000 clk  " "    1.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773970801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773970806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773970809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773970812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.330 " "Worst-case minimum pulse width slack is 1.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.330               0.000 clk  " "    1.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773970814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773970814 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.369 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.369" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970857 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773970857 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.369  " "Path #1: Setup slack is 1.369 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : branchIndex:indexGen\|globalHistory\[4\] " "From Node    : branchIndex:indexGen\|globalHistory\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           launch edge time " "     2.500      2.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.945      2.445  F        clock network delay " "     4.945      2.445  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.945      0.000     uTco  branchIndex:indexGen\|globalHistory\[4\] " "     4.945      0.000     uTco  branchIndex:indexGen\|globalHistory\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.945      0.000 FF  CELL  indexGen\|globalHistory\[4\]\|q " "     4.945      0.000 FF  CELL  indexGen\|globalHistory\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.098      0.153 FF    IC  indexGen\|index\[4\]\|dataf " "     5.098      0.153 FF    IC  indexGen\|index\[4\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.138      0.040 FF  CELL  indexGen\|index\[4\]\|combout " "     5.138      0.040 FF  CELL  indexGen\|index\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.543      0.405 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\] " "     5.543      0.405 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.749      0.206 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     5.749      0.206 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.183      2.183  R        clock network delay " "     7.183      2.183  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.035           clock pessimism removed " "     7.218      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.118     -0.100           clock uncertainty " "     7.118     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.118      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     7.118      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.749 " "Data Arrival Time  :     5.749" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.118 " "Data Required Time :     7.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.369  " "Slack              :     1.369 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773970858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.243 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.243" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773970863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.243  " "Path #1: Hold slack is 0.243 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\] " "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrPC\[23\]~reg0 " "To Node      : instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      2.155  R        clock network delay " "     2.155      2.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\] " "     2.155      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q " "     2.155      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.278      0.123 RR    IC  instrPC\[23\]~reg0\|asdata " "     2.278      0.123 RR    IC  instrPC\[23\]~reg0\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.439      0.161 RR  CELL  instrPC\[23\]~reg0 " "     2.439      0.161 RR  CELL  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      2.232  R        clock network delay " "     2.232      2.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196     -0.036           clock pessimism removed " "     2.196     -0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      0.000           clock uncertainty " "     2.196      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      0.000      uTh  instrPC\[23\]~reg0 " "     2.196      0.000      uTh  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.439 " "Data Arrival Time  :     2.439" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.196 " "Data Required Time :     2.196" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.243  " "Slack              :     0.243 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773970864 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773970864 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1732773970868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773971505 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1732773971507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.500 " "Worst-case setup slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 clk  " "    1.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773971512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 clk  " "    0.222               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773971517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773971520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732773971522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 clk  " "    1.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732773971525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732773971525 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.500 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.500" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773971568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.500  " "Path #1: Setup slack is 1.500 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : branchIndex:indexGen\|globalHistory\[4\] " "From Node    : branchIndex:indexGen\|globalHistory\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "To Node      : gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500           launch edge time " "     2.500      2.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.839      2.339  F        clock network delay " "     4.839      2.339  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.839      0.000     uTco  branchIndex:indexGen\|globalHistory\[4\] " "     4.839      0.000     uTco  branchIndex:indexGen\|globalHistory\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.839      0.000 RR  CELL  indexGen\|globalHistory\[4\]\|q " "     4.839      0.000 RR  CELL  indexGen\|globalHistory\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.129 RR    IC  indexGen\|index\[4\]\|dataf " "     4.968      0.129 RR    IC  indexGen\|index\[4\]\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.012      0.044 RF  CELL  indexGen\|index\[4\]\|combout " "     5.012      0.044 RF  CELL  indexGen\|index\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.317      0.305 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\] " "     5.317      0.305 FF    IC  predictor\|patternTable_rtl_0\|auto_generated\|ram_block1a0\|portbaddr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.520      0.203 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     5.520      0.203 FF  CELL  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      2.082  R        clock network delay " "     7.082      2.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.120      0.038           clock pessimism removed " "     7.120      0.038           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.020     -0.100           clock uncertainty " "     7.020     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.020      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4 " "     7.020      0.000     uTsu  gshare:predictor\|altsyncram:patternTable_rtl_0\|altsyncram_e3n1:auto_generated\|ram_block1a0~portb_address_reg4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.520 " "Data Arrival Time  :     5.520" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.020 " "Data Required Time :     7.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.500  " "Slack              :     1.500 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773971569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.222 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773971573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.222  " "Path #1: Hold slack is 0.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\] " "From Node    : PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrPC\[23\]~reg0 " "To Node      : instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      2.028  R        clock network delay " "     2.028      2.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\] " "     2.028      0.000     uTco  PCSelectLogic:pcSelect\|nextPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.028      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q " "     2.028      0.000 RR  CELL  pcSelect\|nextPC\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.128      0.100 RR    IC  instrPC\[23\]~reg0\|asdata " "     2.128      0.100 RR    IC  instrPC\[23\]~reg0\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.283      0.155 RR  CELL  instrPC\[23\]~reg0 " "     2.283      0.155 RR  CELL  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      2.100  R        clock network delay " "     2.100      2.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061     -0.039           clock pessimism removed " "     2.061     -0.039           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.000           clock uncertainty " "     2.061      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.000      uTh  instrPC\[23\]~reg0 " "     2.061      0.000      uTh  instrPC\[23\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.283 " "Data Arrival Time  :     2.283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.061 " "Data Required Time :     2.061" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.222  " "Slack              :     0.222 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732773971574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732773971574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732773978372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732773978382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732773978568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:06:18 2024 " "Processing ended: Wed Nov 27 22:06:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732773978568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732773978568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732773978568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732773978568 ""}
