strict digraph "compose( ,  )" {
	node [label="\N"];
	"192:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0598707650>",
		fillcolor=turquoise,
		label="192:BL
StateIdle <= 1'b0;
StateDrop <= 1'b1;
StatePreamble <= 1'b0;
StateSFD <= 1'b0;
StateData0 <= 1'b0;
StateData1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0598707290>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f0598707550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f05987077d0>]",
		style=filled,
		typ=Block];
	"Leaf_189:AL"	 [def_var="['StateSFD', 'StateIdle', 'StateDrop', 'StateData1', 'StatePreamble', 'StateData0']",
		label="Leaf_189:AL"];
	"192:BL" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"209:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707f50>",
		fillcolor=firebrick,
		label="209:NS
StateDrop <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"209:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"185:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598709d10>",
		def_var="['StartDrop']",
		fillcolor=deepskyblue,
		label="185:AS
StartDrop = MRxDV & (StateIdle & Transmitting | StateSFD & ~IFGCounterEq24 & MRxDEqD | StateData0 & ByteCntMaxFrame);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateIdle', 'Transmitting', 'StateSFD', 'IFGCounterEq24', 'MRxDEqD', 'StateData0', 'ByteCntMaxFrame']"];
	"189:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0598709f50>",
		clk_sens=True,
		fillcolor=gold,
		label="189:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'StartSFD', 'StartPreamble', 'StartDrop', 'StartIdle', 'StartData0', 'StartData1']"];
	"185:AS" -> "189:AL";
	"190:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0598709f90>",
		fillcolor=turquoise,
		label="190:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"191:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598707790>",
		fillcolor=springgreen,
		label="191:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"190:BL" -> "191:IF"	 [cond="[]",
		lineno=None];
	"181:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f05987094d0>",
		def_var="['StartData0']",
		fillcolor=deepskyblue,
		label="181:AS
StartData0 = MRxDV & (StateSFD & MRxDEqD & IFGCounterEq24 | StateData1);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateSFD', 'MRxDEqD', 'IFGCounterEq24', 'StateData1']"];
	"181:AS" -> "189:AL";
	"202:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598707c10>",
		fillcolor=springgreen,
		label="202:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"205:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598707d10>",
		fillcolor=springgreen,
		label="205:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"202:IF" -> "205:IF"	 [cond="['StartPreamble', 'StartSFD', 'StartDrop']",
		label="!((StartPreamble | StartSFD | StartDrop))",
		lineno=202];
	"203:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707bd0>",
		fillcolor=firebrick,
		label="203:NS
StateIdle <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"202:IF" -> "203:NS"	 [cond="['StartPreamble', 'StartSFD', 'StartDrop']",
		label="(StartPreamble | StartSFD | StartDrop)",
		lineno=202];
	"240:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598ae2690>",
		def_var="['StateData']",
		fillcolor=deepskyblue,
		label="240:AS
StateData[1:0] = { StateData1, StateData0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['StateData1', 'StateData0']"];
	"175:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598dc39d0>",
		def_var="['StartIdle']",
		fillcolor=deepskyblue,
		label="175:AS
StartIdle = ~MRxDV & (StateDrop | StatePreamble | StateSFD | |StateData);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateDrop', 'StatePreamble', 'StateSFD', 'StateData']"];
	"240:AS" -> "175:AS";
	"208:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598707f90>",
		fillcolor=springgreen,
		label="208:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"208:IF" -> "209:NS"	 [cond="['StartIdle']",
		label=StartIdle,
		lineno=208];
	"211:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adf0d0>",
		fillcolor=springgreen,
		label="211:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"208:IF" -> "211:IF"	 [cond="['StartIdle']",
		label="!(StartIdle)",
		lineno=208];
	"235:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598ae2490>",
		fillcolor=springgreen,
		label="235:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"236:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae25d0>",
		fillcolor=firebrick,
		label="236:NS
StateData1 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae25d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"235:IF" -> "236:NS"	 [cond="['StartData1']",
		label=StartData1,
		lineno=235];
	"212:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf210>",
		fillcolor=firebrick,
		label="212:NS
StateDrop <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"211:IF" -> "212:NS"	 [cond="['StartDrop']",
		label=StartDrop,
		lineno=211];
	"236:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"Leaf_189:AL" -> "185:AS";
	"Leaf_189:AL" -> "181:AS";
	"Leaf_189:AL" -> "240:AS";
	"177:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598dc3cd0>",
		def_var="['StartPreamble']",
		fillcolor=deepskyblue,
		label="177:AS
StartPreamble = MRxDV & ~MRxDEq5 & (StateIdle & ~Transmitting);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'MRxDEq5', 'StateIdle', 'Transmitting']"];
	"Leaf_189:AL" -> "177:AS";
	"183:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598709790>",
		def_var="['StartData1']",
		fillcolor=deepskyblue,
		label="183:AS
StartData1 = MRxDV & StateData0 & ~ByteCntMaxFrame;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateData0', 'ByteCntMaxFrame']"];
	"Leaf_189:AL" -> "183:AS";
	"Leaf_189:AL" -> "175:AS";
	"179:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0598709150>",
		def_var="['StartSFD']",
		fillcolor=deepskyblue,
		label="179:AS
StartSFD = MRxDV & MRxDEq5 & (StateIdle & ~Transmitting | StatePreamble);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'MRxDEq5', 'StateIdle', 'Transmitting', 'StatePreamble']"];
	"Leaf_189:AL" -> "179:AS";
	"220:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adfa50>",
		fillcolor=springgreen,
		label="220:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"221:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfa10>",
		fillcolor=firebrick,
		label="221:NS
StateSFD <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfa10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"220:IF" -> "221:NS"	 [cond="['StartPreamble', 'StartIdle', 'StartData0', 'StartDrop']",
		label="(StartPreamble | StartIdle | StartData0 | StartDrop)",
		lineno=220];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adfb50>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"220:IF" -> "223:IF"	 [cond="['StartPreamble', 'StartIdle', 'StartData0', 'StartDrop']",
		label="!((StartPreamble | StartIdle | StartData0 | StartDrop))",
		lineno=220];
	"206:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707e50>",
		fillcolor=firebrick,
		label="206:NS
StateIdle <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598707e50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"205:IF" -> "206:NS"	 [cond="['StartIdle']",
		label=StartIdle,
		lineno=205];
	"221:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"206:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"229:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adffd0>",
		fillcolor=springgreen,
		label="229:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"230:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae2150>",
		fillcolor=firebrick,
		label="230:NS
StateData0 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae2150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"229:IF" -> "230:NS"	 [cond="['StartData0']",
		label=StartData0,
		lineno=229];
	"177:AS" -> "189:AL";
	"233:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae2350>",
		fillcolor=firebrick,
		label="233:NS
StateData1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598ae2350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"233:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"183:AS" -> "189:AL";
	"201:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0598adf290>",
		fillcolor=turquoise,
		label="201:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"201:BL" -> "202:IF"	 [cond="[]",
		lineno=None];
	"201:BL" -> "208:IF"	 [cond="[]",
		lineno=None];
	"201:BL" -> "220:IF"	 [cond="[]",
		lineno=None];
	"214:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adf490>",
		fillcolor=springgreen,
		label="214:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"201:BL" -> "214:IF"	 [cond="[]",
		lineno=None];
	"232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598ae2390>",
		fillcolor=springgreen,
		label="232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"201:BL" -> "232:IF"	 [cond="[]",
		lineno=None];
	"226:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adfed0>",
		fillcolor=springgreen,
		label="226:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"201:BL" -> "226:IF"	 [cond="[]",
		lineno=None];
	"212:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"224:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfc90>",
		fillcolor=firebrick,
		label="224:NS
StateSFD <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"224:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"218:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf750>",
		fillcolor=firebrick,
		label="218:NS
StatePreamble <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"218:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"175:AS" -> "189:AL";
	"191:IF" -> "192:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=191];
	"191:IF" -> "201:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=191];
	"230:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"215:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf450>",
		fillcolor=firebrick,
		label="215:NS
StatePreamble <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adf450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"214:IF" -> "215:NS"	 [cond="['StartSFD', 'StartIdle', 'StartDrop']",
		label="(StartSFD | StartIdle | StartDrop)",
		lineno=214];
	"217:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0598adf650>",
		fillcolor=springgreen,
		label="217:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"214:IF" -> "217:IF"	 [cond="['StartSFD', 'StartIdle', 'StartDrop']",
		label="!((StartSFD | StartIdle | StartDrop))",
		lineno=214];
	"232:IF" -> "235:IF"	 [cond="['StartIdle', 'StartData0', 'StartDrop']",
		label="!((StartIdle | StartData0 | StartDrop))",
		lineno=232];
	"232:IF" -> "233:NS"	 [cond="['StartIdle', 'StartData0', 'StartDrop']",
		label="(StartIdle | StartData0 | StartDrop)",
		lineno=232];
	"189:AL" -> "190:BL"	 [cond="[]",
		lineno=None];
	"223:IF" -> "224:NS"	 [cond="['StartSFD']",
		label=StartSFD,
		lineno=223];
	"215:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"217:IF" -> "218:NS"	 [cond="['StartPreamble']",
		label=StartPreamble,
		lineno=217];
	"227:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfe90>",
		fillcolor=firebrick,
		label="227:NS
StateData0 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0598adfe90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"227:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"203:NS" -> "Leaf_189:AL"	 [cond="[]",
		lineno=None];
	"179:AS" -> "189:AL";
	"226:IF" -> "229:IF"	 [cond="['StartIdle', 'StartData1', 'StartDrop']",
		label="!((StartIdle | StartData1 | StartDrop))",
		lineno=226];
	"226:IF" -> "227:NS"	 [cond="['StartIdle', 'StartData1', 'StartDrop']",
		label="(StartIdle | StartData1 | StartDrop)",
		lineno=226];
}
