# This is a multiline comment in a Makefile

# Define variables
CC = gcc
CFLAGS = -Wall -g
OBJS = main.o helper.o

# Build rule
final_program: $(OBJS)
	$(CC) $(CFLAGS) -o final_program $(OBJS)

# Main rule
main.o: main.c helper.h
	$(CC) $(CFLAGS) -c main.c

# Helper rule
helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Clean rule
clean:
	rm -f final_program $(OBJS)