// Seed: 2968641065
module module_0 (
    input uwire id_0
    , id_5,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3
);
  wire id_6;
  localparam id_7 = 'd0;
  assign module_1.id_1 = 0;
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_1 = 32'd99
) (
    output tri   _id_0,
    input  tri0  _id_1,
    output uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5
);
  logic [7:0] id_7["" : id_1  ==  id_0] = id_5;
  assign id_7[id_1] = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_2
  );
endmodule
