parent	,	V_47
of_clk_add_provider	,	F_38
"%s: pll dividers not supported\n"	,	L_3
LPC18XX_PLL1_CTRL_DIRECT	,	V_42
lpc18xx_pll0_msel2seli	,	F_3
hw	,	V_7
prate	,	V_23
lpc18xx_pll0_round_rate	,	F_9
LPC18XX_CGU_PLL1_STAT	,	V_40
LPC18XX_CGU_XTAL_OSC_CTRL	,	V_80
CLK_SRC_OSC	,	V_79
tmp	,	V_5
lpc18xx_pll0_msel2selp	,	F_4
enable	,	V_45
pr_warn	,	F_8
lpc18xx_fill_parent_names	,	F_20
id	,	V_49
clk_hw_get_parent	,	F_18
"%s: register base clk %d failed\n"	,	L_10
clk_base_names	,	V_69
nsel	,	V_36
ARRAY_SIZE	,	F_33
lpc18xx_cgu_src_clk_plls	,	V_82
LPC18XX_PLL0_NP_DIVS_1	,	V_19
clk	,	V_52
"%s: failed to register pll (%d)\n"	,	L_8
"%s: unable to support rate %lu\n"	,	L_4
LPC18XX_PLL0_MDIV_SELP_SHIFT	,	V_28
to_lpc_pll	,	F_6
of_clk_get_parent_name	,	F_31
size	,	V_50
__func__	,	V_20
LPC18XX_CGU_PLL1_CTRL	,	V_41
mdiv	,	V_12
lpc18xx_cgu_gate_enable	,	F_15
LPC18XX_CGU_PLL0USB_MDIV	,	V_16
ctrl	,	V_11
LPC18XX_CGU_IDIV_CTRL	,	F_22
direct	,	V_38
lpc18xx_cgu_src_clk_div	,	V_53
clk_id	,	V_57
lpc18xx_cgu_register_div	,	F_21
device_node	,	V_76
LPC18XX_PLL1_CTRL_FBSEL	,	V_43
"%s: failed to register irc clk\n"	,	L_6
LPC18XX_PLL0_MDIV_SELI_SHIFT	,	V_29
is_enabled	,	V_48
lpc18xx_cgu_register_base_clks	,	F_34
clk_base_data	,	V_88
u16	,	T_2
table	,	V_62
clk_hw	,	V_6
lpc18xx_pll	,	V_9
stat	,	V_26
LPC18XX_PLL0_CTRL_DIRECTO	,	V_32
i	,	V_2
reg_offset	,	V_73
ENOENT	,	V_70
m	,	V_24
LPC18XX_PLL0_CTRL_DIRECTI	,	V_31
n	,	V_55
EINVAL	,	V_25
clk_writel	,	F_12
clk_gate_ops	,	V_44
lpc18xx_pll0_msel2mdec	,	F_2
disable	,	V_46
LPC18XX_PLL0_CTRL_CLKEN	,	V_33
lpc18xx_cgu_gate_disable	,	F_16
x	,	V_1
__init	,	T_4
of_iomap	,	F_37
udelay	,	F_13
clk_readl	,	F_7
of_clk_src_onecell_get	,	V_87
ERR_PTR	,	F_26
lpc18xx_pll0_recalc_rate	,	F_5
__iomem	,	T_3
"%s: failed to register osc clk\n"	,	L_7
clk_src_names	,	V_51
lpc18xx_pll1_recalc_rate	,	F_14
LPC18XX_PLL0_CTRL_BYPASS	,	V_18
LPC18XX_CGU_PLL0USB_STAT	,	V_34
u32	,	T_1
reg	,	V_14
n_parents	,	V_63
lpc18xx_pll0_mdec2msel	,	F_1
clk_hw_is_enabled	,	F_19
"%s: failed to map address range\n"	,	L_11
lpc18xx_cgu_src_clk_divs	,	V_83
lpc18xx_pll0_set_rate	,	F_11
clk_register_composite	,	F_23
lpc18xx_register_base_clk	,	F_24
LPC18XX_PLL0_MDIV_MDEC_MASK	,	V_21
clk_mux_ops	,	V_64
lpc18xx_cgu_base_clks	,	V_86
PTR_ERR	,	F_35
CLK_SRC_IRC	,	V_78
LPC18XX_CGU_PLL_CTRL_OFFSET	,	V_74
name	,	V_56
lpc18xx_cgu_pll_clk	,	V_72
LPC18XX_CGU_PLL0USB_NP_DIV	,	V_17
CLK_GATE_SET_TO_DISABLE	,	V_81
parents	,	V_58
CLK_SRC_MAX	,	V_59
"%s: failed to register div %d\n"	,	L_9
np	,	V_77
LPC18XX_PLL0_MSEL_MAX	,	V_3
pll_ops	,	V_75
npdiv	,	V_13
lpc18xx_gate_ops	,	V_66
mux	,	V_60
LPC18XX_CGU_PLL0USB_CTRL	,	V_15
parent_rate	,	V_8
"%s: unable to lock pll\n"	,	L_5
rate	,	V_22
fbsel	,	V_39
clk_register_gate	,	F_32
lpc18xx_cgu_base_clk	,	V_67
"%s: unable to calculate rate\n"	,	L_2
reg_base	,	V_68
lpc18xx_cgu_init	,	F_36
clk_divider_ops	,	V_65
retry	,	V_27
psel	,	V_37
LPC18XX_CGU_BASE_CLK	,	F_25
BASE_SAFE_CLK	,	V_71
lpc18xx_cgu_register_source_clks	,	F_28
"%s: pre/post dividers not supported\n"	,	L_1
LPC18XX_PLL0_CTRL_PD	,	V_30
lpc18xx_cgu_register_pll	,	F_27
pll	,	V_10
DIV_ROUND_UP_ULL	,	F_10
BASE_CLK_MAX	,	V_84
LPC18XX_PLL0_STAT_LOCK	,	V_35
clk_base	,	V_85
gate	,	V_61
clk_register_fixed_rate	,	F_29
msel	,	V_4
lpc18xx_cgu_gate_is_enabled	,	F_17
base	,	V_54
IS_ERR	,	F_30
