Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 03:48:39 2024
| Host              : KratX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/dut_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (367)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (367)
---------------------------------
 There are 367 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.667        0.000                      0               118297        0.045        0.000                      0               118297        0.966        0.000                       0                 60412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.667        0.000                      0               118297        0.045        0.000                      0               118297        0.966        0.000                       0                 60412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 2.248ns (84.480%)  route 0.413ns (15.520%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60897, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_147/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/ap_CS_fsm_reg[18]/Q
                         net (fo=166, unplaced)       0.185     0.290    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_335/Q[5]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.343 f  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_335/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.557    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.708 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.708    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     0.781 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     0.781    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.390 f  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.390    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.436 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.436    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.007 f  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.007    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.129 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.143    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.689 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.689    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=60897, unset)        0.043     3.376    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/grp_implement_fu_147/mul_32ns_34ns_65_2_1_U305/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  0.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287/dataU_2D_load_reg_413_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.038ns (46.341%)  route 0.044ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60897, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287/dataU_2D_load_reg_413_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.050 r  bd_0_i/hls_inst/inst/grp_implement_fu_147/grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287/dataU_2D_load_reg_413_reg[49]/Q
                         net (fo=1, unplaced)         0.044     0.094    bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/eigVecs_d0[49]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=60897, unset)        0.054     0.054    bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.054    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_DINBDIN[13])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/grp_implement_fu_147/eigVecs_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         3.333       1.333                bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         1.666       0.966                bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         1.667       0.967                bd_0_i/hls_inst/inst/grp_implement_fu_147/dataA_2D_U/ram_reg_uram_0/CLK



