// Seed: 1054541458
`define pp_12 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8,
    output id_9,
    output id_10,
    output id_11
);
  assign id_11[1] = id_8 - 1'b0;
  assign id_5 = 1;
  assign id_9 = 1'b0;
  logic id_12;
  type_16(
      1'h0, 1'b0
  );
  assign id_10 = id_1;
  assign id_9  = id_1 ? id_6 : id_12 ? id_6 : 'b0;
endmodule
