5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd multi_exp4.vcd -o multi_exp4.cdd -v multi_exp4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" multi_exp4.v 8 28 1
2 1 11 120012 1 1 1008 0 0 1 9 d
2 2 11 e000e 2 1 100c 0 0 1 9 c
2 3 11 e0012 2 8 128c 1 2 1 26 10102
2 4 11 90009 2 1 100c 0 0 1 9 b
2 5 11 90013 2 8 124c 3 4 1 26 11102
2 6 11 50005 0 1 1400 0 0 1 9 a
2 7 11 50013 2 36 e 5 6
1 b 10 30005 1 0 0 0 1 25 102
1 c 10 30008 1 0 0 0 1 25 102
1 d 10 3000b 1 0 0 0 1 25 2
1 a 11 30005 1 0 0 0 1 25 102
4 7 f 7 7
3 1 main.$u0 "main.$u0" multi_exp4.v 0 26 1
