
==========================================================================
07_croc.final check_setup
--------------------------------------------------------------------------
0

==========================================================================
07_croc.final report_tns
--------------------------------------------------------------------------
tns -196.97

==========================================================================
07_croc.final report_wns
--------------------------------------------------------------------------
wns -1.70

==========================================================================
07_croc.final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.70

==========================================================================
07_croc.final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_ext_intr_sync/reg_q_0__reg
          (removal check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.25    0.02    0.02 ^ clk_i (in)
                                         clk_i (net)
                  0.25    0.00    0.02 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.39    0.08    0.10 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.66    0.27    0.37 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.05    0.17    0.54 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.05    0.01    0.55 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.06    0.07    0.62 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.09    0.03    0.65 ^ clkbuf_2_3_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.16    0.03    0.08    0.73 ^ clkbuf_2_3_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_3_0_soc_clk_i_regs (net)
                  0.06    0.02    0.75 ^ clkbuf_4_13_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.11    0.03    0.07    0.82 ^ clkbuf_4_13_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_13_0_soc_clk_i_regs (net)
                  0.03    0.01    0.82 ^ clkbuf_6_53__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.27    0.09    0.09    0.91 ^ clkbuf_6_53__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_53__leaf_soc_clk_i_regs (net)
                  0.12    0.04    0.95 ^ clkbuf_leaf_1_soc_clk_i_regs/A (sg13g2_buf_16)
     5    0.03    0.02    0.08    1.03 ^ clkbuf_leaf_1_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_1_soc_clk_i_regs (net)
                  0.02    0.00    1.03 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.04    0.15    1.18 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.04    0.00    1.18 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     1    0.01    0.03    0.08    1.27 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.03    0.00    1.27 ^ fanout1566/A (sg13g2_buf_8)
    45    0.34    0.04    0.07    1.33 ^ fanout1566/X (sg13g2_buf_8)
                                         net1566 (net)
                  0.30    0.15    1.48 ^ fanout1293/A (sg13g2_buf_2)
     4    0.06    0.08    0.17    1.65 ^ fanout1293/X (sg13g2_buf_2)
                                         net1293 (net)
                  0.08    0.00    1.65 ^ fanout1195/A (sg13g2_buf_8)
     8    0.15    0.06    0.09    1.74 ^ fanout1195/X (sg13g2_buf_8)
                                         net1195 (net)
                  0.09    0.03    1.78 ^ i_croc_soc/i_ext_intr_sync/reg_q_0__reg/RESET_B (sg13g2_dfrbp_1)
                                  1.78   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.26    0.03    0.03 ^ clk_i (in)
                                         clk_i (net)
                  0.26    0.00    0.03 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.39    0.08    0.11 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.66    0.27    0.38 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.05    0.17    0.54 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.05    0.01    0.55 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.06    0.07    0.62 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.09    0.03    0.66 ^ clkbuf_2_3_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.16    0.03    0.08    0.73 ^ clkbuf_2_3_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_3_0_soc_clk_i_regs (net)
                  0.05    0.02    0.75 ^ clkbuf_4_12_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.11    0.03    0.07    0.82 ^ clkbuf_4_12_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_12_0_soc_clk_i_regs (net)
                  0.03    0.00    0.83 ^ clkbuf_6_48__f_soc_clk_i_regs/A (sg13g2_buf_8)
     8    0.34    0.11    0.10    0.92 ^ clkbuf_6_48__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_48__leaf_soc_clk_i_regs (net)
                  0.16    0.06    0.99 ^ clkbuf_leaf_2_soc_clk_i_regs/A (sg13g2_buf_16)
     3    0.03    0.02    0.09    1.07 ^ clkbuf_leaf_2_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_2_soc_clk_i_regs (net)
                  0.02    0.00    1.08 ^ i_croc_soc/i_ext_intr_sync/reg_q_0__reg/CLK (sg13g2_dfrbp_1)
                          0.10    1.18   clock uncertainty
                          0.00    1.17   clock reconvergence pessimism
                         -0.08    1.09   library removal time
                                  1.09   data required time
-----------------------------------------------------------------------------
                                  1.09   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_10__reg
            (rising edge-triggered flip-flop clocked by clk_jtg)
Endpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_9__reg
          (rising edge-triggered flip-flop clocked by clk_jtg)
Path Group: clk_jtg
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_jtg (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.25    0.02    0.02 ^ jtag_tck_i (in)
                                         jtag_tck_i (net)
                  0.25    0.00    0.02 ^ pad_jtag_tck_i/pad (sg13g2_IOPadIn)
    16    0.33    0.38    0.11    0.13 ^ pad_jtag_tck_i/p2c (sg13g2_IOPadIn)
                                         soc_jtag_tck_i (net)
                  0.45    0.16    0.29 ^ clkbuf_0_soc_jtag_tck_i/A (sg13g2_buf_8)
     8    0.15    0.07    0.17    0.46 ^ clkbuf_0_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_0_soc_jtag_tck_i (net)
                  0.07    0.01    0.47 ^ clkbuf_3_4__f_soc_jtag_tck_i/A (sg13g2_buf_8)
     6    0.13    0.05    0.09    0.56 ^ clkbuf_3_4__f_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_3_4__leaf_soc_jtag_tck_i (net)
                  0.06    0.01    0.57 ^ clkbuf_leaf_32_soc_jtag_tck_i/A (sg13g2_buf_16)
     6    0.03    0.02    0.06    0.63 ^ clkbuf_leaf_32_soc_jtag_tck_i/X (sg13g2_buf_16)
                                         clknet_leaf_32_soc_jtag_tck_i (net)
                  0.02    0.00    0.63 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_10__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.12    0.75 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_10__reg/Q_N (sg13g2_dfrbp_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_10_ (net)
                  0.03    0.00    0.75 v i_croc_soc/i_croc/i_dmi_jtag/_2195_/B2 (sg13g2_a22oi_1)
     1    0.00    0.03    0.04    0.79 ^ i_croc_soc/i_croc/i_dmi_jtag/_2195_/Y (sg13g2_a22oi_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/_0445_ (net)
                  0.03    0.00    0.79 ^ i_croc_soc/i_croc/i_dmi_jtag/_2196_/B (sg13g2_nor2_1)
     1    0.00    0.01    0.02    0.81 v i_croc_soc/i_croc/i_dmi_jtag/_2196_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_d_9_ (net)
                  0.01    0.00    0.81 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_9__reg/D (sg13g2_dfrbp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock clk_jtg (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.26    0.03    0.03 ^ jtag_tck_i (in)
                                         jtag_tck_i (net)
                  0.26    0.00    0.03 ^ pad_jtag_tck_i/pad (sg13g2_IOPadIn)
    16    0.33    0.38    0.11    0.14 ^ pad_jtag_tck_i/p2c (sg13g2_IOPadIn)
                                         soc_jtag_tck_i (net)
                  0.45    0.16    0.30 ^ clkbuf_0_soc_jtag_tck_i/A (sg13g2_buf_8)
     8    0.15    0.07    0.17    0.47 ^ clkbuf_0_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_0_soc_jtag_tck_i (net)
                  0.07    0.01    0.48 ^ clkbuf_3_4__f_soc_jtag_tck_i/A (sg13g2_buf_8)
     6    0.13    0.05    0.09    0.57 ^ clkbuf_3_4__f_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_3_4__leaf_soc_jtag_tck_i (net)
                  0.06    0.01    0.58 ^ clkbuf_leaf_32_soc_jtag_tck_i/A (sg13g2_buf_16)
     6    0.03    0.02    0.06    0.64 ^ clkbuf_leaf_32_soc_jtag_tck_i/X (sg13g2_buf_16)
                                         clknet_leaf_32_soc_jtag_tck_i (net)
                  0.02    0.00    0.64 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_9__reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.74   clock uncertainty
                          0.00    0.73   clock reconvergence pessimism
                         -0.02    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: uart_rx_i (input port clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_uart/i_apb_uart.UART_IS_SIN.iD_0__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.25    1.25 ^ input external delay
     1    0.20    0.34    0.03    1.28 ^ uart_rx_i (in)
                                         uart_rx_i (net)
                  0.34    0.00    1.28 ^ pad_uart_rx_i/pad (sg13g2_IOPadIn)
    11    0.12    0.23    0.14    1.42 ^ pad_uart_rx_i/p2c (sg13g2_IOPadIn)
                                         soc_uart_rx_i (net)
                  0.20    0.04    1.46 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_IS_SIN.iD_0__reg/D (sg13g2_dfrbp_1)
                                  1.46   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.35    0.04    0.04 ^ clk_i (in)
                                         clk_i (net)
                  0.35    0.00    0.04 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15    0.19 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28    0.47 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24    0.71 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01    0.72 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12    0.84 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.12    0.03    0.87 ^ clkbuf_2_3_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.16    0.05    0.12    0.99 ^ clkbuf_2_3_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_3_0_soc_clk_i_regs (net)
                  0.07    0.02    1.01 ^ clkbuf_4_12_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.11    0.04    0.10    1.11 ^ clkbuf_4_12_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_12_0_soc_clk_i_regs (net)
                  0.04    0.00    1.11 ^ clkbuf_6_48__f_soc_clk_i_regs/A (sg13g2_buf_8)
     8    0.34    0.18    0.16    1.28 ^ clkbuf_6_48__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_48__leaf_soc_clk_i_regs (net)
                  0.18    0.01    1.29 ^ clkbuf_leaf_8_soc_clk_i_regs/A (sg13g2_buf_16)
     7    0.03    0.03    0.13    1.42 ^ clkbuf_leaf_8_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_8_soc_clk_i_regs (net)
                  0.03    0.00    1.42 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_IS_SIN.iD_0__reg/CLK (sg13g2_dfrbp_1)
                          0.10    1.52   clock uncertainty
                          0.00    1.52   clock reconvergence pessimism
                         -0.11    1.41   library hold time
                                  1.41   data required time
-----------------------------------------------------------------------------
                                  1.41   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
07_croc.final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg
          (recovery check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.35    0.04    0.04 ^ clk_i (in)
                                         clk_i (net)
                  0.35    0.00    0.04 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15    0.19 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28    0.47 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24    0.71 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01    0.72 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12    0.84 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.12    0.03    0.87 ^ clkbuf_2_3_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.16    0.05    0.12    0.99 ^ clkbuf_2_3_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_3_0_soc_clk_i_regs (net)
                  0.07    0.02    1.01 ^ clkbuf_4_13_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.11    0.04    0.10    1.11 ^ clkbuf_4_13_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_13_0_soc_clk_i_regs (net)
                  0.04    0.01    1.11 ^ clkbuf_6_53__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.27    0.15    0.15    1.27 ^ clkbuf_6_53__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_53__leaf_soc_clk_i_regs (net)
                  0.16    0.04    1.30 ^ clkbuf_leaf_1_soc_clk_i_regs/A (sg13g2_buf_16)
     5    0.03    0.03    0.12    1.42 ^ clkbuf_leaf_1_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_1_soc_clk_i_regs (net)
                  0.03    0.00    1.43 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.06    0.23    1.66 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.06    0.00    1.66 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     1    0.01    0.05    0.13    1.79 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.05    0.00    1.79 ^ fanout1566/A (sg13g2_buf_8)
    45    0.34    0.13    0.11    1.90 ^ fanout1566/X (sg13g2_buf_8)
                                         net1566 (net)
                  0.34    0.16    2.06 ^ fanout1293/A (sg13g2_buf_2)
     4    0.06    0.13    0.25    2.30 ^ fanout1293/X (sg13g2_buf_2)
                                         net1293 (net)
                  0.13    0.00    2.31 ^ max_cap1294/A (sg13g2_buf_1)
     1    0.00    0.03    0.10    2.41 ^ max_cap1294/X (sg13g2_buf_1)
                                         net1294 (net)
                  0.03    0.00    2.41 ^ fanout1292/A (sg13g2_buf_2)
     4    0.04    0.10    0.12    2.53 ^ fanout1292/X (sg13g2_buf_2)
                                         net1292 (net)
                  0.10    0.01    2.54 ^ fanout1291/A (sg13g2_buf_4)
     8    0.13    0.15    0.20    2.74 ^ fanout1291/X (sg13g2_buf_4)
                                         net1291 (net)
                  0.16    0.03    2.77 ^ fanout1283/A (sg13g2_buf_4)
     8    0.11    0.13    0.22    2.99 ^ fanout1283/X (sg13g2_buf_4)
                                         net1283 (net)
                  0.13    0.01    3.00 ^ fanout1252/A (sg13g2_buf_4)
     8    0.10    0.12    0.20    3.20 ^ fanout1252/X (sg13g2_buf_4)
                                         net1252 (net)
                  0.12    0.01    3.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg/RESET_B (sg13g2_dfrbp_2)
                                  3.21   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.20    0.34    0.03   12.53 ^ clk_i (in)
                                         clk_i (net)
                  0.34    0.00   12.53 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15   12.68 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28   12.97 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24   13.20 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01   13.21 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12   13.33 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.11    0.03   13.36 ^ clkbuf_2_0_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.14    0.05    0.12   13.48 ^ clkbuf_2_0_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_0_0_soc_clk_i_regs (net)
                  0.06    0.02   13.50 ^ clkbuf_4_0_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.09    0.03    0.09   13.59 ^ clkbuf_4_0_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_0_0_soc_clk_i_regs (net)
                  0.04    0.01   13.59 ^ clkbuf_6_2__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.16    0.09    0.12   13.71 ^ clkbuf_6_2__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_2__leaf_soc_clk_i_regs (net)
                  0.09    0.01   13.72 ^ clkbuf_leaf_388_soc_clk_i_regs/A (sg13g2_buf_16)
     8    0.04    0.03    0.10   13.82 ^ clkbuf_leaf_388_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_388_soc_clk_i_regs (net)
                  0.03    0.00   13.82 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg/CLK (sg13g2_dfrbp_2)
                         -0.10   13.72   clock uncertainty
                          0.01   13.73   clock reconvergence pessimism
                         -0.15   13.58   library recovery time
                                 13.58   data required time
-----------------------------------------------------------------------------
                                 13.58   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 10.37   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbdata_o_9__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
     6    0.03    0.07    0.28    0.28 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/Q (sg13g2_dfrbp_2)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/async_ack (net)
                  0.07    0.00    0.28 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/A (sg13g2_xor2_1)
     1    0.01    0.11    0.15    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/X (sg13g2_xor2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/s_dst_valid (net)
                  0.11    0.00    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/B_N (sg13g2_nor2b_1)
     2    0.01    0.12    0.17    0.61 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/Y (sg13g2_nor2b_1)
                                         i_croc_soc/i_croc/dmi_req_valid (net)
                  0.12    0.00    0.61 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/A (sg13g2_nand2_2)
     4    0.06    0.18    0.20    0.80 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/Y (sg13g2_nand2_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0598_ (net)
                  0.18    0.01    0.81 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/A (sg13g2_nor2_1)
     2    0.01    0.12    0.14    0.95 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0600_ (net)
                  0.12    0.00    0.96 ^ fanout2630/A (sg13g2_buf_2)
     8    0.04    0.09    0.16    1.11 ^ fanout2630/X (sg13g2_buf_2)
                                         net2630 (net)
                  0.09    0.01    1.12 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7691_/B (sg13g2_nand4_1)
     3    0.02    0.27    0.27    1.39 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7691_/Y (sg13g2_nand4_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2907_ (net)
                  0.27    0.00    1.39 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7693_/A2 (sg13g2_o21ai_1)
     2    0.02    0.26    0.29    1.68 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7693_/Y (sg13g2_o21ai_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2909_ (net)
                  0.26    0.00    1.68 ^ fanout2531/A (sg13g2_buf_2)
     7    0.05    0.12    0.22    1.90 ^ fanout2531/X (sg13g2_buf_2)
                                         net2531 (net)
                  0.12    0.01    1.91 ^ fanout2527/A (sg13g2_buf_2)
     8    0.04    0.09    0.16    2.07 ^ fanout2527/X (sg13g2_buf_2)
                                         net2527 (net)
                  0.09    0.00    2.07 ^ fanout2526/A (sg13g2_buf_2)
     8    0.04    0.09    0.15    2.21 ^ fanout2526/X (sg13g2_buf_2)
                                         net2526 (net)
                  0.09    0.00    2.22 ^ fanout2525/A (sg13g2_buf_2)
     8    0.03    0.08    0.14    2.36 ^ fanout2525/X (sg13g2_buf_2)
                                         net2525 (net)
                  0.08    0.00    2.36 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7908_/B (sg13g2_nand4_1)
     1    0.00    0.09    0.11    2.47 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7908_/Y (sg13g2_nand4_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3093_ (net)
                  0.09    0.00    2.47 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7909_/B1 (sg13g2_o21ai_1)
     1    0.01    0.10    0.07    2.55 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7909_/Y (sg13g2_o21ai_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0482_ (net)
                  0.10    0.00    2.55 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbdata_o_9__reg/D (sg13g2_dfrbp_2)
                                  2.55   data arrival time

                          4.38    4.38   max_delay
                         -0.14    4.23   library setup time
                                  4.23   data required time
-----------------------------------------------------------------------------
                                  4.23   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/td_o_reg
            (rising edge-triggered flip-flop clocked by clk_jtg')
Endpoint: jtag_tdo_o (output port clocked by clk_jtg)
Path Group: clk_jtg
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         10.00   10.00   clock clk_jtg' (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.49    0.03   10.03 v jtag_tck_i (in)
                                         jtag_tck_i (net)
                  0.49    0.00   10.03 v pad_jtag_tck_i/pad (sg13g2_IOPadIn)
    16    0.33    0.54    0.76   10.78 v pad_jtag_tck_i/p2c (sg13g2_IOPadIn)
                                         soc_jtag_tck_i (net)
                  0.53    0.16   10.95 v clkbuf_0_soc_jtag_tck_i/A (sg13g2_buf_8)
     8    0.15    0.09    0.25   11.19 v clkbuf_0_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_0_soc_jtag_tck_i (net)
                  0.09    0.01   11.20 v clkbuf_3_1__f_soc_jtag_tck_i/A (sg13g2_buf_8)
     6    0.13    0.07    0.14   11.34 v clkbuf_3_1__f_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_3_1__leaf_soc_jtag_tck_i (net)
                  0.07    0.01   11.35 v clkbuf_leaf_36_soc_jtag_tck_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.09   11.44 v clkbuf_leaf_36_soc_jtag_tck_i/X (sg13g2_buf_16)
                                         clknet_leaf_36_soc_jtag_tck_i (net)
                  0.02    0.00   11.44 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_tck_inv/i_inv_3759/A (sg13g2_inv_1)
     1    0.00    0.03    0.03   11.47 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_tck_inv/i_inv_3759/Y (sg13g2_inv_1)
                                         net3759 (net)
                  0.03    0.00   11.47 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_dft_tck_mux/i_mux/A0 (sg13g2_mux2_1)
     1    0.01    0.06    0.11   11.58 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_dft_tck_mux/i_mux/X (sg13g2_mux2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.06    0.00   11.58 ^ clkbuf_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/A (sg13g2_buf_8)
     2    0.02    0.03    0.08   11.66 ^ clkbuf_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/X (sg13g2_buf_8)
                                         clknet_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.03    0.00   11.67 ^ clkbuf_1_0__f_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/A (sg13g2_buf_8)
     1    0.00    0.02    0.06   11.73 ^ clkbuf_1_0__f_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/X (sg13g2_buf_8)
                                         clknet_1_0__leaf_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.02    0.00   11.73 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK (sg13g2_dfrbp_2)
     1    0.34    0.70    0.58   12.31 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/Q (sg13g2_dfrbp_2)
                                         soc_jtag_tdo_o (net)
                  1.04    0.18   12.49 ^ pad_jtag_tdo_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.60   16.09 ^ pad_jtag_tdo_o/pad (sg13g2_IOPadOut16mA)
                                         jtag_tdo_o (net)
                  2.66    0.00   16.09 ^ jtag_tdo_o (out)
                                 16.09   data arrival time

                         20.00   20.00   clock clk_jtg (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.10   19.90   clock uncertainty
                          0.00   19.90   clock reconvergence pessimism
                         -5.00   14.90   output external delay
                                 14.90   data required time
-----------------------------------------------------------------------------
                                 14.90   data required time
                                -16.09   data arrival time
-----------------------------------------------------------------------------
                                 -1.19   slack (VIOLATED)


Startpoint: i_croc_soc/i_croc/i_core_wrap
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.35    0.04    0.04 ^ clk_i (in)
                                         clk_i (net)
                  0.35    0.00    0.04 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15    0.19 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28    0.47 ^ clkbuf_0_soc_clk_i/A (sg13g2_buf_8)
     2    0.05    0.06    0.24    0.71 ^ clkbuf_0_soc_clk_i/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i (net)
                  0.06    0.00    0.71 ^ clkbuf_1_1__f_soc_clk_i/A (sg13g2_buf_8)
     2    0.29    0.12    0.12    0.84 ^ clkbuf_1_1__f_soc_clk_i/X (sg13g2_buf_8)
                                         clknet_1_1__leaf_soc_clk_i (net)
                  0.31    0.14    0.98 ^ i_croc_soc/i_croc/i_core_wrap/clk_i (core_wrap)
    16    0.36    3.54    9.79   10.77 ^ i_croc_soc/i_croc/i_core_wrap/data_be_o[2] (core_wrap)
                                         i_croc_soc/i_croc/core_data_obi_req_37_ (net)
                  3.61    0.40   11.17 ^ i_croc_soc/i_croc/_3933_/A1 (sg13g2_a21oi_1)
     1    0.01    0.39    0.41   11.58 v i_croc_soc/i_croc/_3933_/Y (sg13g2_a21oi_1)
                                         i_croc_soc/i_croc/_0635_ (net)
                  0.39    0.00   11.58 v i_croc_soc/i_croc/_3934_/B (sg13g2_nand2_1)
     1    0.00    0.09    0.11   11.69 ^ i_croc_soc/i_croc/_3934_/Y (sg13g2_nand2_1)
                                         i_croc_soc/i_croc/_0636_ (net)
                  0.09    0.00   11.69 ^ i_croc_soc/i_croc/_3935_/C (sg13g2_nand3b_1)
    45    0.31    2.57    1.92   13.61 v i_croc_soc/i_croc/_3935_/Y (sg13g2_nand3b_1)
                                         i_croc_soc/i_croc/_0637_ (net)
                  2.57    0.05   13.66 v i_croc_soc/i_croc/_4349_/A (sg13g2_nor2_1)
     2    0.01    0.33    0.32   13.99 ^ i_croc_soc/i_croc/_4349_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/all_periph_obi_req_187_ (net)
                  0.33    0.00   13.99 ^ i_croc_soc/i_croc/i_soc_ctrl/_267_/B (sg13g2_nand3_1)
     2    0.02    0.25    0.29   14.27 v i_croc_soc/i_croc/i_soc_ctrl/_267_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_soc_ctrl/_082_ (net)
                  0.25    0.00   14.27 v i_croc_soc/i_croc/i_soc_ctrl/_297_/D (sg13g2_nor4_2)
     3    0.03    0.30    0.28   14.56 ^ i_croc_soc/i_croc/i_soc_ctrl/_297_/Y (sg13g2_nor4_2)
                                         i_croc_soc/i_croc/i_soc_ctrl/_087_ (net)
                  0.30    0.00   14.56 ^ fanout2021/A (sg13g2_buf_4)
     7    0.06    0.09    0.23   14.79 ^ fanout2021/X (sg13g2_buf_4)
                                         net2021 (net)
                  0.09    0.00   14.79 ^ fanout2020/A (sg13g2_buf_2)
     6    0.04    0.10    0.15   14.94 ^ fanout2020/X (sg13g2_buf_2)
                                         net2020 (net)
                  0.10    0.00   14.95 ^ fanout2019/A (sg13g2_buf_4)
     8    0.06    0.08    0.16   15.10 ^ fanout2019/X (sg13g2_buf_4)
                                         net2019 (net)
                  0.08    0.01   15.11 ^ i_croc_soc/i_croc/i_soc_ctrl/_329_/S (sg13g2_mux2_1)
     1    0.01    0.07    0.18   15.30 v i_croc_soc/i_croc/i_soc_ctrl/_329_/X (sg13g2_mux2_1)
                                         i_croc_soc/i_croc/i_soc_ctrl/_057_ (net)
                  0.07    0.00   15.30 v i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg/D (sg13g2_dfrbp_2)
                                 15.30   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.20    0.34    0.03   12.53 ^ clk_i (in)
                                         clk_i (net)
                  0.34    0.00   12.53 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15   12.68 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28   12.97 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24   13.20 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01   13.21 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12   13.33 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.12    0.03   13.36 ^ clkbuf_2_1_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.18    0.06    0.13   13.49 ^ clkbuf_2_1_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_1_0_soc_clk_i_regs (net)
                  0.06    0.01   13.50 ^ clkbuf_4_5_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.10    0.04    0.09   13.60 ^ clkbuf_4_5_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_5_0_soc_clk_i_regs (net)
                  0.04    0.01   13.60 ^ clkbuf_6_23__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.15    0.09    0.12   13.72 ^ clkbuf_6_23__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_23__leaf_soc_clk_i_regs (net)
                  0.09    0.01   13.73 ^ clkbuf_leaf_210_soc_clk_i_regs/A (sg13g2_buf_16)
     9    0.05    0.03    0.10   13.83 ^ clkbuf_leaf_210_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_210_soc_clk_i_regs (net)
                  0.03    0.00   13.83 ^ i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg/CLK (sg13g2_dfrbp_2)
                         -0.10   13.73   clock uncertainty
                          0.01   13.74   clock reconvergence pessimism
                         -0.13   13.60   library setup time
                                 13.60   data required time
-----------------------------------------------------------------------------
                                 13.60   data required time
                                -15.30   data arrival time
-----------------------------------------------------------------------------
                                 -1.70   slack (VIOLATED)



==========================================================================
07_croc.final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg
          (recovery check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.35    0.04    0.04 ^ clk_i (in)
                                         clk_i (net)
                  0.35    0.00    0.04 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15    0.19 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28    0.47 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24    0.71 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01    0.72 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12    0.84 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.12    0.03    0.87 ^ clkbuf_2_3_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.16    0.05    0.12    0.99 ^ clkbuf_2_3_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_3_0_soc_clk_i_regs (net)
                  0.07    0.02    1.01 ^ clkbuf_4_13_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.11    0.04    0.10    1.11 ^ clkbuf_4_13_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_13_0_soc_clk_i_regs (net)
                  0.04    0.01    1.11 ^ clkbuf_6_53__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.27    0.15    0.15    1.27 ^ clkbuf_6_53__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_53__leaf_soc_clk_i_regs (net)
                  0.16    0.04    1.30 ^ clkbuf_leaf_1_soc_clk_i_regs/A (sg13g2_buf_16)
     5    0.03    0.03    0.12    1.42 ^ clkbuf_leaf_1_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_1_soc_clk_i_regs (net)
                  0.03    0.00    1.43 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.06    0.23    1.66 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.06    0.00    1.66 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     1    0.01    0.05    0.13    1.79 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.05    0.00    1.79 ^ fanout1566/A (sg13g2_buf_8)
    45    0.34    0.13    0.11    1.90 ^ fanout1566/X (sg13g2_buf_8)
                                         net1566 (net)
                  0.34    0.16    2.06 ^ fanout1293/A (sg13g2_buf_2)
     4    0.06    0.13    0.25    2.30 ^ fanout1293/X (sg13g2_buf_2)
                                         net1293 (net)
                  0.13    0.00    2.31 ^ max_cap1294/A (sg13g2_buf_1)
     1    0.00    0.03    0.10    2.41 ^ max_cap1294/X (sg13g2_buf_1)
                                         net1294 (net)
                  0.03    0.00    2.41 ^ fanout1292/A (sg13g2_buf_2)
     4    0.04    0.10    0.12    2.53 ^ fanout1292/X (sg13g2_buf_2)
                                         net1292 (net)
                  0.10    0.01    2.54 ^ fanout1291/A (sg13g2_buf_4)
     8    0.13    0.15    0.20    2.74 ^ fanout1291/X (sg13g2_buf_4)
                                         net1291 (net)
                  0.16    0.03    2.77 ^ fanout1283/A (sg13g2_buf_4)
     8    0.11    0.13    0.22    2.99 ^ fanout1283/X (sg13g2_buf_4)
                                         net1283 (net)
                  0.13    0.01    3.00 ^ fanout1252/A (sg13g2_buf_4)
     8    0.10    0.12    0.20    3.20 ^ fanout1252/X (sg13g2_buf_4)
                                         net1252 (net)
                  0.12    0.01    3.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg/RESET_B (sg13g2_dfrbp_2)
                                  3.21   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.20    0.34    0.03   12.53 ^ clk_i (in)
                                         clk_i (net)
                  0.34    0.00   12.53 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15   12.68 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28   12.97 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24   13.20 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01   13.21 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12   13.33 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.11    0.03   13.36 ^ clkbuf_2_0_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.14    0.05    0.12   13.48 ^ clkbuf_2_0_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_0_0_soc_clk_i_regs (net)
                  0.06    0.02   13.50 ^ clkbuf_4_0_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.09    0.03    0.09   13.59 ^ clkbuf_4_0_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_0_0_soc_clk_i_regs (net)
                  0.04    0.01   13.59 ^ clkbuf_6_2__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.16    0.09    0.12   13.71 ^ clkbuf_6_2__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_2__leaf_soc_clk_i_regs (net)
                  0.09    0.01   13.72 ^ clkbuf_leaf_388_soc_clk_i_regs/A (sg13g2_buf_16)
     8    0.04    0.03    0.10   13.82 ^ clkbuf_leaf_388_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_388_soc_clk_i_regs (net)
                  0.03    0.00   13.82 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbaccess_o_1__reg/CLK (sg13g2_dfrbp_2)
                         -0.10   13.72   clock uncertainty
                          0.01   13.73   clock reconvergence pessimism
                         -0.15   13.58   library recovery time
                                 13.58   data required time
-----------------------------------------------------------------------------
                                 13.58   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 10.37   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbdata_o_9__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
     6    0.03    0.07    0.28    0.28 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/Q (sg13g2_dfrbp_2)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/async_ack (net)
                  0.07    0.00    0.28 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/A (sg13g2_xor2_1)
     1    0.01    0.11    0.15    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/X (sg13g2_xor2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/s_dst_valid (net)
                  0.11    0.00    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/B_N (sg13g2_nor2b_1)
     2    0.01    0.12    0.17    0.61 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/Y (sg13g2_nor2b_1)
                                         i_croc_soc/i_croc/dmi_req_valid (net)
                  0.12    0.00    0.61 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/A (sg13g2_nand2_2)
     4    0.06    0.18    0.20    0.80 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/Y (sg13g2_nand2_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0598_ (net)
                  0.18    0.01    0.81 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/A (sg13g2_nor2_1)
     2    0.01    0.12    0.14    0.95 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0600_ (net)
                  0.12    0.00    0.96 ^ fanout2630/A (sg13g2_buf_2)
     8    0.04    0.09    0.16    1.11 ^ fanout2630/X (sg13g2_buf_2)
                                         net2630 (net)
                  0.09    0.01    1.12 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7691_/B (sg13g2_nand4_1)
     3    0.02    0.27    0.27    1.39 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7691_/Y (sg13g2_nand4_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2907_ (net)
                  0.27    0.00    1.39 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7693_/A2 (sg13g2_o21ai_1)
     2    0.02    0.26    0.29    1.68 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7693_/Y (sg13g2_o21ai_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2909_ (net)
                  0.26    0.00    1.68 ^ fanout2531/A (sg13g2_buf_2)
     7    0.05    0.12    0.22    1.90 ^ fanout2531/X (sg13g2_buf_2)
                                         net2531 (net)
                  0.12    0.01    1.91 ^ fanout2527/A (sg13g2_buf_2)
     8    0.04    0.09    0.16    2.07 ^ fanout2527/X (sg13g2_buf_2)
                                         net2527 (net)
                  0.09    0.00    2.07 ^ fanout2526/A (sg13g2_buf_2)
     8    0.04    0.09    0.15    2.21 ^ fanout2526/X (sg13g2_buf_2)
                                         net2526 (net)
                  0.09    0.00    2.22 ^ fanout2525/A (sg13g2_buf_2)
     8    0.03    0.08    0.14    2.36 ^ fanout2525/X (sg13g2_buf_2)
                                         net2525 (net)
                  0.08    0.00    2.36 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7908_/B (sg13g2_nand4_1)
     1    0.00    0.09    0.11    2.47 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7908_/Y (sg13g2_nand4_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3093_ (net)
                  0.09    0.00    2.47 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7909_/B1 (sg13g2_o21ai_1)
     1    0.01    0.10    0.07    2.55 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7909_/Y (sg13g2_o21ai_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0482_ (net)
                  0.10    0.00    2.55 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.sbdata_o_9__reg/D (sg13g2_dfrbp_2)
                                  2.55   data arrival time

                          4.38    4.38   max_delay
                         -0.14    4.23   library setup time
                                  4.23   data required time
-----------------------------------------------------------------------------
                                  4.23   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/td_o_reg
            (rising edge-triggered flip-flop clocked by clk_jtg')
Endpoint: jtag_tdo_o (output port clocked by clk_jtg)
Path Group: clk_jtg
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         10.00   10.00   clock clk_jtg' (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.49    0.03   10.03 v jtag_tck_i (in)
                                         jtag_tck_i (net)
                  0.49    0.00   10.03 v pad_jtag_tck_i/pad (sg13g2_IOPadIn)
    16    0.33    0.54    0.76   10.78 v pad_jtag_tck_i/p2c (sg13g2_IOPadIn)
                                         soc_jtag_tck_i (net)
                  0.53    0.16   10.95 v clkbuf_0_soc_jtag_tck_i/A (sg13g2_buf_8)
     8    0.15    0.09    0.25   11.19 v clkbuf_0_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_0_soc_jtag_tck_i (net)
                  0.09    0.01   11.20 v clkbuf_3_1__f_soc_jtag_tck_i/A (sg13g2_buf_8)
     6    0.13    0.07    0.14   11.34 v clkbuf_3_1__f_soc_jtag_tck_i/X (sg13g2_buf_8)
                                         clknet_3_1__leaf_soc_jtag_tck_i (net)
                  0.07    0.01   11.35 v clkbuf_leaf_36_soc_jtag_tck_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.09   11.44 v clkbuf_leaf_36_soc_jtag_tck_i/X (sg13g2_buf_16)
                                         clknet_leaf_36_soc_jtag_tck_i (net)
                  0.02    0.00   11.44 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_tck_inv/i_inv_3759/A (sg13g2_inv_1)
     1    0.00    0.03    0.03   11.47 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_tck_inv/i_inv_3759/Y (sg13g2_inv_1)
                                         net3759 (net)
                  0.03    0.00   11.47 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_dft_tck_mux/i_mux/A0 (sg13g2_mux2_1)
     1    0.01    0.06    0.11   11.58 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_dft_tck_mux/i_mux/X (sg13g2_mux2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.06    0.00   11.58 ^ clkbuf_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/A (sg13g2_buf_8)
     2    0.02    0.03    0.08   11.66 ^ clkbuf_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/X (sg13g2_buf_8)
                                         clknet_0_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.03    0.00   11.67 ^ clkbuf_1_0__f_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/A (sg13g2_buf_8)
     1    0.00    0.02    0.06   11.73 ^ clkbuf_1_0__f_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n/X (sg13g2_buf_8)
                                         clknet_1_0__leaf_i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.tck_n (net)
                  0.02    0.00   11.73 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK (sg13g2_dfrbp_2)
     1    0.34    0.70    0.58   12.31 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/Q (sg13g2_dfrbp_2)
                                         soc_jtag_tdo_o (net)
                  1.04    0.18   12.49 ^ pad_jtag_tdo_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.60   16.09 ^ pad_jtag_tdo_o/pad (sg13g2_IOPadOut16mA)
                                         jtag_tdo_o (net)
                  2.66    0.00   16.09 ^ jtag_tdo_o (out)
                                 16.09   data arrival time

                         20.00   20.00   clock clk_jtg (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.10   19.90   clock uncertainty
                          0.00   19.90   clock reconvergence pessimism
                         -5.00   14.90   output external delay
                                 14.90   data required time
-----------------------------------------------------------------------------
                                 14.90   data required time
                                -16.09   data arrival time
-----------------------------------------------------------------------------
                                 -1.19   slack (VIOLATED)


Startpoint: i_croc_soc/i_croc/i_core_wrap
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.35    0.04    0.04 ^ clk_i (in)
                                         clk_i (net)
                  0.35    0.00    0.04 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15    0.19 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28    0.47 ^ clkbuf_0_soc_clk_i/A (sg13g2_buf_8)
     2    0.05    0.06    0.24    0.71 ^ clkbuf_0_soc_clk_i/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i (net)
                  0.06    0.00    0.71 ^ clkbuf_1_1__f_soc_clk_i/A (sg13g2_buf_8)
     2    0.29    0.12    0.12    0.84 ^ clkbuf_1_1__f_soc_clk_i/X (sg13g2_buf_8)
                                         clknet_1_1__leaf_soc_clk_i (net)
                  0.31    0.14    0.98 ^ i_croc_soc/i_croc/i_core_wrap/clk_i (core_wrap)
    16    0.36    3.54    9.79   10.77 ^ i_croc_soc/i_croc/i_core_wrap/data_be_o[2] (core_wrap)
                                         i_croc_soc/i_croc/core_data_obi_req_37_ (net)
                  3.61    0.40   11.17 ^ i_croc_soc/i_croc/_3933_/A1 (sg13g2_a21oi_1)
     1    0.01    0.39    0.41   11.58 v i_croc_soc/i_croc/_3933_/Y (sg13g2_a21oi_1)
                                         i_croc_soc/i_croc/_0635_ (net)
                  0.39    0.00   11.58 v i_croc_soc/i_croc/_3934_/B (sg13g2_nand2_1)
     1    0.00    0.09    0.11   11.69 ^ i_croc_soc/i_croc/_3934_/Y (sg13g2_nand2_1)
                                         i_croc_soc/i_croc/_0636_ (net)
                  0.09    0.00   11.69 ^ i_croc_soc/i_croc/_3935_/C (sg13g2_nand3b_1)
    45    0.31    2.57    1.92   13.61 v i_croc_soc/i_croc/_3935_/Y (sg13g2_nand3b_1)
                                         i_croc_soc/i_croc/_0637_ (net)
                  2.57    0.05   13.66 v i_croc_soc/i_croc/_4349_/A (sg13g2_nor2_1)
     2    0.01    0.33    0.32   13.99 ^ i_croc_soc/i_croc/_4349_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/all_periph_obi_req_187_ (net)
                  0.33    0.00   13.99 ^ i_croc_soc/i_croc/i_soc_ctrl/_267_/B (sg13g2_nand3_1)
     2    0.02    0.25    0.29   14.27 v i_croc_soc/i_croc/i_soc_ctrl/_267_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_soc_ctrl/_082_ (net)
                  0.25    0.00   14.27 v i_croc_soc/i_croc/i_soc_ctrl/_297_/D (sg13g2_nor4_2)
     3    0.03    0.30    0.28   14.56 ^ i_croc_soc/i_croc/i_soc_ctrl/_297_/Y (sg13g2_nor4_2)
                                         i_croc_soc/i_croc/i_soc_ctrl/_087_ (net)
                  0.30    0.00   14.56 ^ fanout2021/A (sg13g2_buf_4)
     7    0.06    0.09    0.23   14.79 ^ fanout2021/X (sg13g2_buf_4)
                                         net2021 (net)
                  0.09    0.00   14.79 ^ fanout2020/A (sg13g2_buf_2)
     6    0.04    0.10    0.15   14.94 ^ fanout2020/X (sg13g2_buf_2)
                                         net2020 (net)
                  0.10    0.00   14.95 ^ fanout2019/A (sg13g2_buf_4)
     8    0.06    0.08    0.16   15.10 ^ fanout2019/X (sg13g2_buf_4)
                                         net2019 (net)
                  0.08    0.01   15.11 ^ i_croc_soc/i_croc/i_soc_ctrl/_329_/S (sg13g2_mux2_1)
     1    0.01    0.07    0.18   15.30 v i_croc_soc/i_croc/i_soc_ctrl/_329_/X (sg13g2_mux2_1)
                                         i_croc_soc/i_croc/i_soc_ctrl/_057_ (net)
                  0.07    0.00   15.30 v i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg/D (sg13g2_dfrbp_2)
                                 15.30   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.20    0.34    0.03   12.53 ^ clk_i (in)
                                         clk_i (net)
                  0.34    0.00   12.53 ^ pad_clk_i/pad (sg13g2_IOPadIn)
     2    0.34    0.61    0.15   12.68 ^ pad_clk_i/p2c (sg13g2_IOPadIn)
                                         soc_clk_i (net)
                  0.75    0.28   12.97 ^ clkbuf_regs_0_clk_sys/A (sg13g2_buf_8)
     1    0.05    0.07    0.24   13.20 ^ clkbuf_regs_0_clk_sys/X (sg13g2_buf_8)
                                         soc_clk_i_regs (net)
                  0.07    0.01   13.21 ^ clkbuf_0_soc_clk_i_regs/A (sg13g2_buf_8)
     4    0.17    0.10    0.12   13.33 ^ clkbuf_0_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_0_soc_clk_i_regs (net)
                  0.12    0.03   13.36 ^ clkbuf_2_1_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.18    0.06    0.13   13.49 ^ clkbuf_2_1_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_2_1_0_soc_clk_i_regs (net)
                  0.06    0.01   13.50 ^ clkbuf_4_5_0_soc_clk_i_regs/A (sg13g2_buf_16)
     4    0.10    0.04    0.09   13.60 ^ clkbuf_4_5_0_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_4_5_0_soc_clk_i_regs (net)
                  0.04    0.01   13.60 ^ clkbuf_6_23__f_soc_clk_i_regs/A (sg13g2_buf_8)
     7    0.15    0.09    0.12   13.72 ^ clkbuf_6_23__f_soc_clk_i_regs/X (sg13g2_buf_8)
                                         clknet_6_23__leaf_soc_clk_i_regs (net)
                  0.09    0.01   13.73 ^ clkbuf_leaf_210_soc_clk_i_regs/A (sg13g2_buf_16)
     9    0.05    0.03    0.10   13.83 ^ clkbuf_leaf_210_soc_clk_i_regs/X (sg13g2_buf_16)
                                         clknet_leaf_210_soc_clk_i_regs (net)
                  0.03    0.00   13.83 ^ i_croc_soc/i_croc/i_soc_ctrl/reg2hw[60]_reg/CLK (sg13g2_dfrbp_2)
                         -0.10   13.73   clock uncertainty
                          0.01   13.74   clock reconvergence pessimism
                         -0.13   13.60   library setup time
                                 13.60   data required time
-----------------------------------------------------------------------------
                                 13.60   data required time
                                -15.30   data arrival time
-----------------------------------------------------------------------------
                                 -1.70   slack (VIOLATED)



==========================================================================
07_croc.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_croc.final max_slew_check_slack
--------------------------------------------------------------------------
-2.4305672645568848

==========================================================================
07_croc.final max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
07_croc.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-2.0255

==========================================================================
07_croc.final max_fanout_check_slack
--------------------------------------------------------------------------
-136.0

==========================================================================
07_croc.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_croc.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-17.0000

==========================================================================
07_croc.final max_capacitance_check_slack
--------------------------------------------------------------------------
-11.160959243774414

==========================================================================
07_croc.final max_capacitance_check_limit
--------------------------------------------------------------------------
4.21304988861084

==========================================================================
07_croc.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-2.6491

==========================================================================
07_croc.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 261

==========================================================================
07_croc.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 286

==========================================================================
07_croc.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 211

==========================================================================
07_croc.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 184

==========================================================================
07_croc.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_croc.final critical path delay
--------------------------------------------------------------------------
15.2984

==========================================================================
07_croc.final critical path slack
--------------------------------------------------------------------------
-1.6959

==========================================================================
07_croc.final slack div critical path delay
--------------------------------------------------------------------------
-11.085473

==========================================================================
07_croc.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.32e-02   8.66e-05   1.53e-06   1.33e-02  37.5%
Combinational          1.04e-02   2.01e-04   3.29e-06   1.06e-02  29.9%
Clock                  6.73e-03   3.61e-03   8.79e-07   1.03e-02  29.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    9.88e-05   1.15e-03   1.08e-07   1.24e-03   3.5%
----------------------------------------------------------------
Total                  3.04e-02   5.05e-03   5.80e-06   3.55e-02 100.0%
                          85.8%      14.2%       0.0%

==========================================================================
07_croc.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_croc.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              4320000.0 um2
Core Area:             2695559.7312 um2
Total Area:            2832902.8806 um2
Total Active Area:     1136902.8806 um2

Core Utilization:      0.4217687582437202
Std Cell Utilization:  0.2186473447693984

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           2832902.881     436161.802      700741.079      313600.000      1382400.000     31151           30767           4               64              316             1811934.717     115934.717      0.000           313600.000      1382400.000     13659           13279           0               64              316             
  i_croc_soc                                                                    1020968.164     320227.085      700741.079      0.000           0.000           17492           17488           4               0               0               195.955         195.955         0.000           0.000           0.000           5               5               0               0               0               
    i_croc                                                                      1019805.133     319064.054      700741.079      0.000           0.000           17433           17429           4               0               0               561998.938      47618.928       514380.010      0.000           0.000           4148            4146            2               0               0               
      gen_sram_bank\[0\].i_sram                                                 95031.222       1850.688        93180.534       0.000           0.000           186             185             1               0               0               95031.222       1850.688        93180.534       0.000           0.000           186             185             1               0               0               
      gen_sram_bank\[1\].i_sram                                                 95004.006       1823.472        93180.534       0.000           0.000           186             185             1               0               0               95004.006       1823.472        93180.534       0.000           0.000           186             185             1               0               0               
      i_dm_top.i_dm_top                                                         73454.170       73454.170       0.000           0.000           0.000           4661            4661            0               0               0               73454.170       73454.170       0.000           0.000           0.000           4661            4661            0               0               0               
      i_dmi_jtag                                                                40911.091       40911.091       0.000           0.000           0.000           2344            2344            0               0               0               17340.221       17340.221       0.000           0.000           0.000           1164            1164            0               0               0               
        i_dmi_cdc.i_cdc_req                                                     12343.363       12343.363       0.000           0.000           0.000           617             617             0               0               0               232.243         232.243         0.000           0.000           0.000           8               8               0               0               0               
          i_cdc_reset_ctrlr                                                     4018.896        4018.896        0.000           0.000           0.000           254             254             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
            i_cdc_reset_ctrlr_half_a                                            2013.984        2013.984        0.000           0.000           0.000           127             127             0               0               0               1025.136        1025.136        0.000           0.000           0.000           79              79              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
            i_cdc_reset_ctrlr_half_b                                            2004.912        2004.912        0.000           0.000           0.000           127             127             0               0               0               1016.064        1016.064        0.000           0.000           0.000           79              79              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
          i_dst                                                                 4093.286        4093.286        0.000           0.000           0.000           178             178             0               0               0               3951.763        3951.763        0.000           0.000           0.000           175             175             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
          i_src                                                                 3998.938        3998.938        0.000           0.000           0.000           177             177             0               0               0               3857.414        3857.414        0.000           0.000           0.000           174             174             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
        i_dmi_cdc.i_cdc_resp                                                    11196.662       11196.662       0.000           0.000           0.000           560             560             0               0               0               254.016         254.016         0.000           0.000           0.000           9               9               0               0               0               
          i_cdc_reset_ctrlr                                                     4040.669        4040.669        0.000           0.000           0.000           252             252             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
            i_cdc_reset_ctrlr_half_a                                            2026.685        2026.685        0.000           0.000           0.000           128             128             0               0               0               1045.094        1045.094        0.000           0.000           0.000           80              80              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               506.218         506.218         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
            i_cdc_reset_ctrlr_half_b                                            2013.984        2013.984        0.000           0.000           0.000           124             124             0               0               0               1025.136        1025.136        0.000           0.000           0.000           76              76              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
          i_dst                                                                 3516.307        3516.307        0.000           0.000           0.000           150             150             0               0               0               3374.784        3374.784        0.000           0.000           0.000           147             147             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
          i_src                                                                 3385.670        3385.670        0.000           0.000           0.000           149             149             0               0               0               3244.147        3244.147        0.000           0.000           0.000           146             146             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
        i_dmi_jtag_tap.i_dft_tck_mux                                            25.402          25.402          0.000           0.000           0.000           2               2               0               0               0               25.402          25.402          0.000           0.000           0.000           2               2               0               0               0               
        i_dmi_jtag_tap.i_tck_inv                                                5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               
      i_gpio                                                                    26600.918       26600.918       0.000           0.000           0.000           1253            1253            0               0               0               23523.696       23523.696       0.000           0.000           0.000           1189            1189            0               0               0               
        gen_gpios\[0\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[10\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[11\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[12\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[13\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[14\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[15\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[16\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[17\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[18\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[19\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[1\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[20\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[21\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[22\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[23\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[24\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[25\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[26\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[27\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[28\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[29\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[2\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[30\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[31\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[3\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[4\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[5\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[6\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[7\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[8\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[9\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
      i_soc_ctrl                                                                5873.213        5873.213        0.000           0.000           0.000           268             268             0               0               0               5873.213        5873.213        0.000           0.000           0.000           268             268             0               0               0               
      i_uart                                                                    120931.574      120931.574      0.000           0.000           0.000           4387            4387            0               0               0               120931.574      120931.574      0.000           0.000           0.000           4387            4387            0               0               0               
    i_ext_intr_sync                                                             101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no                              32.659          32.659          0.000           0.000           0.000           3               3               0               0               0               32.659          32.659          0.000           0.000           0.000           3               3               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n                                27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no                               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               
    i_user                                                                      778.378         778.378         0.000           0.000           0.000           45              45              0               0               0               778.378         778.378         0.000           0.000           0.000           45              45              0               0               0               
