Analysis & Synthesis report for cinnabon
Fri Jan 24 17:30:04 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 14. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 15. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state
 16. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg
 17. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state
 18. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 19. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 20. State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm
 21. State Machine - |cinnabon|ramwriter:rw0|current_state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Physical Synthesis Netlist Optimizations
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated
 31. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0
 32. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram
 33. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram
 34. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated
 35. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram
 36. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram
 37. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram
 38. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram
 39. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated
 40. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram
 41. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
 42. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
 43. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt
 44. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync
 45. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync
 46. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync
 47. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset
 48. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram
 51. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram
 52. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram
 53. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram
 54. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 55. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 56. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 57. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_003
 58. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_004
 59. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 60. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 61. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux
 62. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux
 63. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001
 64. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller
 65. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001
 68. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2
 73. Parameter Settings for User Entity Instance: ramwriter:rw0
 74. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory
 75. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip
 77. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip
 78. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
 79. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge
 80. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx
 81. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl
 82. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo
 83. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo
 84. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp
 85. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram
 86. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx
 87. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl
 88. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo
 89. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans
 90. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans
 91. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp
 92. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo
 93. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo
 94. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo
 95. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff
 96. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl
 97. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo
 98. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg
 99. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb
100. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb
102. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt
104. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0
105. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1
106. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal
107. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component
108. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0
109. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal
110. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal
111. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller
112. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
113. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo
115. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo
116. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo
117. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo
118. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo
119. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo
120. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator
121. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator
122. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator
123. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator
124. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator
125. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
126. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator
127. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent
128. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent
129. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent
130. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent
131. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent
132. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
133. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent
136. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_002|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_004|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter
146. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter
147. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
148. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
149. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
150. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
151. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
152. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
153. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
154. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
155. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
156. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
157. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
158. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
159. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
160. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
162. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
163. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter
172. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_rsp_width_adapter
173. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter
174. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter
176. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
178. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
179. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator
180. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator
181. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator
182. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent
183. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent
184. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent
187. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_002|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter
193. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter
194. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
195. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
196. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
197. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
198. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
199. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
201. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
203. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
205. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
207. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
209. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter
211. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
212. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
213. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
214. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
215. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
216. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
218. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
220. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
222. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
224. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
226. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter
230. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter
232. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter
234. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter
235. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
236. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
237. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller
238. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
239. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
240. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001
241. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
242. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
243. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002
244. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
245. Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
246. Parameter Settings for User Entity Instance: heart_beat:heart_beat_clk50
247. Parameter Settings for Inferred Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0
248. altsyncram Parameter Settings by Entity Instance
249. scfifo Parameter Settings by Entity Instance
250. altpll Parameter Settings by Entity Instance
251. altshift_taps Parameter Settings by Entity Instance
252. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
253. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_002"
254. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
255. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_001"
256. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
257. Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller"
258. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter"
259. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter"
260. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter"
261. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
262. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"
263. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
264. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
265. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode"
266. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode"
267. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo"
268. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent"
269. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo"
270. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent"
271. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent"
272. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator"
273. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator"
274. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator"
275. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter"
276. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
277. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter"
278. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_rsp_width_adapter"
279. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter"
280. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
281. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
282. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
283. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
284. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
285. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
286. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
287. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
288. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
289. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
290. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
291. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
292. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode"
293. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
294. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
295. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
296. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
297. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo"
298. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent"
299. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
301. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent"
302. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent"
303. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent"
304. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent"
305. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent"
306. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator"
307. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
308. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator"
309. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator"
310. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator"
311. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator"
312. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator"
313. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write"
314. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo"
315. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma"
316. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo"
317. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma"
318. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
319. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller"
320. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"
321. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset"
322. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"
323. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal"
324. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"
325. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync"
326. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync"
327. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync"
328. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"
329. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb"
330. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb"
331. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon"
332. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"
333. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"
334. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"
335. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"
336. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"
337. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"
338. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"
339. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx"
340. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"
341. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
342. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0"
343. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"
344. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip"
345. Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory"
346. Port Connectivity Checks: "cinnabon_qsys:u0"
347. Post-Synthesis Netlist Statistics for Top Partition
348. Elapsed Time Per Partition
349. Analysis & Synthesis Messages
350. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 24 17:30:04 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; cinnabon                                    ;
; Top-level Entity Name              ; cinnabon                                    ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 7,540                                       ;
;     Total combinational functions  ; 5,596                                       ;
;     Dedicated logic registers      ; 4,420                                       ;
; Total registers                    ; 4420                                        ;
; Total pins                         ; 464                                         ;
; Total virtual pins                 ; 1                                           ;
; Total memory bits                  ; 1,105,912                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 1                                           ;
; Total GXB Receiver Channel PMA     ; 1                                           ;
; Total GXB Transmitter Channel PCS  ; 1                                           ;
; Total GXB Transmitter Channel PMA  ; 1                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; cinnabon           ; cinnabon           ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone IV GX      ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                        ; Library       ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------+
; cinnabon_qsys/synthesis/cinnabon_qsys.v                                                                 ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v                                                                 ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v                                            ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v                                          ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv                                          ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v                                    ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv                                   ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv                            ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                   ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v                                    ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_001.sv                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_001.sv                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv                            ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v                                                ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v                                                ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v                                              ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v                                              ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v                                             ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v                                             ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v                                       ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v                                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v                               ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v                               ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v                                                  ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v                                                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v                               ; yes             ; User Wizard-Generated File   ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v                               ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v                                           ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v                                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v                                     ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v                                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v                                      ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v                                      ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v                                               ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v                                               ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v                                  ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v                                  ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v                                        ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v                                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v                                         ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v                                         ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v                                      ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v                                      ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v                                        ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v                                        ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v                                     ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v                                     ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v                                                ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v                                                ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v                                          ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v                                          ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v                                           ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v                                           ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v                                                ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v                                                ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v                                          ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v                                          ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v                                       ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v                                       ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v                                      ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v                                      ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v                                                ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v                                                ; cinnabon_qsys ;
; cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v                                        ; yes             ; User Verilog HDL File        ; D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v                                        ; cinnabon_qsys ;
; ramwriter.v                                                                                             ; yes             ; User Verilog HDL File        ; D:/cinnabon/ramwriter.v                                                                                             ;               ;
; cinnabon.v                                                                                              ; yes             ; Auto-Found Verilog HDL File  ; D:/cinnabon/cinnabon.v                                                                                              ;               ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;               ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;               ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;               ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;               ;
; aglobal181.inc                                                                                          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;               ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;               ;
; altrom.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                   ;               ;
; altram.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                   ;               ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;               ;
; db/altsyncram_8742.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_8742.tdf                                                                                  ;               ;
; db/decode_d0b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/decode_d0b.tdf                                                                                       ;               ;
; db/mux_fsb.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/mux_fsb.tdf                                                                                          ;               ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                   ;               ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                ;               ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;               ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;               ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;               ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;               ;
; db/scfifo_9j31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_9j31.tdf                                                                                      ;               ;
; db/a_dpfifo_gp31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_gp31.tdf                                                                                    ;               ;
; db/altsyncram_heh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_heh1.tdf                                                                                  ;               ;
; db/cmpr_b09.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_b09.tdf                                                                                         ;               ;
; db/cntr_orb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_orb.tdf                                                                                         ;               ;
; db/cntr_5s7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_5s7.tdf                                                                                         ;               ;
; db/cntr_prb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_prb.tdf                                                                                         ;               ;
; db/scfifo_fj31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_fj31.tdf                                                                                      ;               ;
; db/a_dpfifo_mp31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_mp31.tdf                                                                                    ;               ;
; db/altsyncram_leh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_leh1.tdf                                                                                  ;               ;
; db/altsyncram_5tl1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_5tl1.tdf                                                                                  ;               ;
; db/scfifo_s031.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_s031.tdf                                                                                      ;               ;
; db/a_dpfifo_3731.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_3731.tdf                                                                                    ;               ;
; db/altsyncram_vdh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_vdh1.tdf                                                                                  ;               ;
; db/scfifo_8241.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_8241.tdf                                                                                      ;               ;
; db/a_dpfifo_f841.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_f841.tdf                                                                                    ;               ;
; db/altsyncram_1fh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_1fh1.tdf                                                                                  ;               ;
; db/scfifo_3131.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_3131.tdf                                                                                      ;               ;
; db/a_dpfifo_a731.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_a731.tdf                                                                                    ;               ;
; db/altsyncram_reh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_reh1.tdf                                                                                  ;               ;
; db/cmpr_d09.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_d09.tdf                                                                                         ;               ;
; db/cntr_qrb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_qrb.tdf                                                                                         ;               ;
; db/cntr_7s7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_7s7.tdf                                                                                         ;               ;
; db/cntr_rrb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_rrb.tdf                                                                                         ;               ;
; db/scfifo_d241.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_d241.tdf                                                                                      ;               ;
; db/a_dpfifo_k841.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_k841.tdf                                                                                    ;               ;
; db/altsyncram_bfh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_bfh1.tdf                                                                                  ;               ;
; db/altsyncram_ish1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_ish1.tdf                                                                                  ;               ;
; db/scfifo_gj31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_gj31.tdf                                                                                      ;               ;
; db/a_dpfifo_np31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_np31.tdf                                                                                    ;               ;
; db/altsyncram_meh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_meh1.tdf                                                                                  ;               ;
; db/altsyncram_1sc1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_1sc1.tdf                                                                                  ;               ;
; altpll.tdf                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;               ;
; stratix_pll.inc                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;               ;
; stratixii_pll.inc                                                                                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;               ;
; cycloneii_pll.inc                                                                                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;               ;
; db/altpll_nn81.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altpll_nn81.tdf                                                                                      ;               ;
; a_fffifo.tdf                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                 ;               ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;               ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;               ;
; lpm_ff.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.inc                                                   ;               ;
; a_fefifo.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                 ;               ;
; lpm_ff.tdf                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                   ;               ;
; lpm_constant.inc                                                                                        ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;               ;
; lpm_mux.tdf                                                                                             ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;               ;
; muxlut.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                   ;               ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;               ;
; altshift.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                 ;               ;
; db/mux_7vc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/mux_7vc.tdf                                                                                          ;               ;
; lpm_counter.tdf                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;               ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;               ;
; cmpconst.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                 ;               ;
; dffeea.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                   ;               ;
; alt_counter_stratix.inc                                                                                 ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;               ;
; db/cntr_qef.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_qef.tdf                                                                                         ;               ;
; a_fefifo.tdf                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                 ;               ;
; lpm_compare.tdf                                                                                         ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                              ;               ;
; comptree.inc                                                                                            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                                                 ;               ;
; db/cmpr_0jg.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_0jg.tdf                                                                                         ;               ;
; db/scfifo_1741.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_1741.tdf                                                                                      ;               ;
; db/a_dpfifo_8d41.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_8d41.tdf                                                                                    ;               ;
; db/altsyncram_peh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_peh1.tdf                                                                                  ;               ;
; db/cmpr_c09.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_c09.tdf                                                                                         ;               ;
; db/cntr_6s7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_6s7.tdf                                                                                         ;               ;
; db/scfifo_8k31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_8k31.tdf                                                                                      ;               ;
; db/a_dpfifo_fq31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_fq31.tdf                                                                                    ;               ;
; db/altsyncram_ndh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_ndh1.tdf                                                                                  ;               ;
; db/cmpr_809.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_809.tdf                                                                                         ;               ;
; db/cntr_2s7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_2s7.tdf                                                                                         ;               ;
; db/cntr_mrb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_mrb.tdf                                                                                         ;               ;
; db/mux_l0d.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/mux_l0d.tdf                                                                                          ;               ;
; db/scfifo_pi31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_pi31.tdf                                                                                      ;               ;
; db/a_dpfifo_0p31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_0p31.tdf                                                                                    ;               ;
; db/altsyncram_pah1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_pah1.tdf                                                                                  ;               ;
; db/scfifo_5j31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/scfifo_5j31.tdf                                                                                      ;               ;
; db/a_dpfifo_cp31.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/a_dpfifo_cp31.tdf                                                                                    ;               ;
; db/altsyncram_hbh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_hbh1.tdf                                                                                  ;               ;
; db/cmpr_909.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cmpr_909.tdf                                                                                         ;               ;
; db/cntr_3s7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_3s7.tdf                                                                                         ;               ;
; db/cntr_nrb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_nrb.tdf                                                                                         ;               ;
; heart_beat.v                                                                                            ; yes             ; Auto-Found Verilog HDL File  ; D:/cinnabon/heart_beat.v                                                                                            ;               ;
; altshift_taps.tdf                                                                                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                            ;               ;
; db/shift_taps_78n.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/shift_taps_78n.tdf                                                                                   ;               ;
; db/altsyncram_o2b1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/altsyncram_o2b1.tdf                                                                                  ;               ;
; db/cntr_usf.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_usf.tdf                                                                                         ;               ;
; db/cntr_lch.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; D:/cinnabon/db/cntr_lch.tdf                                                                                         ;               ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+--------------------------+----------------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                              ;
+--------------------------+----------------------------------------------------------------------------------------------------+
; Virtual pins             ; 1                                                                                                  ;
; I/O pins                 ; 464                                                                                                ;
; Total memory bits        ; 1105912                                                                                            ;
;                          ;                                                                                                    ;
; DSP block 9-bit elements ; 0                                                                                                  ;
;                          ;                                                                                                    ;
; Total PLLs               ; 1                                                                                                  ;
;     -- PLLs              ; 1                                                                                                  ;
;                          ;                                                                                                    ;
; Maximum fan-out node     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout ;
; Maximum fan-out          ; 5358                                                                                               ;
; Total fan-out            ; 50344                                                                                              ;
; Average fan-out          ; 4.15                                                                                               ;
+--------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                                ; Library Name  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------+
; |cinnabon                                                                                                                                                                  ; 5596 (1)            ; 4420 (0)                  ; 1105912     ; 0            ; 0       ; 0         ; 0         ; 464  ; 1            ; |cinnabon                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cinnabon                                                                   ; work          ;
;    |cinnabon_qsys:u0|                                                                                                                                                      ; 5465 (0)            ; 4342 (0)                  ; 1105912     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys                                                              ; cinnabon_qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                         ; 3 (2)               ; 12 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                                    ; cinnabon_qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;       |altera_reset_controller:rst_controller_002|                                                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                                    ; cinnabon_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                                    ; cinnabon_qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;       |cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                                                  ; 851 (0)             ; 357 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys_mm_interconnect_0                                            ; cinnabon_qsys ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                                                           ; 19 (19)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                      ; cinnabon_qsys ;
;          |altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|                                                                                                                ; 134 (134)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                      ; cinnabon_qsys ;
;          |altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|                                                                                                      ; 166 (0)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                                                ; cinnabon_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                                              ; 166 (166)           ; 136 (136)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1                                           ; cinnabon_qsys ;
;          |altera_merlin_master_agent:pcie_ip_bar1_0_agent|                                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                                 ; cinnabon_qsys ;
;          |altera_merlin_master_agent:sgdma_descriptor_read_agent|                                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                                                 ; cinnabon_qsys ;
;          |altera_merlin_master_agent:sgdma_descriptor_write_agent|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                                                 ; cinnabon_qsys ;
;          |altera_merlin_master_translator:pcie_ip_bar1_0_translator|                                                                                                       ; 62 (62)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                                            ; cinnabon_qsys ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                                                                ; 31 (1)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                                  ; cinnabon_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                ; 30 (30)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                           ; cinnabon_qsys ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                             ; cinnabon_qsys ;
;          |altera_merlin_traffic_limiter:sgdma_m_read_limiter|                                                                                                              ; 15 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                                              ; cinnabon_qsys ;
;          |altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter|                                                                                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter                                                ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                             ; cinnabon_qsys_mm_interconnect_0_cmd_demux_001                              ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                             ; cinnabon_qsys_mm_interconnect_0_cmd_demux_002                              ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                                                 ; 103 (93)            ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys_mm_interconnect_0_cmd_mux                                    ; cinnabon_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                 ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                   ; cinnabon_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_arb_adder                                                    ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                                         ; 184 (170)           ; 9 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_mm_interconnect_0_cmd_mux_001                                ; cinnabon_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                 ; 14 (8)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                                   ; cinnabon_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arb_adder                                                    ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_router_001:router_001|                                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys_mm_interconnect_0_router_001                                 ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_router_001:router_002|                                                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys_mm_interconnect_0_router_001                                 ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_router_005:router_005|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys_mm_interconnect_0_router_005                                 ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_router_006:router_006|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys_mm_interconnect_0_router_006                                 ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys_mm_interconnect_0_rsp_demux                                  ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                             ; cinnabon_qsys_mm_interconnect_0_rsp_demux_001                              ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_mm_interconnect_0_rsp_mux_001                                ; cinnabon_qsys ;
;       |cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|                                                                                                                  ; 814 (0)             ; 542 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys_mm_interconnect_1                                            ; cinnabon_qsys ;
;          |altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|                                                                                                                ; 24 (24)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                      ; cinnabon_qsys ;
;          |altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|                                                                                                                  ; 23 (23)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                      ; cinnabon_qsys ;
;          |altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|                                                                                                           ; 161 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                                                ; cinnabon_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                                              ; 161 (161)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                                           ; cinnabon_qsys ;
;          |altera_merlin_burst_adapter:sgdma_csr_burst_adapter|                                                                                                             ; 113 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                                ; cinnabon_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                                              ; 113 (113)           ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                                           ; cinnabon_qsys ;
;          |altera_merlin_master_agent:pcie_ip_bar2_agent|                                                                                                                   ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                                 ; cinnabon_qsys ;
;          |altera_merlin_master_translator:pcie_ip_bar2_translator|                                                                                                         ; 112 (112)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                                            ; cinnabon_qsys ;
;          |altera_merlin_slave_agent:pcie_ip_cra_agent|                                                                                                                     ; 47 (7)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                                  ; cinnabon_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                ; 40 (40)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                                           ; cinnabon_qsys ;
;          |altera_merlin_slave_agent:sgdma_csr_agent|                                                                                                                       ; 49 (8)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                  ; cinnabon_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                ; 41 (41)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                           ; cinnabon_qsys ;
;          |altera_merlin_slave_translator:pcie_ip_cra_translator|                                                                                                           ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                             ; cinnabon_qsys ;
;          |altera_merlin_slave_translator:sgdma_csr_translator|                                                                                                             ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                             ; cinnabon_qsys ;
;          |altera_merlin_traffic_limiter:pcie_ip_bar2_limiter|                                                                                                              ; 16 (16)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                                              ; cinnabon_qsys ;
;          |altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|                                                                                                       ; 81 (81)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                                ; cinnabon_qsys ;
;          |altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|                                                                                                       ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                                                ; cinnabon_qsys ;
;          |altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|                                                                                                         ; 99 (99)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                                ; cinnabon_qsys ;
;          |altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|                                                                                                         ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                                ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys_mm_interconnect_1_cmd_demux                                  ; cinnabon_qsys ;
;          |cinnabon_qsys_mm_interconnect_1_router:router|                                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys_mm_interconnect_1_router                                     ; cinnabon_qsys ;
;       |cinnabon_qsys_onchip_memory:onchip_memory|                                                                                                                          ; 4 (0)               ; 1 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_onchip_memory                                                ; cinnabon_qsys ;
;          |altsyncram:the_altsyncram|                                                                                                                                       ; 4 (0)               ; 1 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                                 ; work          ;
;             |altsyncram_8742:auto_generated|                                                                                                                               ; 4 (0)               ; 1 (1)                     ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_8742                                                            ; work          ;
;                |decode_d0b:decode2|                                                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|decode_d0b:decode2                                                                                                                                                                                                                                                                                                                                                                                                                     ; decode_d0b                                                                 ; work          ;
;                |decode_d0b:decode3|                                                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|decode_d0b:decode3                                                                                                                                                                                                                                                                                                                                                                                                                     ; decode_d0b                                                                 ; work          ;
;       |cinnabon_qsys_pcie_ip:pcie_ip|                                                                                                                                      ; 2774 (0)            ; 2140 (0)                  ; 54672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cinnabon_qsys_pcie_ip                                                      ; cinnabon_qsys ;
;          |altera_pcie_hard_ip_reset_controller:reset_controller_internal|                                                                                                  ; 94 (24)             ; 73 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_pcie_hard_ip_reset_controller                                       ; cinnabon_qsys ;
;             |altpcie_rs_serdes:altgx_reset|                                                                                                                                ; 70 (70)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset                                                                                                                                                                                                                                                                                                                                                                                                                ; altpcie_rs_serdes                                                          ; cinnabon_qsys ;
;          |altera_reset_controller:rst_controller|                                                                                                                          ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                    ; cinnabon_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                                  ; cinnabon_qsys ;
;          |altpcie_hip_pipen1b_qsys:pcie_internal_hip|                                                                                                                      ; 2679 (0)            ; 2064 (0)                  ; 54672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altpcie_hip_pipen1b_qsys                                                   ; cinnabon_qsys ;
;             |alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0                                                                                                                                                                                                                                                                                                                                                                                            ; alt4gxb_reset_controller                                                   ; cinnabon_qsys ;
;             |altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|                                                                                                                 ; 38 (38)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst                                                                                                                                                                                                                                                                                                                                                                                                                     ; altpcie_tl_cfg_pipe                                                        ; cinnabon_qsys ;
;             |altpcie_txcred_patch:txcred_patch0|                                                                                                                           ; 38 (38)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0                                                                                                                                                                                                                                                                                                                                                                                                                               ; altpcie_txcred_patch                                                       ; cinnabon_qsys ;
;             |altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|                                                                                                    ; 2603 (279)          ; 2009 (207)                ; 54672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge                                                                                                                                                                                                                                                                                                                                                                                                        ; altpciexpav_stif_app                                                       ; cinnabon_qsys ;
;                |altpciexpav_stif_control_register:cntrl_reg|                                                                                                               ; 525 (0)             ; 550 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg                                                                                                                                                                                                                                                                                                                                                            ; altpciexpav_stif_control_register                                          ; cinnabon_qsys ;
;                   |altpciexpav_stif_cfg_status:i_cfg_stat|                                                                                                                 ; 292 (292)           ; 440 (440)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat                                                                                                                                                                                                                                                                                                                     ; altpciexpav_stif_cfg_status                                                ; cinnabon_qsys ;
;                   |altpciexpav_stif_cr_avalon:i_avalon|                                                                                                                    ; 165 (165)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon                                                                                                                                                                                                                                                                                                                        ; altpciexpav_stif_cr_avalon                                                 ; cinnabon_qsys ;
;                   |altpciexpav_stif_cr_interrupt:i_interrupt|                                                                                                              ; 50 (50)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt                                                                                                                                                                                                                                                                                                                  ; altpciexpav_stif_cr_interrupt                                              ; cinnabon_qsys ;
;                   |altpciexpav_stif_cr_mailbox:i_a2p_mb|                                                                                                                   ; 9 (9)               ; 2 (2)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb                                                                                                                                                                                                                                                                                                                       ; altpciexpav_stif_cr_mailbox                                                ; cinnabon_qsys ;
;                      |altsyncram:altsyncram_component|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                                                                 ; work          ;
;                         |altsyncram_1sc1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_1sc1                                                            ; work          ;
;                   |altpciexpav_stif_cr_mailbox:i_p2a_mb|                                                                                                                   ; 9 (9)               ; 2 (2)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb                                                                                                                                                                                                                                                                                                                       ; altpciexpav_stif_cr_mailbox                                                ; cinnabon_qsys ;
;                      |altsyncram:altsyncram_component|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                                                                 ; work          ;
;                         |altsyncram_1sc1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_1sc1                                                            ; work          ;
;                |altpciexpav_stif_rx:rx|                                                                                                                                    ; 415 (0)             ; 453 (64)                  ; 35440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx                                                                                                                                                                                                                                                                                                                                                                                 ; altpciexpav_stif_rx                                                        ; cinnabon_qsys ;
;                   |altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|                                                                                                                ; 320 (266)           ; 338 (318)                 ; 1280        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl                                                                                                                                                                                                                                                                                                                                         ; altpciexpav_stif_rx_cntrl                                                  ; cinnabon_qsys ;
;                      |altpciexpav_stif_p2a_addrtrans:p2a_addr_trans|                                                                                                       ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans                                                                                                                                                                                                                                                                                           ; altpciexpav_stif_p2a_addrtrans                                             ; cinnabon_qsys ;
;                      |scfifo:rx_input_fifo|                                                                                                                                ; 36 (0)              ; 20 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo                                                                                                                                                                                                                                                                                                                    ; scfifo                                                                     ; work          ;
;                         |scfifo_9j31:auto_generated|                                                                                                                       ; 36 (0)              ; 20 (0)                    ; 1280        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated                                                                                                                                                                                                                                                                                         ; scfifo_9j31                                                                ; work          ;
;                            |a_dpfifo_gp31:dpfifo|                                                                                                                          ; 36 (25)             ; 20 (9)                    ; 1280        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo                                                                                                                                                                                                                                                                    ; a_dpfifo_gp31                                                              ; work          ;
;                               |altsyncram_heh1:FIFOram|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1280        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram                                                                                                                                                                                                                                            ; altsyncram_heh1                                                            ; work          ;
;                               |cntr_5s7:usedw_counter|                                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter                                                                                                                                                                                                                                             ; cntr_5s7                                                                   ; work          ;
;                               |cntr_orb:rd_ptr_msb|                                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb                                                                                                                                                                                                                                                ; cntr_orb                                                                   ; work          ;
;                               |cntr_prb:wr_ptr|                                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr                                                                                                                                                                                                                                                    ; cntr_prb                                                                   ; work          ;
;                   |altpciexpav_stif_rx_resp:rxavl_resp|                                                                                                                    ; 68 (68)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp                                                                                                                                                                                                                                                                                                                                             ; altpciexpav_stif_rx_resp                                                   ; cinnabon_qsys ;
;                   |altsyncram:cpl_ram|                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                                 ; work          ;
;                      |altsyncram_5tl1:auto_generated|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated                                                                                                                                                                                                                                                                                                                               ; altsyncram_5tl1                                                            ; work          ;
;                   |scfifo:pndgtxrd_fifo|                                                                                                                                   ; 27 (0)              ; 20 (0)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                     ; work          ;
;                      |scfifo_fj31:auto_generated|                                                                                                                          ; 27 (0)              ; 20 (0)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated                                                                                                                                                                                                                                                                                                                                 ; scfifo_fj31                                                                ; work          ;
;                         |a_dpfifo_mp31:dpfifo|                                                                                                                             ; 27 (16)             ; 20 (9)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo                                                                                                                                                                                                                                                                                                            ; a_dpfifo_mp31                                                              ; work          ;
;                            |altsyncram_leh1:FIFOram|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram                                                                                                                                                                                                                                                                                    ; altsyncram_leh1                                                            ; work          ;
;                            |cntr_5s7:usedw_counter|                                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_5s7:usedw_counter                                                                                                                                                                                                                                                                                     ; cntr_5s7                                                                   ; work          ;
;                            |cntr_orb:rd_ptr_msb|                                                                                                                           ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_orb:rd_ptr_msb                                                                                                                                                                                                                                                                                        ; cntr_orb                                                                   ; work          ;
;                            |cntr_prb:wr_ptr|                                                                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr                                                                                                                                                                                                                                                                                            ; cntr_prb                                                                   ; work          ;
;                |altpciexpav_stif_tx:tx|                                                                                                                                    ; 1384 (71)           ; 799 (65)                  ; 18720       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                                                                                                                                                                                                                                                                 ; altpciexpav_stif_tx                                                        ; cinnabon_qsys ;
;                   |altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|                                                                                                          ; 0 (0)               ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                                                                                                                                                                                                                                                                   ; altpciexpav_stif_a2p_addrtrans                                             ; cinnabon_qsys ;
;                   |altpciexpav_stif_tx_cntrl:tx_cntrl|                                                                                                                     ; 585 (558)           ; 292 (272)                 ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl                                                                                                                                                                                                                                                                                                                                              ; altpciexpav_stif_tx_cntrl                                                  ; cinnabon_qsys ;
;                      |scfifo:tx_output_fifo|                                                                                                                               ; 27 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo                                                                                                                                                                                                                                                                                                                        ; scfifo                                                                     ; work          ;
;                         |scfifo_gj31:auto_generated|                                                                                                                       ; 27 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated                                                                                                                                                                                                                                                                                             ; scfifo_gj31                                                                ; work          ;
;                            |a_dpfifo_np31:dpfifo|                                                                                                                          ; 27 (16)             ; 20 (9)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo                                                                                                                                                                                                                                                                        ; a_dpfifo_np31                                                              ; work          ;
;                               |altsyncram_meh1:FIFOram|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram                                                                                                                                                                                                                                                ; altsyncram_meh1                                                            ; work          ;
;                               |cntr_5s7:usedw_counter|                                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter                                                                                                                                                                                                                                                 ; cntr_5s7                                                                   ; work          ;
;                               |cntr_orb:rd_ptr_msb|                                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_orb:rd_ptr_msb                                                                                                                                                                                                                                                    ; cntr_orb                                                                   ; work          ;
;                               |cntr_prb:wr_ptr|                                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr                                                                                                                                                                                                                                                        ; cntr_prb                                                                   ; work          ;
;                   |altpciexpav_stif_txavl_cntrl:txavl|                                                                                                                     ; 365 (337)           ; 216 (196)                 ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl                                                                                                                                                                                                                                                                                                                                              ; altpciexpav_stif_txavl_cntrl                                               ; cinnabon_qsys ;
;                      |scfifo:pendingrd_fifo|                                                                                                                               ; 28 (0)              ; 20 (0)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo                                                                                                                                                                                                                                                                                                                        ; scfifo                                                                     ; work          ;
;                         |scfifo_s031:auto_generated|                                                                                                                       ; 28 (0)              ; 20 (0)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated                                                                                                                                                                                                                                                                                             ; scfifo_s031                                                                ; work          ;
;                            |a_dpfifo_3731:dpfifo|                                                                                                                          ; 28 (17)             ; 20 (9)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo                                                                                                                                                                                                                                                                        ; a_dpfifo_3731                                                              ; work          ;
;                               |altsyncram_vdh1:FIFOram|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram                                                                                                                                                                                                                                                ; altsyncram_vdh1                                                            ; work          ;
;                               |cntr_5s7:usedw_counter|                                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_5s7:usedw_counter                                                                                                                                                                                                                                                 ; cntr_5s7                                                                   ; work          ;
;                               |cntr_orb:rd_ptr_msb|                                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_orb:rd_ptr_msb                                                                                                                                                                                                                                                    ; cntr_orb                                                                   ; work          ;
;                               |cntr_prb:wr_ptr|                                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr                                                                                                                                                                                                                                                        ; cntr_prb                                                                   ; work          ;
;                   |altpciexpav_stif_txresp_cntrl:txresp|                                                                                                                   ; 258 (258)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp                                                                                                                                                                                                                                                                                                                                            ; altpciexpav_stif_txresp_cntrl                                              ; cinnabon_qsys ;
;                   |altsyncram:tx_cpl_buff|                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                                 ; work          ;
;                      |altsyncram_ish1:auto_generated|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated                                                                                                                                                                                                                                                                                                                           ; altsyncram_ish1                                                            ; work          ;
;                   |scfifo:rd_bypass_fifo|                                                                                                                                  ; 37 (0)              ; 28 (0)                    ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                                                                                                                                                                                                                                                                                                                                           ; scfifo                                                                     ; work          ;
;                      |scfifo_d241:auto_generated|                                                                                                                          ; 37 (0)              ; 28 (0)                    ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated                                                                                                                                                                                                                                                                                                                                ; scfifo_d241                                                                ; work          ;
;                         |a_dpfifo_k841:dpfifo|                                                                                                                             ; 37 (20)             ; 28 (11)                   ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo                                                                                                                                                                                                                                                                                                           ; a_dpfifo_k841                                                              ; work          ;
;                            |altsyncram_bfh1:FIFOram|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram                                                                                                                                                                                                                                                                                   ; altsyncram_bfh1                                                            ; work          ;
;                            |cntr_7s7:usedw_counter|                                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_7s7:usedw_counter                                                                                                                                                                                                                                                                                    ; cntr_7s7                                                                   ; work          ;
;                            |cntr_qrb:rd_ptr_msb|                                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_qrb:rd_ptr_msb                                                                                                                                                                                                                                                                                       ; cntr_qrb                                                                   ; work          ;
;                            |cntr_rrb:wr_ptr|                                                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr                                                                                                                                                                                                                                                                                           ; cntr_rrb                                                                   ; work          ;
;                   |scfifo:txcmd_fifo|                                                                                                                                      ; 28 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                                                                                                                                                                                                                                                                                                                                               ; scfifo                                                                     ; work          ;
;                      |scfifo_8241:auto_generated|                                                                                                                          ; 28 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated                                                                                                                                                                                                                                                                                                                                    ; scfifo_8241                                                                ; work          ;
;                         |a_dpfifo_f841:dpfifo|                                                                                                                             ; 28 (17)             ; 20 (9)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo                                                                                                                                                                                                                                                                                                               ; a_dpfifo_f841                                                              ; work          ;
;                            |altsyncram_1fh1:FIFOram|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram                                                                                                                                                                                                                                                                                       ; altsyncram_1fh1                                                            ; work          ;
;                            |cntr_5s7:usedw_counter|                                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_5s7:usedw_counter                                                                                                                                                                                                                                                                                        ; cntr_5s7                                                                   ; work          ;
;                            |cntr_orb:rd_ptr_msb|                                                                                                                           ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_orb:rd_ptr_msb                                                                                                                                                                                                                                                                                           ; cntr_orb                                                                   ; work          ;
;                            |cntr_prb:wr_ptr|                                                                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr                                                                                                                                                                                                                                                                                               ; cntr_prb                                                                   ; work          ;
;                   |scfifo:wrdat_fifo|                                                                                                                                      ; 40 (0)              ; 28 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                                                                                                                                                                                                                                                                                                                                               ; scfifo                                                                     ; work          ;
;                      |scfifo_3131:auto_generated|                                                                                                                          ; 40 (0)              ; 28 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated                                                                                                                                                                                                                                                                                                                                    ; scfifo_3131                                                                ; work          ;
;                         |a_dpfifo_a731:dpfifo|                                                                                                                             ; 40 (23)             ; 28 (11)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo                                                                                                                                                                                                                                                                                                               ; a_dpfifo_a731                                                              ; work          ;
;                            |altsyncram_reh1:FIFOram|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram                                                                                                                                                                                                                                                                                       ; altsyncram_reh1                                                            ; work          ;
;                            |cntr_7s7:usedw_counter|                                                                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter                                                                                                                                                                                                                                                                                        ; cntr_7s7                                                                   ; work          ;
;                            |cntr_qrb:rd_ptr_msb|                                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb                                                                                                                                                                                                                                                                                           ; cntr_qrb                                                                   ; work          ;
;                            |cntr_rrb:wr_ptr|                                                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr                                                                                                                                                                                                                                                                                               ; cntr_rrb                                                                   ; work          ;
;          |cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys_pcie_ip_altgx_internal                                       ; cinnabon_qsys ;
;             |cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8                        ; cinnabon_qsys ;
;                |altpll:pll0|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0                                                                                                                                                                                                                                                                                                                           ; altpll                                                                     ; work          ;
;                   |altpll_nn81:auto_generated|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0|altpll_nn81:auto_generated                                                                                                                                                                                                                                                                                                ; altpll_nn81                                                                ; work          ;
;       |cinnabon_qsys_sgdma:sgdma|                                                                                                                                          ; 1013 (13)           ; 1271 (6)                  ; 2664        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_sgdma                                                        ; cinnabon_qsys ;
;          |cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|                                                                                                         ; 407 (0)             ; 667 (0)                   ; 16          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys_sgdma_chain                                                  ; cinnabon_qsys ;
;             |control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|                              ; 152 (152)           ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma                                                                                                                                                                                                                                                                                                                         ; control_status_slave_which_resides_within_cinnabon_qsys_sgdma              ; cinnabon_qsys ;
;             |descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|                                        ; 224 (203)           ; 431 (402)                 ; 16          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma                                                                                                                                                                                                                                                                                                                                   ; descriptor_read_which_resides_within_cinnabon_qsys_sgdma                   ; cinnabon_qsys ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                                        ; 5 (0)               ; 4 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                                                ; altshift_taps                                                              ; work          ;
;                   |shift_taps_78n:auto_generated|                                                                                                                          ; 5 (0)               ; 4 (1)                     ; 16          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated                                                                                                                                                                                                                                                                  ; shift_taps_78n                                                             ; work          ;
;                      |altsyncram_o2b1:altsyncram2|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2                                                                                                                                                                                                                                      ; altsyncram_o2b1                                                            ; work          ;
;                      |cntr_lch:cntr3|                                                                                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|cntr_lch:cntr3                                                                                                                                                                                                                                                   ; cntr_lch                                                                   ; work          ;
;                      |cntr_usf:cntr1|                                                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|cntr_usf:cntr1                                                                                                                                                                                                                                                   ; cntr_usf                                                                   ; work          ;
;                |descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo| ; 16 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo                                                                                                                                                                         ; descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo ; cinnabon_qsys ;
;                   |scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|                                                      ; 16 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo                                                                       ; scfifo                                                                     ; work          ;
;                      |a_fffifo:subfifo|                                                                                                                                    ; 16 (3)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ; a_fffifo                                                                   ; work          ;
;                         |a_fefifo:fifo_state|                                                                                                                              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; a_fefifo                                                                   ; work          ;
;                         |lpm_counter:rd_ptr|                                                                                                                               ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; lpm_counter                                                                ; work          ;
;                            |cntr_qef:auto_generated|                                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qef:auto_generated           ; cntr_qef                                                                   ; work          ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                         ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; lpm_ff                                                                     ; work          ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                         ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; lpm_ff                                                                     ; work          ;
;                         |lpm_ff:output_buffer|                                                                                                                             ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; lpm_ff                                                                     ; work          ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; lpm_mux                                                                    ; work          ;
;                            |mux_7vc:auto_generated|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_7vc:auto_generated ; mux_7vc                                                                    ; work          ;
;             |descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma|                                      ; 31 (31)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma                                                                                                                                                                                                                                                                                                                                 ; descriptor_write_which_resides_within_cinnabon_qsys_sgdma                  ; cinnabon_qsys ;
;          |cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|                                                                                           ; 11 (0)              ; 8 (0)                     ; 152         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys_sgdma_command_fifo                                           ; cinnabon_qsys ;
;             |scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|                                                                                                         ; 11 (0)              ; 8 (0)                     ; 152         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo                                                                     ; work          ;
;                |scfifo_8k31:auto_generated|                                                                                                                                ; 11 (0)              ; 8 (0)                     ; 152         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated                                                                                                                                                                                                                                                                                                                                                           ; scfifo_8k31                                                                ; work          ;
;                   |a_dpfifo_fq31:dpfifo|                                                                                                                                   ; 11 (9)              ; 8 (6)                     ; 152         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo                                                                                                                                                                                                                                                                                                                                      ; a_dpfifo_fq31                                                              ; work          ;
;                      |altsyncram_ndh1:FIFOram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 152         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram                                                                                                                                                                                                                                                                                                              ; altsyncram_ndh1                                                            ; work          ;
;                      |cntr_2s7:usedw_counter|                                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_2s7:usedw_counter                                                                                                                                                                                                                                                                                                               ; cntr_2s7                                                                   ; work          ;
;                      |cntr_mrb:wr_ptr|                                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr                                                                                                                                                                                                                                                                                                                      ; cntr_mrb                                                                   ; work          ;
;          |cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|                                                                                     ; 4 (4)               ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys_sgdma_command_grabber                                        ; cinnabon_qsys ;
;          |cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|                                                                                 ; 39 (0)              ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_sgdma_desc_address_fifo                                      ; cinnabon_qsys ;
;             |scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|                                                                                               ; 39 (0)              ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                     ; work          ;
;                |a_fffifo:subfifo|                                                                                                                                          ; 39 (3)              ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                                                                 ; a_fffifo                                                                   ; work          ;
;                   |a_fefifo:fifo_state|                                                                                                                                    ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                                                             ; a_fefifo                                                                   ; work          ;
;                   |lpm_counter:rd_ptr|                                                                                                                                     ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                                                              ; lpm_counter                                                                ; work          ;
;                      |cntr_qef:auto_generated|                                                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qef:auto_generated                                                                                                                                                                                                                                                                                                      ; cntr_qef                                                                   ; work          ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                               ; 0 (0)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                                                        ; lpm_ff                                                                     ; work          ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                               ; 0 (0)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                                                        ; lpm_ff                                                                     ; work          ;
;                   |lpm_ff:output_buffer|                                                                                                                                   ; 0 (0)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                                                            ; lpm_ff                                                                     ; work          ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                          ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                                                                   ; lpm_mux                                                                    ; work          ;
;                      |mux_l0d:auto_generated|                                                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_l0d:auto_generated                                                                                                                                                                                                                                                                                            ; mux_l0d                                                                    ; work          ;
;          |cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|                                                                                                       ; 287 (287)           ; 125 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys_sgdma_m_read                                                 ; cinnabon_qsys ;
;          |cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|                                                                                               ; 45 (12)             ; 101 (77)                  ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                               ; cinnabon_qsys_sgdma_m_readfifo                                             ; cinnabon_qsys ;
;             |cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|                                                                      ; 33 (0)              ; 24 (0)                    ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys_sgdma_m_readfifo_m_readfifo                                  ; cinnabon_qsys ;
;                |scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|                                                                                               ; 33 (0)              ; 24 (0)                    ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                           ; scfifo                                                                     ; work          ;
;                   |scfifo_1741:auto_generated|                                                                                                                             ; 33 (0)              ; 24 (0)                    ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated                                                                                                                                                                                                                                                                ; scfifo_1741                                                                ; work          ;
;                      |a_dpfifo_8d41:dpfifo|                                                                                                                                ; 33 (19)             ; 24 (10)                   ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo                                                                                                                                                                                                                                           ; a_dpfifo_8d41                                                              ; work          ;
;                         |altsyncram_peh1:FIFOram|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram                                                                                                                                                                                                                   ; altsyncram_peh1                                                            ; work          ;
;                         |cntr_6s7:usedw_counter|                                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_6s7:usedw_counter                                                                                                                                                                                                                    ; cntr_6s7                                                                   ; work          ;
;                         |cntr_prb:rd_ptr_msb|                                                                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_prb:rd_ptr_msb                                                                                                                                                                                                                       ; cntr_prb                                                                   ; work          ;
;                         |cntr_qrb:wr_ptr|                                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr                                                                                                                                                                                                                           ; cntr_qrb                                                                   ; work          ;
;          |cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|                                                                                                     ; 177 (140)           ; 174 (171)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys_sgdma_m_write                                                ; cinnabon_qsys ;
;             |byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|                                          ; 37 (0)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma                                                                                                                                                                                                                                                                                                                                 ; byteenable_gen_which_resides_within_cinnabon_qsys_sgdma                    ; cinnabon_qsys ;
;                |sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM|                                                  ; 37 (18)             ; 3 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM                                                                                                                                                                                                                        ; sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma     ; cinnabon_qsys ;
;                   |thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM|                                             ; 11 (11)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM                                                                                                             ; thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma     ; cinnabon_qsys ;
;                   |thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:upper_thirty_two_bit_byteenable_FSM|                                             ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:upper_thirty_two_bit_byteenable_FSM                                                                                                             ; thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma     ; cinnabon_qsys ;
;          |cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|                                                                                 ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys_sgdma_status_token_fifo                                      ; cinnabon_qsys ;
;             |scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|                                                                                               ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                     ; work          ;
;                |scfifo_pi31:auto_generated|                                                                                                                                ; 11 (0)              ; 8 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated                                                                                                                                                                                                                                                                                                                                       ; scfifo_pi31                                                                ; work          ;
;                   |a_dpfifo_0p31:dpfifo|                                                                                                                                   ; 11 (9)              ; 8 (6)                     ; 48          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_0p31                                                              ; work          ;
;                      |altsyncram_pah1:FIFOram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram                                                                                                                                                                                                                                                                                          ; altsyncram_pah1                                                            ; work          ;
;                      |cntr_2s7:usedw_counter|                                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_2s7:usedw_counter                                                                                                                                                                                                                                                                                           ; cntr_2s7                                                                   ; work          ;
;                      |cntr_mrb:wr_ptr|                                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|cntr_mrb:wr_ptr                                                                                                                                                                                                                                                                                                  ; cntr_mrb                                                                   ; work          ;
;          |cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|                                                                                             ; 19 (0)              ; 12 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; cinnabon_qsys_sgdma_stream_fifo                                            ; cinnabon_qsys ;
;             |scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|                                                                                                           ; 19 (0)              ; 12 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                     ; work          ;
;                |scfifo_5j31:auto_generated|                                                                                                                                ; 19 (0)              ; 12 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; scfifo_5j31                                                                ; work          ;
;                   |a_dpfifo_cp31:dpfifo|                                                                                                                                   ; 19 (14)             ; 12 (7)                    ; 272         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_cp31                                                              ; work          ;
;                      |altsyncram_hbh1:FIFOram|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 272         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram                                                                                                                                                                                                                                                                                                                  ; altsyncram_hbh1                                                            ; work          ;
;                      |cntr_3s7:usedw_counter|                                                                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_3s7:usedw_counter                                                                                                                                                                                                                                                                                                                   ; cntr_3s7                                                                   ; work          ;
;                      |cntr_mrb:rd_ptr_msb|                                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_mrb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                      ; cntr_mrb                                                                   ; work          ;
;                      |cntr_nrb:wr_ptr|                                                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_nrb:wr_ptr                                                                                                                                                                                                                                                                                                                          ; cntr_nrb                                                                   ; work          ;
;    |heart_beat:heart_beat_clk50|                                                                                                                                           ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|heart_beat:heart_beat_clk50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; heart_beat                                                                 ; work          ;
;    |ramwriter:rw0|                                                                                                                                                         ; 104 (104)           ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cinnabon|ramwriter:rw0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; ramwriter                                                                  ; work          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 16384        ; 64           ; 16384        ; 64           ; 1048576 ; cinnabon_qsys_onchip_memory.hex ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; 8            ; 32           ; --           ; --           ; 256     ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Single Port      ; 8            ; 32           ; --           ; --           ; 256     ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 16           ; 82           ; 16           ; 82           ; 1312    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 66           ; 512          ; 66           ; 33792   ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 16           ; 57           ; 16           ; 57           ; 912     ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 16           ; 66           ; 16           ; 66           ; 1056    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160     ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 64           ; 99           ; 64           ; 99           ; 6336    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 16           ; 99           ; 16           ; 99           ; 1584    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16      ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208     ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 69           ; 32           ; 69           ; 2208    ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48      ; None                            ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 4            ; 69           ; 4            ; 69           ; 276     ; None                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                        ; IP Include File    ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0                                                                                                                                                                                                             ; cinnabon_qsys.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_irq_mapper:irq_mapper                                                                                                                                                                         ; cinnabon_qsys.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                          ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter                                                                                                ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator                                                                                                 ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent                                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo                                                                                                          ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router                                                                                                             ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_002                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_004                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux_003                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux_004                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent                                                                                                    ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator                                                                                          ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter                                                                                      ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_rsp_width_adapter                                                                                      ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator                                                                                         ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent                                                                                                             ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter                                                                                                        ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent                                                                                                            ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator                                                                                                  ; cinnabon_qsys.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0     ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent                                                                                                             ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter                                                                                                        ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent                                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo                                                                                                          ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter                                                                                                 ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter                                                                                                 ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router                                                                                                             ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_002                                                                                                     ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                           ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent                                                                                                                 ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo                                                                                                            ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator                                                                                                       ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory                                                                                                                                                                   ; cinnabon_qsys.qsys ;
; Altera ; altera_pcie_hard_ip             ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip                                                                                                                                                                               ; cinnabon_qsys.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller                                                                                                                                        ; cinnabon_qsys.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                      ; cinnabon_qsys.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                  ; cinnabon_qsys.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                  ; cinnabon_qsys.qsys ;
; Altera ; altera_avalon_sgdma             ; 18.1    ; N/A          ; N/A          ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma                                                                                                                                                                                   ; cinnabon_qsys.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                          ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                          ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                          ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                                                                                  ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                                                                                   ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                                                                                   ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 0                                                                                                                   ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 1                                                                                                                   ;
+---------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+------------------------------------------------------------------------------+
; Name                            ; avalon_state_reg.CRA_PIPE ; avalon_state_reg.CRA_READ_ACK ; avalon_state_reg.CRA_READ_WAIT ; avalon_state_reg.CRA_READ_FIRST ; avalon_state_reg.CRA_WRITE_ACK ; avalon_state_reg.CRA_IDLE                                                    ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+------------------------------------------------------------------------------+
; avalon_state_reg.CRA_IDLE       ; 0                         ; 0                             ; 0                              ; 0                               ; 0                              ; 0                                                                            ;
; avalon_state_reg.CRA_WRITE_ACK  ; 0                         ; 0                             ; 0                              ; 0                               ; 1                              ; 1                                                                            ;
; avalon_state_reg.CRA_READ_FIRST ; 0                         ; 0                             ; 0                              ; 1                               ; 0                              ; 1                                                                            ;
; avalon_state_reg.CRA_READ_WAIT  ; 0                         ; 0                             ; 1                              ; 0                               ; 0                              ; 1                                                                            ;
; avalon_state_reg.CRA_READ_ACK   ; 0                         ; 1                             ; 0                              ; 0                               ; 0                              ; 1                                                                            ;
; avalon_state_reg.CRA_PIPE       ; 1                         ; 0                             ; 0                              ; 0                               ; 0                              ; 1                                                                            ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------+
; Name                           ; txrp_state.TXRP_RESET ; txrp_state.TXRP_WAIT ; txrp_state.TXRP_STREAM ; txrp_state.TXRP_FIFO_PREFETCH1 ; txrp_state.TXRP_FIFO_PREFETCH0 ; txrp_state.TXRP_IDLE                                                    ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------+
; txrp_state.TXRP_IDLE           ; 0                     ; 0                    ; 0                      ; 0                              ; 0                              ; 0                                                                       ;
; txrp_state.TXRP_FIFO_PREFETCH0 ; 0                     ; 0                    ; 0                      ; 0                              ; 1                              ; 1                                                                       ;
; txrp_state.TXRP_FIFO_PREFETCH1 ; 0                     ; 0                    ; 0                      ; 1                              ; 0                              ; 1                                                                       ;
; txrp_state.TXRP_STREAM         ; 0                     ; 0                    ; 1                      ; 0                              ; 0                              ; 1                                                                       ;
; txrp_state.TXRP_WAIT           ; 0                     ; 1                    ; 0                      ; 0                              ; 0                              ; 1                                                                       ;
; txrp_state.TXRP_RESET          ; 1                     ; 0                    ; 0                      ; 0                              ; 0                              ; 1                                                                       ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                         ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                            ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                            ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                            ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                            ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                                                     ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm ;
+---------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; rst_ctrl_sm~5 ; rst_ctrl_sm~4                                                                                                                                       ;
+---------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_ctrl_sm.strobe_txpll_locked ; 0             ; 0                                                                                                                                                   ;
; rst_ctrl_sm.idle                ; 0             ; 1                                                                                                                                                   ;
; rst_ctrl_sm.stable_tx_pll       ; 1             ; 1                                                                                                                                                   ;
; rst_ctrl_sm.wait_state          ; 1             ; 0                                                                                                                                                   ;
+---------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cinnabon|ramwriter:rw0|current_state                                                                                                          ;
+---------------------------+--------------------------+-------------------------+---------------------------+--------------------------+------------------------+
; Name                      ; current_state.WAIT_STATE ; current_state.END_WRITE ; current_state.START_WRITE ; current_state.INIT_STATE ; current_state.STOP_ALL ;
+---------------------------+--------------------------+-------------------------+---------------------------+--------------------------+------------------------+
; current_state.INIT_STATE  ; 0                        ; 0                       ; 0                         ; 0                        ; 0                      ;
; current_state.START_WRITE ; 0                        ; 0                       ; 1                         ; 1                        ; 0                      ;
; current_state.END_WRITE   ; 0                        ; 1                       ; 0                         ; 1                        ; 0                      ;
; current_state.WAIT_STATE  ; 1                        ; 0                       ; 0                         ; 1                        ; 0                      ;
; current_state.STOP_ALL    ; 0                        ; 0                       ; 0                         ; 1                        ; 1                      ;
+---------------------------+--------------------------+-------------------------+---------------------------+--------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                          ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                          ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                          ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                      ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                      ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                      ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; yes                                                              ; yes                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 20                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_use_reg                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_use_reg                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94,108]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94,108]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][94]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_chipselect_pre                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator|av_chipselect_pre                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|m_readfifo_data[68]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[0]                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[0,32]                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[1]                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[1,33]                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[2]                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[2,34]                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[64]                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[64,96]                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[65]                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[65,97]                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[66]                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[66,98]                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[208..223]                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|status_reg[0..6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|control_reg[31]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ltssm_detect                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[1..7]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[4]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[5]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[5]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[5]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[6]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[7]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[7]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[7]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[6]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[6]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[6]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[5]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[5]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[5]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[4]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[4]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[4]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[3]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[3]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[2]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[1]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[1]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[1]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[0]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[0..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[0..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|reconfig_togxb_busy_reg[0]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[0..2]                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q1                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q2                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciMstrWritePndg_q1             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciMstrWritePndg_q2             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q2              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q1              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptImpl_sig[24..31]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptImpl_sig[0..23]          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[24..31]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[16..23]         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[0..15]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q2                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q1                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q2                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q1                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|mailbox1_reg[0..31]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|mailbox1_reg[0..31]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmd_reg[0..4,7]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|dw_len_reg[9]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_tlp_reg[0..65]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[32]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[32]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[33]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[33]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[34]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[34]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[35]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[35]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[36]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[36]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[37]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[37]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[38]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[38]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[39]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[39]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[40]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[40]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[41]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[41]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[42]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[42]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[43]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[43]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[44]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[44]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[45]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[45]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[46]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[46]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[47]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[47]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[48]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[48]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[49]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[49]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[50]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[50]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[50]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[51]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[51]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[51]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[52]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[52]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[52]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[53]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[53]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[53]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[54]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[54]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[54]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[55]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[55]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[55]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[56]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[56]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[56]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[57]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[57]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[57]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[58]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[58]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[58]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[59]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[59]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[59]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[60]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[60]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[60]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[61]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[61]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[61]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[62]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[62]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[62]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[63]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[63]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[63]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[98]                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[8..10]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|max_bytes_sent_reg[0..6,9,10]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[31..63]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|pci_address_space[0,1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[31..63]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrSpace_o[0]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[72]                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[3,8,12]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[10]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[81]                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                                                                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                                                                                                         ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_dest_id[1,2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|reconfig_togxb_busy_reg[1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[6]                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[67]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..2,4..9]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[65]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_endofpacket                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_channel[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_endofpacket                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_channel[0]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][94]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxanalogreset_r                                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[0..19]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|fixedclk_div[0]                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[64,65,96,97]                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[24..31]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[0..15,24..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|laddf_bytes_mask_reg[3]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_r                                                                                                                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[0]                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent|hold_waitrequest                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent|hold_waitrequest                                                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent|hold_waitrequest                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent|hold_waitrequest                                                                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent|hold_waitrequest                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent|hold_waitrequest                                                                                                                                ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent|hold_waitrequest                                                                                            ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent|hold_waitrequest                                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|waitrequest_reset_override                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent|hold_waitrequest                                                                                                                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|waitrequest_reset_override                                                                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|waitrequest_reset_override                                                                                                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent|hold_waitrequest                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|rstn_r                                                                                                                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_r                                                                                                                ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[0]                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                 ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]                ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[0]                                                                                                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[1]                                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[4..6]                                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[7]                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[0]                                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[1]                                                                                            ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byteen_reg[4..6]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byteen_reg[7]                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                 ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter|last_channel[1]                                                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter|last_dest_id[0]                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][108]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][106]                                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][107]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][107]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][87]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][108]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][107]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][106]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][107]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byteen_field[0,1]                                                                                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byteen_field[2]                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[59]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_channel[0]                                                                                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byteen_field[3]                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[5,6]                                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[35]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[4]                                                                                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[36]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[3]                                                                                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[58]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[7..9]                                                                                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[0]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_byte_cnt_field[0,1]                                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[60]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[33]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[34]                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byteen_field[2]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_channel[0]                                                                                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byteen_field[0,1]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byteen_field[3]                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[58]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[26]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[3]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[0,8,18]                                                                                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[60]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[10,12,19,22]                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[33]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[9]                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[0]                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[5,23,25]                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[1]                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[4,5]                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[34]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[1,15,20]                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[59]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[2,21]                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[0,1]                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[3,13,14,16,17]                                                                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[7]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[7]                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[6]                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[4]                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_byte_cnt_field[8,9]                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[11]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[36]                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[6,24,27..30]                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[130]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[131]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][112]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][110]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][112]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[0,1]                                                                                                                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[2]                                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[47]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[47]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[46]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[46]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[45]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[45]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[44]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[44]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[43]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[43]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[42]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[42]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[41]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[41]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[40]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[40]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[39]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[39]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[38]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[38]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[37]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[37]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[36]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[36]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[35]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[35]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[34]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[34]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[33]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[33]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|write_command_data[32]                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|read_command_data[32]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|delayed_run                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|delayed_run   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|crst0                                                                                                                                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[0]                                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_r                                                                                                                ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|rstn_rr                                                                                                                                      ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[1]                                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rr                                                                                                                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|crst                                                                                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[7]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[7]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[6]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[6]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[5]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[5]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[4]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[4]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[3]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[3]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[2]                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[2]    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[1]                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[1]                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[2]                                                                                        ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[2]                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][130]                                                                                                                                      ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][131]                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[47]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[47]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[46]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[46]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[45]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[45]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[44]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[44]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[43]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[43]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[42]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[42]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[41]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[41]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[40]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[40]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[39]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[39]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[38]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[38]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[37]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[37]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[36]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[36]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[35]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[35]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[34]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[34]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[33]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[33]                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|read_command_data_reg[32]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|write_command_data_reg[32]                                                                                                      ;
; ramwriter:rw0|r_data_word1[15]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[13]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word2[15]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[13]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word3[15]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[13]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word4[15]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[13]                                                                                                                                                                                                            ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][87]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][108]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][106]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][106]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][108]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][107]                                                                                                                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][106]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][106]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                   ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_dest_id[0]                                                                                                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_channel[1]                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][131]                                                                                                                                      ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][130]                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]         ;
; ramwriter:rw0|r_data_word1[14]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[12]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word2[14]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[12]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word3[14]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[12]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word4[14]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[12]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word1[13]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[11]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word2[13]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[11]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word3[13]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[11]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word4[13]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[11]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word1[12]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[10]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word2[12]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[10]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word3[12]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[10]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word4[12]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[10]                                                                                                                                                                                                            ;
; ramwriter:rw0|r_data_word1[11]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[9]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[11]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[9]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[11]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[9]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[11]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[9]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[10]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[8]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[10]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[8]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[10]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[8]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[10]                                                                                                                                                                                                                                            ; Merged with ramwriter:rw0|r_address[8]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[9]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[7]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[9]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[7]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[9]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[7]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[9]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[7]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[8]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[6]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[8]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[6]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[8]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[6]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[8]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[6]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[7]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[5]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[7]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[5]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[7]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[5]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[7]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[5]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[6]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[4]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[6]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[4]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[6]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[4]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[6]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[4]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[5]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[3]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[5]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[3]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[5]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[3]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[5]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[3]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[4]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[2]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[4]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[2]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[4]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[2]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[4]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[2]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[3]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[1]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[3]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[1]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[3]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[1]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[3]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[1]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word1[2]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[0]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word2[2]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[0]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word3[2]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[0]                                                                                                                                                                                                             ;
; ramwriter:rw0|r_data_word4[2]                                                                                                                                                                                                                                             ; Merged with ramwriter:rw0|r_address[0]                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                 ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[0]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[0]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[1]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[1]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[2]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[2]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[3]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[3]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[4]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[4]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[5]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[5]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[6]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[6]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[0]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[7]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[1]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[8]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[2]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[9]      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[3]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[10]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[4]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[11]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lbe_reg[0]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_attr_reg[0]          ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[5]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[12]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lbe_reg[1]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_attr_reg[1]          ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[6]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[13]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[7]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[14]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[0]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[15]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[1]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[16]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[2]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[17]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[3]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[18]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[4]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[19]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[5]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[20]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[6]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[21]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[7]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[22]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[8]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[23]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[9]                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[10]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[25]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[11]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[26]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[12]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[27]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[13]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[28]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[14]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[29]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[15]                                          ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[30]     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[0]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[0]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[1]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[1]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[2]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[2]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[3]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[3]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[0]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[4]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[1]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[5]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[2]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[6]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[3]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[7]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[4]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[8]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[5]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[6]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[10] ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[7]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[11] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                             ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                            ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][111]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][112]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][110]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byteen_reg[7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byteen_reg[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][108]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..30]                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..30]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2,3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][112]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_stat_reg                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][108]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][108]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[2..31]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[34]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..31]                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[2..31]                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[35]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..31]                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][110]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_use_reg                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_use_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[0..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[0..7]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[0..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[0..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][104]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,2]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][85]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[0..2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|burstcount_register_lint[0..2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[0,1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][119]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][118]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][117]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][116]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][115]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][114]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][75]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][74]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..2]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0,1]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][75]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][74]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                  ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][113]                                                                                                                                           ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][150]                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]                                      ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[0]  ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                  ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_address_fifo_data[31]                       ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|error                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[13]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][149]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][149]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][149]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_write_sig                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[0]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_FIFO_PREFETCH0                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~4                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~5                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~6                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                                                                                                         ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                                                                                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; ramwriter:rw0|current_state~7                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; ramwriter:rw0|current_state~8                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; ramwriter:rw0|current_state~10                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_FIFO_PREFETCH1                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_RESET                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ws_tmr_eq_0                                                                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_sync_r                                                                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr_short                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[0..19]                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[0..2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~4                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~5                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_IDLE                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[2]                                                                                                                               ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[2]                                                                                           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[2]                                                                                                                                 ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[2]                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[1]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[1]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[2]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[2]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[3]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[3]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[4]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[4]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[5]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[5]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[6]                                     ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[6]   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[7]                                      ; Merged with cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[7]  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[17..31]                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6..31]                                        ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[81..95,113..127]                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][65]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][63]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][62]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][61]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][60]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][59]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][57]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][54]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][53]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][52]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][51]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][50]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][49]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][48]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][47]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][46]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][45]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][62]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][57]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][56]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][55]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][54]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][51]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][50]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14..31]                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[7,8]                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[31]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[30]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[29]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[28]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[27]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[26]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[25]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[24]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[23]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[22]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[20]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[19]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[18]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[17]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[16]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[15]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[14]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[13]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[12]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[11]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                               ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[10]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[9]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[8]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[7]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[6]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][66]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][65]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][64]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][63]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][62]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][61]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][60]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][59]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][57]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][55]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][54]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][53]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][52]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][51]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][50]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][49]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][48]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][47]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][46]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][45]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][44]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][43]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][42]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][41]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][40]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][39]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][56]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][54]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][51]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][50]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[19]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[18]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[17]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[16]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[15]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[14]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17..31]                                ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17..31]                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[15..31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[8]                                      ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[17..31]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                    ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent|hold_waitrequest                                                                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|waitrequest_reset_override                                                                                                                         ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                              ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]           ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0,1]                                       ; Merged with cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]      ;
; Total Number of Removed Registers = 2173                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[31]                                                                                       ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin,                                                                                                    ;
;                                                                                                                                                                                                                                                              ; due to stuck port clear        ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_dest_id[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_dest_id[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|laddf_bytes_mask_reg[3],                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[0],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[0],                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[1],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[1],                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[1],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_cmpr_read,                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_data_field[31],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_cmpr_read,                                                                                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[30],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[28],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[27],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][112],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_endofpacket,                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[31],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[30],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[29],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[28],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[27],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[26],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[25],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[24],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[23],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[22],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[21],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[20],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[19],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[18],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[17],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[16],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[15],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[14],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[13],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[12],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[11],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[10],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[9],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[8],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[7],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[6],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[5],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[4],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[3],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[2],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[1],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_data_field[0],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[31],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[30],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[29],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[28],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[27],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[26],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[25],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[24],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[23],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[22],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[21],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[20],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[19],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[18],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[17],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[16],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[15],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[14],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[13],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[12],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[11],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[10],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[9],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[8],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[7],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[6],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[5],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[4],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[3],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_address_field[2],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_reg_last_field[34],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_endofpacket,                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[31],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[30],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[29],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[28],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[27],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[26],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[25],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[24],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[23],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[22],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[21],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[20],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[19],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[18],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[17],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[16],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[15],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[14],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[13],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[12],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[11],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[10],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[9],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[8],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[7],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[6],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[5],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[4],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[3],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_address_field[2],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_reg_last_field[35],                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][110],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|p0_use_reg,                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|p0_use_reg,                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[31],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[30],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[29],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[28],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[27],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[26],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[25],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[24],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[23],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[22],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[21],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[20],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[19],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[18],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[17],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[16],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[15],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[14],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[13],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[12],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[11],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[10],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[9],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[8],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[7],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[6],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[5],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[4],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[3],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[2],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[1],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|data_reg[0],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[7],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[6],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[5],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[4],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[3],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[2],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[1],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|byteen_reg[0],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[31],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[30],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[29],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[28],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[27],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[26],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[25],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[24],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[23],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[22],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[21],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[20],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[19],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[18],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[17],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[16],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[15],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[14],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[13],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[12],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[11],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[10],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[9],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[8],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[7],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[6],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[5],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[4],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[3],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[2],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[1],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|data_reg[0],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[7],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[6],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[5],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[4],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[3],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[2],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[1],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|byteen_reg[0],                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][104],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][85],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][85],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[2],                                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[1],                                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[0],                                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|burstcount_register_lint[2],                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|burstcount_register_lint[1],                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|burstcount_register_lint[0],                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[1],                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[0],                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[1],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[0],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[10],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][119],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][118],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][117],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][116],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][115],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][114],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][75],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][74],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][75],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][74],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][112],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][111],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[1],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][112],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][111],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[1],                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[0],                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[13],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][149],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[8][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][149],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[7][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[6][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[5][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[4][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[3][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[2][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[1][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem[0][149],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_write_sig,                                                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[0],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                              ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[28],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[27],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[26],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[25],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[24],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[23],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[22],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[21],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[20],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[19],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[18],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[17],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[16],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[15],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[14],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[13],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[12],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[11],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[10],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[15],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[16],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[17],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[18],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[19],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[20],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[21],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[22],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[23],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[24],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[25],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[26],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[27],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[28],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[29]                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_use_reg                                                                                                                        ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                       ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_channel[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_channel[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][94],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][108],                                                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][85],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][75],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][74],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][39]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_use_reg                                                                                                                      ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                     ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][94],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[31],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[29],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[28],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[27],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[26],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[25],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[24],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[23],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[22],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[21],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[20],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[19],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[18],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[17],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[16],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[15],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[14],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[13],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[12],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[11],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[10],                                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[9],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[8],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[7],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[6],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[5],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[4],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[3],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[2],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[1],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_data_field[0],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][94],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][108],                                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][85],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][75],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][74],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][39],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][39]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                       ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[17],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[18],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[19],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[20],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[21],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[22],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[23],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[24],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[25],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[26],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[27],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[28],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[29],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[30],                                                                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[31]                                                                                                                ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                      ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                    ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[31], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[30], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[29], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[28], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[27], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[26], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[25], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[24], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[31], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[30], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[29], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[28], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[27], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[26], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[25], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[24], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[31],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[30],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ws_tmr_eq_0                                                                                  ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr_short,                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[15],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[16],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[17],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[10],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[19],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[18],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[9],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[8],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[0],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[1],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[2],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[3],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[4],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[5],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[6],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[7],                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[11],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[12],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[13],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[14],                                                                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr,                                                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~4,                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~5                                                                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                        ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                      ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[31],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[30],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[29],                             ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[95],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[127],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[94],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[126],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[93],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[125],                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[31],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[30],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|address_reg[29],                                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[30],                                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[31]                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[1]                                                                                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[7],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[7],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[7],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[6],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[6],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[6],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[5],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[5],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[5],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[4],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[4],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[4],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[3],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[3],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[3],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[2],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[2],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[2],                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[1],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[1],                                                                                                 ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[1]                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[6]                                                                                        ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[29],                                                                                          ;
;                                                                                                                                                                                                                                                              ; due to stuck port clear        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[28],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[15],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[14],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[13],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[12],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[11],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[10],                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[9],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[8],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[7],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[6],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[5],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[4],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[3],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[2],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[1],                                                                                           ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0]                                                                                            ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator|av_chipselect_pre                                                                                                                   ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[15], ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[14], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[13], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[12], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[11], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[10], ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[9],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[8],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[7],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[6],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[5],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[4],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[3],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[2],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[1],  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[0]   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_chipselect_pre                                                                                                                     ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[0],                      ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[32],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[1],                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[33],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[2],                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[34],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[64],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[96],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[65],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[97],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[66],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[98],                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|control_reg[31],              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|error                         ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                 ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                        ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                      ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                    ;
;                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[7]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[7],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[7],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[7],                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[0],                                                                                                         ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[19],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[17],                                                                                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[1]                                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][59]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][59],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[23]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][60]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][60],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[24]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][61]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][61],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[25]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][52]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][52],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[16]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[0]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[0],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[0],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[0],                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[0]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[1]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[1],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[1],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[1],                                                                                                      ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[1]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][53]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][53],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[17]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][55]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][55],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[19]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][56]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][56],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[20]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][63]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][63],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[27]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][64]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][64],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[28]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][57]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][57],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[21]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][58]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][58],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[22]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][54]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][54],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[18]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST,                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST,                                                                                          ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST,                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                        ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][50]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][50],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[14]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][51]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][51],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                   ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[15]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[0]                                                                                               ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[0],                                                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[0],                                                                                                ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[0]                                                                                              ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[2]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[2],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[2],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[2]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[3]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[3],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[3],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[3]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[4]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[4],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[4],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[4]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][65]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][65],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                     ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31],                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31],                    ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_address_fifo_data[31]              ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[63]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[63],                          ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[67],                                                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[65]                                                                ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][62]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][62],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[26]                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[5]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[5],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[5],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[5]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[6]                                                                                             ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[6],                                                                                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[6],                                                                                              ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[6]                                                                                                       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][66]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][66],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_sync_r                                                                         ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[2],                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[1],                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[0]                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][67]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][67],                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[25]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[89],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[121]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[24]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[88],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[120]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                                                                                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]                                                                                                                             ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[0]       ; Stuck at VCC                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[1],          ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_stat_reg         ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[22]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[86],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[118]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[21]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[85],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[117]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[20]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[84],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[116]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[19]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[83],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[115]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[32]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[32],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[32]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[33]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[33],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[33]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[34]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[34],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[34]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[35]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[35],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[35]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[36]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[36],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[36]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[37]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[37],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[37]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[38]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[38],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[38]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[39]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[39],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[39]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[40]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[40],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[40]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[41]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[41],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[41]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[42]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[42],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[42]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[43]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[43],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[43]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[44]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[44],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[44]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[45]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[45],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[45]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[46]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[46],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[46]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[47]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[47],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[47]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[18]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[82],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[114]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[49]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[49],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[49]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[50]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[50],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[50]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[51]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[51],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[51]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[52]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[52],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[52]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[53]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[53],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[53]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[54]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[54],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[54]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[55]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[55],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[55]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[56]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[56],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[56]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[57]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[57],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[57]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[58]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[58],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[58]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[59]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[59],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[59]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[60]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[60],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[60]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[61]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[61],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[61]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[62]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[62],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[62]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[63]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[63],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[63]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[17]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[81],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[113]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[23]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[87],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[119]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[48]                                                            ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[48],                                                                                            ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[48]                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                                                                                           ; Stuck at VCC                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle,                                                                                                 ;
;                                                                                                                                                                                                                                                              ; due to stuck port preset       ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                 ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                          ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST,                                                                                       ;
;                                                                                                                                                                                                                                                              ; due to stuck port clear        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                    ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST,                                                                                         ;
;                                                                                                                                                                                                                                                              ; due to stuck port clear        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                          ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[28]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[92],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[124]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[27]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[91],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[123]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[26]                          ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[90],                               ;
;                                                                                                                                                                                                                                                              ;                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[122]                               ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]                                      ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                    ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108]                                    ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][108]                                                                                                                                  ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q2         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[6]           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q2 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q1     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q2       ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q1           ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q2        ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q1            ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|reconfig_togxb_busy_reg[0]              ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|fixedclk_div[0]                             ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[62]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[62]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[40]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[40]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[41]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[41]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[31]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[31]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|pci_address_space[0]                ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrSpace_o[0]                       ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[12]                              ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[9]                                   ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[36]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[36]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[34]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[34]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[35]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[35]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[37]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[37]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[38]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[38]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[39]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[39]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[33]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[33]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[32]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[32]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_RESET                          ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_IDLE                               ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[42]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[42]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[43]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[43]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[44]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[44]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[45]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[45]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[46]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[46]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[47]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[47]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[48]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[48]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[49]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[49]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[50]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[50]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[51]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[51]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[52]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[52]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[53]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[53]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[54]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[54]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[55]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[55]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[56]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[56]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[58]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[58]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[59]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[59]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[60]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[60]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[61]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[61]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][49]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][49]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][48]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][48]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][47]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][47]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][46]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][46]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][45]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][45]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][44]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][44]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][43]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][43]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][42]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][42]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][41]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][41]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[0][40]                                                                                                                               ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem[1][40]                                                                                                                                   ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][67]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][62]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][62]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][61]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][61]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[57]                         ; Stuck at GND                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[57]                           ;
;                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                  ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][57]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][56]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][56]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][55]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][55]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][54]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][54]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][51]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][51]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][50]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][50]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][49]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][49]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][48]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][48]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][47]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][47]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][46]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][46]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][45]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][44]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][44]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][43]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][43]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][42]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][42]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][41]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][41]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][40]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][40]                                                                                                                                     ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[8]                                ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[7]                                    ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                 ; Lost Fanouts                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4420  ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 289   ;
; Number of registers using Asynchronous Clear ; 4165  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3098  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                    ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                    ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; 48      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                              ; 60      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Cra_lirqn                                             ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]                                                           ; 3       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                             ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                           ; 22      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                  ; 3       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                  ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent|hold_waitrequest                                                                                                                                                               ; 11      ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                       ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                     ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[1]                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[0]                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[3]                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[2]                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[4]                                                         ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[5]                                                         ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; 465     ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; 3       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[8]                                                         ; 4       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                     ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[0]                                                                                                                                                                            ; 11      ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                     ; 3       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[8]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[9]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[0]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[1]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[3]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[2]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[4]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[5]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[6]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[7]                                                           ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                    ; 2       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                  ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                  ; 4       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                     ; 2       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                     ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[7]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[6]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[5]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[4]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[3]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[2]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[1]                                                                 ; 2       ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[0]                                                                 ; 2       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                 ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                              ; 2       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                 ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; 1       ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; 8       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; 1       ;
; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 84                                                                                                                                                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                 ; Action           ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10                     ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register~73                                                                                                                     ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|burstcount_register_lint~16                                                                                                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]_OTERM183                                                          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]_OTERM181                                                          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]_OTERM179                                                          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]_OTERM177                                                          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                 ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_RESYN294_BDD295                                                                 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[2]~3                                                                                                                    ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[2]~4                                                                                                                    ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[2]~4_RESYN330_BDD331                                                                                                    ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|WideOr1~0                                                                                                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|WideOr1~0_RESYN300_BDD301                                                                                                                 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_valid~1                                                                                                                               ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0                                                      ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]_OTERM245                                   ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]_OTERM247                                   ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]_OTERM249                                   ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]_OTERM251                                   ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1                                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8                           ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0                                                        ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1                                                ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~10                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|Add2~0                                                                                                                                    ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|Add2~1                                                                                                                                    ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[3]_OTERM157                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[3]~42                                                                                                                    ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[4]_OTERM159                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[5]_OTERM161                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[6]_OTERM293                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[7]_OTERM277                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[8]_OTERM279                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[9]_OTERM281                                                                                                              ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[10]_OTERM283                                                                                                             ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[11]_OTERM285                                                                                                             ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[12]_OTERM287                                                                                                             ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[13]_OTERM291                                                                                                             ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[14]_OTERM289                                                                                                             ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register~78                                                                                                                       ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[3]_OTERM175                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[3]~15                                                                                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[4]_OTERM261                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[5]_OTERM265                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[6]_OTERM257                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[7]_OTERM253                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[8]_OTERM273                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint[9]_OTERM269                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|burstcount_register_lint~34                                                                                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|combi_burst_addr_reg[3]~0                                                                                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|combi_burst_addr_reg[3]~1                                                                                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]_OTERM173                                                               ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]_OTERM171                                                               ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]_OTERM169                                                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]_OTERM167                                                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]_OTERM165                                                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]_OTERM163                                                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                        ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                        ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_RESYN296_BDD297                                                                        ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|Add1~0                                                                                                                                    ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[3]_OTERM155                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[4]_OTERM153                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[5]_OTERM151                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[6]_OTERM149                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[7]_OTERM147                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[8]_OTERM145                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[9]_OTERM143                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|Add2~1                                                                                                                   ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer~27                                                                                                       ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector29~10                 ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector29~11                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector29~11_RESYN334_BDD335 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add0~1                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add1~0                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add2~1                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add2~20                                           ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add3~1                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add4~1                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Selector7~2                                       ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Selector7~3                                       ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Selector7~3_RESYN298_BDD299                       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~0                                 ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~1                                 ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~2                                 ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~3                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~3_RESYN302_BDD303                 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~3_RESYN304_BDD305                 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|first_qword_reg~3_RESYN306_BDD307                 ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[1]~6                                ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[2]_OTERM263                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[3]_OTERM267                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[4]_OTERM259                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[5]_OTERM255                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[6]_OTERM275                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[7]_OTERM271                         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[0]~19                           ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1]~18                           ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size~21                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size~22                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size~22_RESYN316_BDD317              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|Add2~1                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|Add4~0                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|Add5~1                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|Add6~1                                                 ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|CplBuffRdAddr_o[0]~1                                   ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr~19                                        ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[1]~15                                   ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[16]~49                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[17]~52                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[18]~55                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[19]~58                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[23]~73                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[24]~76                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[26]~82                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[28]~88                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[31]~91                             ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[51]~140                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[52]~143                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[53]~146                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[54]~149                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[55]~152                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[56]~155                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[57]~158                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[58]~161                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[59]~164                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[60]~167                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[61]~170                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[62]~173                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in[63]~176                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr~10                                         ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~0                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~1                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~2                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~3                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~4                                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~4_RESYN308_BDD309                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~4_RESYN310_BDD311                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~4_RESYN312_BDD313                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Equal18~4_RESYN314_BDD315                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|TxReqHeader_o[93]~16                                   ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|dw_size[8]~2                                           ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]_OTERM77                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]~35                                      ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[1]_OTERM79                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[2]_OTERM81                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[3]_OTERM83                                 ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add2~1                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~1                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~4                                               ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~7                                               ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~10                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~13                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~16                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~19                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~22                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add6~25                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add7~1                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add9~1                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add9~5                                               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add9~17                                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Add10~1                                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg~21                                     ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[2]~19                          ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]_NEW54_RESYN350_BDD351       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]_OTERM55                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]~17                          ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[4]_NEW52_RESYN348_BDD349       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[4]_OTERM53                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[5]_NEW50_RESYN346_BDD347       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[5]_OTERM51                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[6]_NEW48_RESYN344_BDD345       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[6]_OTERM49                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]_NEW46_RESYN342_BDD343       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]_OTERM47                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[8]_NEW44_RESYN340_BDD341       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[8]_OTERM45                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[9]_NEW42_RESYN338_BDD339       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[9]_OTERM43                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[10]_NEW40_RESYN336_BDD337      ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[10]_OTERM41                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|Add2~1                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|csr_irq~7                         ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[2]_OTERM57          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[2]~31               ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[3]_OTERM75          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[4]_OTERM73          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[5]_OTERM71          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[6]_OTERM69          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[7]_OTERM65          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[8]_OTERM63          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[9]_OTERM61          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[10]_OTERM59         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[11]_OTERM67         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[12]_OTERM39         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[13]_OTERM37         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[14]_OTERM35         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[15]_OTERM33         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[16]_OTERM31         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[17]_OTERM29         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[18]_OTERM27         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[19]_OTERM25         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[20]_OTERM23         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[21]_OTERM21         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[22]_OTERM19         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[23]_OTERM17         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[24]_OTERM15         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[25]_OTERM13         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[26]_OTERM11         ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[27]_OTERM9          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[28]_OTERM7          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[29]_OTERM5          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[30]_OTERM3          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_address[31]_OTERM1          ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|posted_desc_counter~1                       ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|posted_desc_counter~1_RESYN332_BDD333       ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|Add5~56                                                                                                                                                         ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|Add8~0                                                                                                                                                          ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]_OTERM115                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]~30                                                                                                                                            ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[4]_OTERM117                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[5]_OTERM119                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[6]_OTERM121                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[7]_OTERM123                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[8]_OTERM125                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[9]_OTERM127                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[10]_OTERM129                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[11]_OTERM131                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[12]_OTERM133                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[13]_OTERM135                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[14]_OTERM137                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[15]_OTERM139                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[16]_OTERM141                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[17]_OTERM243                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[18]_OTERM241                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[19]_OTERM239                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[20]_OTERM237                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[21]_OTERM235                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22]_OTERM233                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23]_OTERM231                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[24]_OTERM229                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25]_OTERM227                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26]_OTERM225                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[27]_OTERM223                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[28]_OTERM221                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[29]_OTERM219                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[30]_OTERM217                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[31]_OTERM215                                                                                                                                     ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]_OTERM113                                                                                                                                        ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~13                                                                                                                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~14                                                                                                                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~16                                                                                                                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~17                                                                                                                                              ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~18                                                                                                                                              ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~18_RESYN318_BDD319                                                                                                                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~18_RESYN320_BDD321                                                                                                                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~18_RESYN322_BDD323                                                                                                                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]~18_RESYN324_BDD325                                                                                                                              ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]~16                                                                                                                                ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]~17                                                                                                                                ; Deleted          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]~18                                                                                                                                ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]~18_RESYN326_BDD327                                                                                                                ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]~18_RESYN328_BDD329                                                                                                                ; Created          ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[3]_OTERM85                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[3]~30                                                                                                                                         ; Modified         ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[4]_OTERM87                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[5]_OTERM89                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[6]_OTERM91                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[7]_OTERM93                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[8]_OTERM95                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[9]_OTERM97                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[10]_OTERM99                                                                                                                                   ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[11]_OTERM101                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[12]_OTERM103                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[13]_OTERM105                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[14]_OTERM107                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[15]_OTERM109                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[16]_OTERM111                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[17]_OTERM213                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[18]_OTERM211                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[19]_OTERM209                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[20]_OTERM207                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[21]_OTERM205                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[22]_OTERM203                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[23]_OTERM201                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[24]_OTERM199                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[25]_OTERM197                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[26]_OTERM195                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[27]_OTERM193                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[28]_OTERM191                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[29]_OTERM189                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[30]_OTERM187                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_address[31]_OTERM185                                                                                                                                  ; Retimed Register ; Timing optimization ;
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|comb~6                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; ramwriter:rw0|Add0~1                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; ramwriter:rw0|Add0~83                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                ; Megafunction                                                                                                                                                                                                                                  ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler[144..151,176..183,208..215,240..247] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byteen_reg[1]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[2]                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[5]                                                                                                         ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|data_reg[26]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[2]                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[9]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[0]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_eop_out_reg                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[2]                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[2]                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|adapter_fifo_write_cntr[3]             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[5]                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[3]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[6]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                    ;
; 3:1                ; 82 bits   ; 164 LEs       ; 164 LEs              ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[92]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|remaining_transactions[14]                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|remaining_transactions[11]                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|burst_counter[8]                       ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[22]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|posted_desc_counter[1]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|received_desc_counter[1]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[90]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]                       ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[31]                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[12]                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[23]                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[14]                                                                                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_left_to_post[12]                                                                                                                   ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[8]                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rd_be_reg[7]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[3]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|transactions_in_queue[3]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|source_stream_empty_hold[2]                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[9]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[3]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[6]                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[8]                  ;
; 16:1               ; 27 bits   ; 270 LEs       ; 54 LEs               ; 216 LEs                ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|csr_readdata[9]   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma|csr_readdata[4]   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[10]                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|received_data_counter[2]                                                                                                                        ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|received_data_counter[13]                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[8]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[96]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[95]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[8]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[8]                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |cinnabon|ramwriter:rw0|clk_ctr[15]                                                                                                                                                                                                                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[17]            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[25]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[50]            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[51]            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[21]            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[3]             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[10]            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[35]            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[12]            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[46]            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[37]            ;
; 134:1              ; 4 bits    ; 356 LEs       ; 48 LEs               ; 308 LEs                ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]                                                                                                                                 ;
; 134:1              ; 2 bits    ; 178 LEs       ; 22 LEs               ; 156 LEs                ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[3]                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[2]                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[15]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[9]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|RxmByteEnable_2_o[2]              ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|src_channel[0]                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|dw_len[7]                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|Mux3                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Selector11                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Mux15      ;
; 32:1               ; 5 bits    ; 105 LEs       ; 15 LEs               ; 90 LEs                 ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Selector14                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cinnabon|ramwriter:rw0|Selector32                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|Selector3        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_nxt_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cinnabon|ramwriter:rw0|Selector35                                                                                                                                                                                                                             ;
; 29:1               ; 8 bits    ; 152 LEs       ; 152 LEs              ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector3     ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector9     ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector12    ;
; 29:1               ; 3 bits    ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector16    ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector23    ;
; 29:1               ; 3 bits    ; 57 LEs        ; 54 LEs               ; 3 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector25    ;
; 29:1               ; 2 bits    ; 38 LEs        ; 36 LEs               ; 2 LEs                  ; No         ; |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector28    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                                                    ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; rst_ctrl_sm                                                                                                                           ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; Pci_lirqn_q2                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; Pci_lirqn_q1                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset ;
+--------------------------+--------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                                ;
+--------------------------+--------------+------+-------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                                                                                  ;
+--------------------------+--------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramwriter:rw0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; INIT_STATE     ; 000   ; Unsigned Binary                   ;
; START_WRITE    ; 001   ; Unsigned Binary                   ;
; END_WRITE      ; 010   ; Unsigned Binary                   ;
; WAIT_STATE     ; 011   ; Unsigned Binary                   ;
; STOP_ALL       ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; cinnabon_qsys_onchip_memory.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                    ;
; WIDTH_A                            ; 64                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 64                              ; Signed Integer                                             ;
; WIDTHAD_B                          ; 14                              ; Signed Integer                                             ;
; NUMWORDS_B                         ; 16384                           ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 8                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 8                               ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; cinnabon_qsys_onchip_memory.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 16384                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX                   ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_8742                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip ;
+-------------------------------------+----------------------------------+--------------------+
; Parameter Name                      ; Value                            ; Type               ;
+-------------------------------------+----------------------------------+--------------------+
; p_pcie_hip_type                     ; 2                                ; String             ;
; lane_mask                           ; 11111110                         ; Unsigned Binary    ;
; max_link_width                      ; 1                                ; Signed Integer     ;
; millisecond_cycle_count             ; 125000                           ; String             ;
; enable_gen2_core                    ; false                            ; String             ;
; gen2_lane_rate_mode                 ; false                            ; String             ;
; no_soft_reset                       ; false                            ; String             ;
; core_clk_divider                    ; 2                                ; Signed Integer     ;
; enable_ch0_pclk_out                 ; true                             ; String             ;
; core_clk_source                     ; pclk                             ; String             ;
; CB_P2A_AVALON_ADDR_B0               ; 0                                ; Signed Integer     ;
; bar0_size_mask                      ; 18                               ; Signed Integer     ;
; bar0_io_space                       ; false                            ; String             ;
; bar0_64bit_mem_space                ; true                             ; String             ;
; bar0_prefetchable                   ; true                             ; String             ;
; CB_P2A_AVALON_ADDR_B1               ; 0                                ; Signed Integer     ;
; bar1_size_mask                      ; 0                                ; Signed Integer     ;
; bar1_io_space                       ; false                            ; String             ;
; bar1_64bit_mem_space                ; true                             ; String             ;
; bar1_prefetchable                   ; false                            ; String             ;
; CB_P2A_AVALON_ADDR_B2               ; 0                                ; Signed Integer     ;
; bar2_size_mask                      ; 15                               ; Signed Integer     ;
; bar2_io_space                       ; false                            ; String             ;
; bar2_64bit_mem_space                ; false                            ; String             ;
; bar2_prefetchable                   ; false                            ; String             ;
; CB_P2A_AVALON_ADDR_B3               ; 0                                ; Signed Integer     ;
; bar3_size_mask                      ; 0                                ; Signed Integer     ;
; bar3_io_space                       ; false                            ; String             ;
; bar3_64bit_mem_space                ; false                            ; String             ;
; bar3_prefetchable                   ; false                            ; String             ;
; CB_P2A_AVALON_ADDR_B4               ; 0                                ; Signed Integer     ;
; bar4_size_mask                      ; 0                                ; Signed Integer     ;
; bar4_io_space                       ; false                            ; String             ;
; bar4_64bit_mem_space                ; false                            ; String             ;
; bar4_prefetchable                   ; false                            ; String             ;
; CB_P2A_AVALON_ADDR_B5               ; 0                                ; Signed Integer     ;
; bar5_size_mask                      ; 0                                ; Signed Integer     ;
; bar5_io_space                       ; false                            ; String             ;
; bar5_64bit_mem_space                ; false                            ; String             ;
; bar5_prefetchable                   ; false                            ; String             ;
; vendor_id                           ; 4466                             ; Signed Integer     ;
; device_id                           ; 57345                            ; Signed Integer     ;
; revision_id                         ; 1                                ; Signed Integer     ;
; class_code                          ; 0                                ; Signed Integer     ;
; subsystem_vendor_id                 ; 4466                             ; Signed Integer     ;
; subsystem_device_id                 ; 4                                ; Signed Integer     ;
; port_link_number                    ; 1                                ; Signed Integer     ;
; msi_function_count                  ; 0                                ; Signed Integer     ;
; enable_msi_64bit_addressing         ; true                             ; String             ;
; enable_function_msix_support        ; false                            ; String             ;
; eie_before_nfts_count               ; 4                                ; Signed Integer     ;
; enable_completion_timeout_disable   ; false                            ; String             ;
; completion_timeout                  ; NONE                             ; String             ;
; enable_adapter_half_rate_mode       ; false                            ; String             ;
; msix_pba_bir                        ; 0                                ; Signed Integer     ;
; msix_pba_offset                     ; 0                                ; Signed Integer     ;
; msix_table_bir                      ; 0                                ; Signed Integer     ;
; msix_table_offset                   ; 0                                ; Signed Integer     ;
; msix_table_size                     ; 0                                ; Signed Integer     ;
; use_crc_forwarding                  ; false                            ; String             ;
; surprise_down_error_support         ; false                            ; String             ;
; dll_active_report_support           ; false                            ; String             ;
; bar_io_window_size                  ; 32BIT                            ; String             ;
; bar_prefetchable                    ; 32                               ; Signed Integer     ;
; hot_plug_support                    ; 0000000                          ; Unsigned Binary    ;
; no_command_completed                ; true                             ; String             ;
; slot_power_limit                    ; 0                                ; Signed Integer     ;
; slot_power_scale                    ; 0                                ; Signed Integer     ;
; slot_number                         ; 0                                ; Signed Integer     ;
; enable_slot_register                ; false                            ; String             ;
; advanced_errors                     ; false                            ; String             ;
; enable_ecrc_check                   ; false                            ; String             ;
; enable_ecrc_gen                     ; false                            ; String             ;
; max_payload_size                    ; 0                                ; Signed Integer     ;
; retry_buffer_last_active_address    ; 255                              ; Signed Integer     ;
; credit_buffer_allocation_aux        ; ABSOLUTE                         ; String             ;
; vc0_rx_flow_ctrl_posted_header      ; 28                               ; Signed Integer     ;
; vc0_rx_flow_ctrl_posted_data        ; 198                              ; Signed Integer     ;
; vc0_rx_flow_ctrl_nonposted_header   ; 30                               ; Signed Integer     ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                ; Signed Integer     ;
; vc0_rx_flow_ctrl_compl_header       ; 48                               ; Signed Integer     ;
; vc0_rx_flow_ctrl_compl_data         ; 256                              ; Signed Integer     ;
; RX_BUF                              ; 9                                ; Signed Integer     ;
; RH_NUM                              ; 7                                ; Signed Integer     ;
; G_TAG_NUM0                          ; 32                               ; Signed Integer     ;
; endpoint_l0_latency                 ; 0                                ; Signed Integer     ;
; endpoint_l1_latency                 ; 0                                ; Signed Integer     ;
; enable_l1_aspm                      ; false                            ; String             ;
; l01_entry_latency                   ; 31                               ; Signed Integer     ;
; diffclock_nfts_count                ; 255                              ; Signed Integer     ;
; sameclock_nfts_count                ; 255                              ; Signed Integer     ;
; l1_exit_latency_sameclock           ; 7                                ; Signed Integer     ;
; l1_exit_latency_diffclock           ; 7                                ; Signed Integer     ;
; l0_exit_latency_sameclock           ; 7                                ; Signed Integer     ;
; l0_exit_latency_diffclock           ; 7                                ; Signed Integer     ;
; gen2_diffclock_nfts_count           ; 255                              ; Signed Integer     ;
; gen2_sameclock_nfts_count           ; 255                              ; Signed Integer     ;
; CG_COMMON_CLOCK_MODE                ; 1                                ; Signed Integer     ;
; CB_PCIE_MODE                        ; 0                                ; Signed Integer     ;
; AST_LITE                            ; 0                                ; Signed Integer     ;
; CB_PCIE_RX_LITE                     ; 0                                ; Signed Integer     ;
; CG_RXM_IRQ_NUM                      ; 16                               ; Signed Integer     ;
; CG_AVALON_S_ADDR_WIDTH              ; 20                               ; Signed Integer     ;
; bypass_tl                           ; false                            ; String             ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                ; Signed Integer     ;
; CG_NO_CPL_REORDERING                ; 0                                ; Signed Integer     ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                ; Signed Integer     ;
; p_user_msi_enable                   ; 0                                ; Signed Integer     ;
; CG_IRQ_BIT_ENA                      ; 65535                            ; Signed Integer     ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 1                                ; Signed Integer     ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 1                                ; Signed Integer     ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 31                               ; Signed Integer     ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; RXM_DATA_WIDTH                      ; 64                               ; Signed Integer     ;
; RXM_BEN_WIDTH                       ; 8                                ; Signed Integer     ;
; TL_SELECTION                        ; 1                                ; Signed Integer     ;
; pcie_mode                           ; SHARED_MODE                      ; String             ;
; single_rx_detect                    ; 1                                ; Signed Integer     ;
; enable_coreclk_out_half_rate        ; false                            ; String             ;
; low_priority_vc                     ; 0                                ; Signed Integer     ;
; link_width                          ; 1                                ; Signed Integer     ;
; cyclone4                            ; 1                                ; Signed Integer     ;
+-------------------------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B5               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B6               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CG_NO_CPL_REORDERING                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_gen2_core                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; INTENDED_DEVICE_FAMILY              ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_64bit_mem_space                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; subsystem_vendor_id                 ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; BALANCED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B1               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_RX_LITE                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_device_id                 ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; tx_cdc_full_value                   ; 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; pclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; millisecond_cycle_count             ; 125000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String          ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 11111110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; revision_id                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_user_msi_enable                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                      ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_IRQ_BIT_ENA                      ; 65535                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                         ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                               ;
; port_address               ; 0     ; Signed Integer                                                                                                                                               ;
; base_address               ; 0     ; Signed Integer                                                                                                                                               ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                               ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; INTENDED_DEVICE_FAMILY          ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; CG_AVALON_S_ADDR_WIDTH          ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_COMMON_CLOCK_MODE            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_PERF_PROFILE             ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_PERF_PROFILE             ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_MODE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED        ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE     ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS  ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B0           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B1           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B5           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B6           ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar0_64bit_mem_space            ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar0_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_prefetchable               ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar0_size_mask                  ; 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar1_64bit_mem_space            ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar1_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar2_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_size_mask                  ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar3_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar_io_window_size              ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; expansion_base_address_register ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; EXTERNAL_A2P_TRANS              ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_ADVANCED_INTERRUPT    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                  ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; NUM_PREFETCH_MASTERS            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_RX_LITE                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_RXM_DATA_WIDTH               ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; port_type_hwtcl                 ; Native endpoint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String          ;
; AVALON_ADDR_WIDTH               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; BYPASSS_A2P_TRANSLATION         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; in_cvp_mode_hwtcl               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; direct_tlp_enable_hwtcl         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx ;
+----------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value           ; Type                                                                                                                                                                           ;
+----------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1               ; Signed Integer                                                                                                                                                                 ;
; CB_A2P_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                 ;
; CB_P2A_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                 ;
; CB_PCIE_MODE         ; 0               ; Signed Integer                                                                                                                                                                 ;
; CB_PCIE_RX_LITE      ; 0               ; Signed Integer                                                                                                                                                                 ;
; CB_RXM_DATA_WIDTH    ; 64              ; Signed Integer                                                                                                                                                                 ;
; port_type_hwtcl      ; Native endpoint ; String                                                                                                                                                                         ;
; AVALON_ADDR_WIDTH    ; 32              ; Signed Integer                                                                                                                                                                 ;
+----------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl ;
+----------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value           ; Type                                                                                                                                                                                                                   ;
+----------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1               ; Signed Integer                                                                                                                                                                                                         ;
; CB_A2P_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                                                         ;
; CB_P2A_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                                                         ;
; CB_PCIE_MODE         ; 0               ; Signed Integer                                                                                                                                                                                                         ;
; CB_PCIE_RX_LITE      ; 0               ; Signed Integer                                                                                                                                                                                                         ;
; CB_RXM_DATA_WIDTH    ; 64              ; Signed Integer                                                                                                                                                                                                         ;
; port_type_hwtcl      ; Native endpoint ; String                                                                                                                                                                                                                 ;
; AVALON_ADDR_WIDTH    ; 32              ; Signed Integer                                                                                                                                                                                                         ;
+----------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                       ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                             ;
; lpm_width               ; 82            ; Signed Integer                                                                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 12            ; Signed Integer                                                                                                                                                                                                                             ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9j31   ; Untyped                                                                                                                                                                                                                                    ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                               ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                     ;
; lpm_width               ; 57            ; Signed Integer                                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                     ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                            ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_fj31   ; Untyped                                                                                                                                                                                            ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; WIDTH_A                            ; 66                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_B                            ; 66                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5tl1      ; Untyped                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; INTENDED_DEVICE_FAMILY         ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; CG_AVALON_S_ADDR_WIDTH         ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_COMMON_CLOCK_MODE           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_MODE                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_PERF_PROFILE            ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_PERF_PROFILE            ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; EXTERNAL_A2P_TRANS             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                 ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_PCIE_RX_LITE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_RXM_DATA_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; port_type_hwtcl                ; Native endpoint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String          ;
; deviceFamily                   ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; BYPASSS_A2P_TRANSLATION        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; AVALON_ADDR_WIDTH              ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; in_cvp_mode_hwtcl              ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                                           ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_AVALON_S_ADDR_WIDTH  ; 31              ; Signed Integer                                                                                                                                                                                                 ;
; CB_PCIE_MODE            ; 0               ; Signed Integer                                                                                                                                                                                                 ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                                                 ;
; CB_PCIE_RX_LITE         ; 0               ; Signed Integer                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY  ; Cyclone IV GX   ; String                                                                                                                                                                                                         ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                                         ;
; BYPASSS_A2P_TRANSLATION ; 0               ; Signed Integer                                                                                                                                                                                                 ;
; AVALON_ADDR_WIDTH       ; 32              ; Signed Integer                                                                                                                                                                                                 ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                   ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                         ;
; lpm_width               ; 10            ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_s031   ; Untyped                                                                                                                                                                                                                                ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CB_A2P_ADDR_MAP_IS_FIXED       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_AVALON_S_ADDR_WIDTH         ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_ADDR_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_DATA_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY         ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; A2P_ADDR_TRANS_TR_OUTREG       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; A2P_ADDR_TRANS_RA_OUTREG       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_AVALON_S_ADDR_WIDTH         ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_ADDR_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TXCPL_BUFF_ADDR_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; CB_PCIE_RX_LITE       ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                            ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                  ;
; lpm_width               ; 99            ; Signed Integer                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                         ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_8241   ; Untyped                                                                                                                                                                                         ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                            ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                  ;
; lpm_width               ; 64            ; Signed Integer                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                         ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_3131   ; Untyped                                                                                                                                                                                         ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                      ;
; lpm_width               ; 99            ; Signed Integer                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                             ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_d241   ; Untyped                                                                                                                                                                                             ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ish1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl ;
+----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                                                                             ;
+----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS_32BIT        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                  ;
; CB_PCIE_MODE         ; 0                                ; Signed Integer                                                                                                                                                                                   ;
; CG_COMMON_CLOCK_MODE ; 1                                ; Signed Integer                                                                                                                                                                                   ;
; AST_WIDTH            ; 64                               ; Signed Integer                                                                                                                                                                                   ;
; CB_PCIE_RX_LITE      ; 0                                ; Signed Integer                                                                                                                                                                                   ;
; deviceFamily         ; Cyclone IV GX                    ; String                                                                                                                                                                                           ;
; in_cvp_mode_hwtcl    ; 0                                ; Signed Integer                                                                                                                                                                                   ;
+----------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                   ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                         ;
; lpm_width               ; 66            ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_gj31   ; Untyped                                                                                                                                                                                                                                ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY  ; Cyclone IV GX   ; String                                                                                                                                                                                           ;
; CG_NUM_A2P_MAILBOX      ; 8               ; Signed Integer                                                                                                                                                                                   ;
; CG_NUM_P2A_MAILBOX      ; 8               ; Signed Integer                                                                                                                                                                                   ;
; CG_ENABLE_A2P_INTERRUPT ; 0               ; Signed Integer                                                                                                                                                                                   ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                                   ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                           ;
; direct_tlp_enable_hwtcl ; 0               ; Signed Integer                                                                                                                                                                                   ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                     ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                                                   ;
; CG_NUM_MAILBOX         ; 8             ; Signed Integer                                                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_1sc1      ; Untyped                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                     ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                                                   ;
; CG_NUM_MAILBOX         ; 8             ; Signed Integer                                                                                                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_1sc1      ; Untyped                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                                                                       ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_ENABLE_A2P_INTERRUPT ; 0               ; Signed Integer                                                                                                                                                                                                                             ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                                                                             ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                            ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                            ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                          ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                            ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0 ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                      ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                                                                                                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                   ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                            ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                            ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                                                            ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                                                            ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                   ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                                                                                            ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                                                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                            ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; link_width     ; 1     ; Signed Integer                                                                                                                    ;
; cyclone4       ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; max_link_width      ; 1     ; Signed Integer                                                                                               ;
; gen2_lane_rate_mode ; false ; String                                                                                                       ;
; p_pcie_hip_type     ; 2     ; String                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                                                         ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; lpm_width               ; 7             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 2             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 1             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; USE_EAB                 ; OFF           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; NOTHING       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                                                ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                      ;
; lpm_width               ; 69            ; Signed Integer                                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 32            ; Signed Integer                                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_1741   ; Untyped                                                                                                                                                                                                                                                             ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                     ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 104           ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 2             ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 1             ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8k31   ; Untyped                                                                                                                                                                  ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                         ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                               ;
; lpm_width               ; 32            ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 2             ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHU              ; 1             ; Signed Integer                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                      ;
; USE_EAB                 ; OFF           ; Untyped                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; NOTHING       ; Untyped                                                                                                                                                                                      ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                         ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                               ;
; lpm_width               ; 24            ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 2             ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHU              ; 1             ; Signed Integer                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_pi31   ; Untyped                                                                                                                                                                                      ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                 ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 69            ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 4             ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 2             ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_5j31   ; Untyped                                                                                                                                                              ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 4     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 31    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 7     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 10    ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 129   ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 129   ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 126   ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 126   ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 143   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 140   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 136   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 136   ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 129   ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 129   ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 126   ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 126   ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 143   ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 140   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 136   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 136   ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 4     ; Signed Integer                                                                                                            ;
; ID                        ; 3     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 129   ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 129   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 126   ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 126   ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 143   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 140   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 136   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 136   ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 4     ; Signed Integer                                                                                                             ;
; ID                        ; 4     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 107   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 104   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 100   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 100   ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 107   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 104   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 100   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 100   ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 150   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 150   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 150   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 10    ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 150   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 150   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 9     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 150   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_002|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_004|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 8     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                              ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                                              ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                               ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                                               ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 129   ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 129   ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 126   ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 126   ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 139   ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 136   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 132   ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 132   ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 135   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 133   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 130   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 131   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 131   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 140   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 141   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 142   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 144   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 145   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 110   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 110   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_002|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 131   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 131   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 130   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 145   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 104   ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 105   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 106   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 108   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 109   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 140   ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 141   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 142   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 144   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 145   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 104   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 105   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 106   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 108   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 109   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 140   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 141   ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 142   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 144   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 145   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 140   ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 141   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 142   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 144   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 145   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                  ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 140   ; Signed Integer                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 141   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 142   ; Signed Integer                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 144   ; Signed Integer                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                  ;
; IN_ST_DATA_W                  ; 145   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                  ;
; OUT_ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: heart_beat:heart_beat_clk50 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DUR_BITS       ; 26    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                                    ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                                                    ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_78n ; Untyped                                                                                                                                                                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 66                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 66                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo                                                                                                                                                                                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 82                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                                                                                                                                                                                                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo                                                                                                                                                                                                                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                                                                                                                                                                                                                                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 99                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                                                                                                                                                                                                                                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                                                                                                                                                                                                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 99                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo                                                                                                                                                                                                                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 104                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo                                                                                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                                                                                     ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                                                                            ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                                                                                                                                ;
; Entity Instance               ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                                                ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                           ;
; Entity Instance            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                                           ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar2_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_write_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                  ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[10..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                   ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                           ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+
; enough_data ; Input ; Info     ; Stuck at VCC                                                                                      ;
; eop_found   ; Input ; Info     ; Stuck at GND                                                                                      ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_readfifo_usedw[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; t_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controlbitsfifo_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                ;
; controlbitsfifo_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; atlantic_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; control             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; generate_eop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; next_desc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; read_fixed_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; write_fixed_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_powerdown_pcs       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rateswitch_pcs          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rateswitchbaseclock_pcs ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxdata1_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata2_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata3_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata4_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata5_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata6_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata7_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle1_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle2_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle3_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle4_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle5_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle6_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle7_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid1_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid2_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid3_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid4_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid5_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid6_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid7_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata1_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata2_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata3_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata4_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata5_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata6_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata7_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata1_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata2_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata3_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata4_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata5_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata6_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata7_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxdatak1_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak2_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak3_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak4_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak5_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak6_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak7_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus1_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus2_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus3_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus4_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus5_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus6_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus7_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown1_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown2_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown3_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown4_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown5_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown6_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown7_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity1_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity2_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity3_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity4_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity5_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity6_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity7_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl1_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl2_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl3_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl4_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl5_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl6_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl7_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl1_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl2_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl3_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl4_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl5_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl6_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl7_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak1_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak2_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak3_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak4_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak5_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak6_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak7_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak1_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak2_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak3_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak4_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak5_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak6_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak7_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdetectrx1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle1_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle2_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle3_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle4_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle5_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle6_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle7_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rx_pll_locked[7..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; rx_freqlocked[7..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; rx_signaldetect[7..1] ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; use_c4gx_serdes       ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; fifo_err              ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; detect_mask_rxdrst    ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal" ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                           ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; rc_inclk_eq_125mhz ; Input ; Info     ; Stuck at VCC                                                                                      ;
; rx_pll_locked      ; Input ; Info     ; Stuck at GND                                                                                      ;
; rx_signaldetect    ; Input ; Info     ; Stuck at GND                                                                                      ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal"                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_patterndetect ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_syncstatus    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pll_areset       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_clkout        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IcrAddress_i[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                               ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                 ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt" ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NpmIrq_i                      ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; PmIrq_i                       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_impl_nonp_av_master_port_i ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_num_a2p_mailbox_i          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                 ;
; cg_num_a2p_mailbox_i[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_num_a2p_mailbox_i[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
; cg_num_p2a_mailbox_i          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                 ;
; cg_num_p2a_mailbox_i[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_num_p2a_mailbox_i[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
; cg_host_bridge_mode_i         ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_pci_target_only_i          ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; cg_common_reset_i             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb" ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cg_num_mailbox_i       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                   ;
; cg_num_mailbox_i[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
; cg_num_mailbox_i[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb" ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cg_num_mailbox_i       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                   ;
; cg_num_mailbox_i[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
; cg_num_mailbox_i[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RpWriteReqVld_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
; RpReadReqVld_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
; RdBakReadData_i[31..30] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[28..25] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[19..18] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[16..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[13..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[7..5]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[29]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[24]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[23]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; RdBakReadData_i[20]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RdBakReadData_i[4]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; RpTxBusy_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; CraBeginTransfer_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PciIntan_i              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; PciComp_Stat_Reg_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; MsiReq_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; MsiAck_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; MsiTc_o                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; MsiNum_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; PciNonpDataDiscardErr_i ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; PciMstrWriteFail_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; PciMstrReadFail_i       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; PciMstrWritePndg_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; PciComp_MstrEnb_i       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; RxmIrqNum_i             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; cg_common_clock_mode_i  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; RxRpFifoWrData_i        ; Input  ; Warning  ; Input port expression (131 bits) is smaller than the input port (132 bits) it drives.  Extra input bit(s) "RxRpFifoWrData_i[131..131]" will be connected to GND.              ;
; CraBeginTransfer_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl" ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CmdFifoDat_i      ; Input ; Warning  ; Input port expression (99 bits) is wider than the input port (98 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                 ;
; RdBypassFifoDat_i ; Input ; Warning  ; Input port expression (99 bits) is wider than the input port (98 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                 ;
; RxCplDwFree_i     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                       ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CplRamWrAddr_o ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (9 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IntxReq_o ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; IntxAck_i ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CplBufData_i  ; Input  ; Warning  ; Input port expression (74 bits) is wider than the input port (66 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                     ;
; TxsReadData_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AvlAddr_o[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RxStErr_i        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "RxStErr_i[3..1]" will be connected to GND.                                                        ;
; RxRdInProgress_i ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx" ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                                                                                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; RxmWaitRequest_1_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; RxmWaitRequest_3_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; RxmWaitRequest_4_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; RxmWaitRequest_5_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; cb_p2a_avalon_addr_b0_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b1_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b2_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b3_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b4_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b5_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; cb_p2a_avalon_addr_b6_i ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[95..79]         ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; k_bar_i[63..18]         ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; k_bar_i[3..2]           ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; k_bar_i[227..226]       ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[224..96]        ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[78..64]         ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[17..4]          ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[1..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; k_bar_i[225]            ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"                                                       ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RxStParity_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStEmpty_i                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStErr_i                   ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; RxStErr_i[-1]               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStBarDec2_i               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxStParity_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxStEmpty_o                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxCredPDataLimit_i          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxCredNpDataLimit_i         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TxCredNpDataLimit_i[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredCplDataLimit_i        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TxCredCplDataLimit_i[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredHipCons_i             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredHipCons_i[5..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredInfinit_i             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredInfinit_i[5..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredPHdrLimit_i           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredPHdrLimit_i[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredNpHdrLimit_i          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredNpHdrLimit_i[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredCplHdrLimit_i         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; ko_cpl_spc_header           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ko_cpl_spc_header[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; ko_cpl_spc_data             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ko_cpl_spc_data[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; MsiIntfc_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; MsiControl_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; MsixIntfc_o                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RxIntStatus_i               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pld_clk_inuse               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; tx_cons_cred_sel            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                              ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; avs_pcie_reconfig_rstn ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_err ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"                                                                              ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rc_rx_analogreset               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_rx_digitalreset              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_req                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_num                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_ack                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; eidle_infer_sel                 ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (3 bits) it drives; bit(s) "eidle_infer_sel[23..3]" have no fanouts         ;
; tx_deemph_0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_margin_0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_int_ack                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_readdatavalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_waitrequest   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rcv0               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rcv1               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rpl                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_rpl                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; ev_128ns                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; ev_1us                          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; hip_extraclkout                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; int_status                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; lmi_ack                         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; lmi_dout                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_alloc_1cred_vc0             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_alloc_1cred_vc1             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_cred_vio_vc0                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_cred_vio_vc1                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_alloc_1cred_vc0             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_alloc_1cred_vc1             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_cred_vio_vc0                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_cred_vio_vc1                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pme_to_sr                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown1_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown2_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown3_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown4_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown5_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown6_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown7_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; r2c_err0                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; r2c_err1                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_gxb_powerdown                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_tx_digitalreset              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_status                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_empty0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_empty1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_full0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_full1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_bardec0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_bardec1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be0                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be0_p1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be1                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be1_p1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data0_p1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data1                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data1_p1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop0_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop1_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_err0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_err1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop0_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop1_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_valid0                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_valid1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; serr_out                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; suc_spd_neg                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; swdn_wake                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; swup_hotrst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_add                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_ctl                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_ctl_wr                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_sts                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_sts_wr                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_phypm               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_requpfc             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_sndupfc             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_current_deemp           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_currentspeed            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_dll_req                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_err_dll                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_errphy                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_link_autobdw_status     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_link_bdwmng_status      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rpbuf_emp               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rst_enter_comp_bit      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rst_tx_margin_field     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rx_typ_pm               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rx_valpm                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_tx_ackpm                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_up                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_vc_status               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_link_up                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_cred0                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_cred1                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_empty0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_empty1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_full0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_full1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_rdptr0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_rdptr1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_wrptr0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_wrptr1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_st_ready0                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_st_ready1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl1_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl2_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl3_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl4_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl5_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl6_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl7_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata1_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata2_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata3_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata4_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata5_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata6_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata7_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak1_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak2_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak3_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak4_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak5_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak6_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak7_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; use_pcie_reconfig               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; wake_oen                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; aer_msi_num                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; app_int_sts                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; app_msi_tc                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_chipselect    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_clk           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_rstn          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; core_clk_in                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cpl_err                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cpl_pending                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dbg_pipex1_rx                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; hpg_ctrler                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_addr                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_din                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_rden                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_wren                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mode                            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pex_msi_num                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_auxpwr                       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_data                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_event                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pme_to_cr                       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rc_inclk_eq_125mhz              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rc_pll_locked                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; rc_rx_pll_locked_one            ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; rx_st_mask0                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_mask1                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_ready0                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_ready1                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; swdn_in                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; swup_in                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tl_slotclk_cfg                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tlbp_dl_aspm_cr0                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_comclk_reg              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_ctrl_link2              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_data_upfc               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_hdr_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_inh_dllp                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_maxpload_dcr            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_phycfg              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_phypm               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_wake                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_rx_ecrcchk              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_snd_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_tx_reqpm                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_tx_typpm                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_txcfg_extsy             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_typ_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vc_ctrl                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vcid_map                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vcid_upfc               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data0                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data0_p1                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data1                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data1_p1                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop0_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop1_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_err0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_err1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop0_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop1_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_valid0                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_valid1                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus1_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata1_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak1_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle1_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus1_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid1_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus2_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata2_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak2_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle2_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus2_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid2_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus3_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata3_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak3_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle3_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus3_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid3_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus4_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata4_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak4_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle4_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus4_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid4_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus5_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata5_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak5_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle5_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus5_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid5_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus6_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata6_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak6_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle6_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus6_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid6_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus7_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata7_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak7_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle7_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus7_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid7_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RxmWrite_1_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_1_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_1_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_1_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_1_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_1_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_1_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_1_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_1_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_3_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_3_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_3_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_3_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_3_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_3_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_3_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_3_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_3_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_4_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_4_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_4_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_4_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_4_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_4_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_4_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_4_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_4_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_5_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_5_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_5_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_5_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_5_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_5_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_5_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_5_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_5_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_6_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_6_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_6_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_6_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_6_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_6_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_6_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_6_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_6_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lane_act                        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; test_out                        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_1                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_2                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_3                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_4                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_5                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_6                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_7                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_1                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_2                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_3                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_4                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_5                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_6                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_7                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip" ;
+-------------------------+--------+----------+------------------------------+
; Port                    ; Type   ; Severity ; Details                      ;
+-------------------------+--------+----------+------------------------------+
; powerdown_pll_powerdown ; Input  ; Info     ; Explicitly unconnected       ;
; powerdown_gxb_powerdown ; Input  ; Info     ; Explicitly unconnected       ;
; cra_irq_irq             ; Output ; Info     ; Explicitly unconnected       ;
+-------------------------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cinnabon_qsys:u0"                                                                                                                                                                                                        ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; onchip_memory_s2_chipselect                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; onchip_memory_s2_chipselect[-1]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; onchip_memory_s2_clken                     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; onchip_memory_s2_clken[-1]                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; onchip_memory_s2_readdata                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pcie_ip_clocks_sim_clk250_export           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_clocks_sim_clk500_export           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_clocks_sim_clk125_export           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_pipe_mode                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_phystatus_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_rate_ext                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_powerdown_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_txdetectrx_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_rxelecidle0_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_rxdata0_ext               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_rxstatus0_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_rxvalid0_ext              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_rxdatak0_ext              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_pipe_ext_txdata0_ext               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_txdatak0_ext              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_rxpolarity0_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_txcompl0_ext              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_pipe_ext_txelecidle0_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_reconfig_busy_busy_altgxb_reconfig ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_reconfig_fromgxb_0_data            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pcie_ip_reconfig_togxb_data                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pcie_ip_test_in_test_in                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+--------------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------------------+------------------+
; Type                             ; Count            ;
+----------------------------------+------------------+
; boundary_port                    ; 465              ;
; cycloneiii_ff                    ; 4420             ;
;     CLR                          ; 1081             ;
;     CLR SCLR                     ; 23               ;
;     CLR SCLR SLD                 ; 9                ;
;     CLR SLD                      ; 66               ;
;     ENA                          ; 112              ;
;     ENA CLR                      ; 2687             ;
;     ENA CLR SCLR                 ; 85               ;
;     ENA CLR SCLR SLD             ; 46               ;
;     ENA CLR SLD                  ; 168              ;
;     plain                        ; 143              ;
; cycloneiii_io_obuf               ; 195              ;
; cycloneiii_lcell_comb            ; 5597             ;
;     arith                        ; 1018             ;
;         1 data inputs            ; 1                ;
;         2 data inputs            ; 775              ;
;         3 data inputs            ; 242              ;
;     normal                       ; 4579             ;
;         0 data inputs            ; 18               ;
;         1 data inputs            ; 158              ;
;         2 data inputs            ; 451              ;
;         3 data inputs            ; 1122             ;
;         4 data inputs            ; 2830             ;
; cycloneiii_ram_block             ; 971              ;
; cycloneiv_hssi_calibration_block ; 1                ;
; cycloneiv_hssi_cmu               ; 1                ;
; cycloneiv_hssi_rx_pcs            ; 1                ;
; cycloneiv_hssi_rx_pma            ; 1                ;
; cycloneiv_hssi_tx_pcs            ; 1                ;
; cycloneiv_hssi_tx_pma            ; 1                ;
; cycloneiv_pll                    ; 1                ;
; stratixiv_hssi_pcie_hip          ; 1                ;
;                                  ;                  ;
; Max LUT depth                    ; 14.00            ;
; Average LUT depth                ; 2.73             ;
+----------------------------------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 24 17:28:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon -c cinnabon
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/cinnabon_qsys.v
    Info (12023): Found entity 1: cinnabon_qsys File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv
    Info (12023): Found entity 1: cinnabon_qsys_irq_mapper File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_avalon_st_adapter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_mux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_demux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_mux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_demux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_router_001_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_1_router_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_1_router_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_1_router File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_002 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_router_006_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_0_router_006 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_router_005_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_0_router_005 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_router_003_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_0_router_003 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_router_001_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_0_router_001 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cinnabon_qsys_mm_interconnect_0_router_default_decode File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cinnabon_qsys_mm_interconnect_0_router File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 19 design units, including 19 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v
    Info (12023): Found entity 1: control_status_slave_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 21
    Info (12023): Found entity 2: descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 438
    Info (12023): Found entity 3: descriptor_read_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 501
    Info (12023): Found entity 4: descriptor_write_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 813
    Info (12023): Found entity 5: cinnabon_qsys_sgdma_chain File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 943
    Info (12023): Found entity 6: cinnabon_qsys_sgdma_command_grabber File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1155
    Info (12023): Found entity 7: cinnabon_qsys_sgdma_m_read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1284
    Info (12023): Found entity 8: cinnabon_qsys_sgdma_m_readfifo_m_readfifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1565
    Info (12023): Found entity 9: cinnabon_qsys_sgdma_m_readfifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1632
    Info (12023): Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1805
    Info (12023): Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1844
    Info (12023): Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1949
    Info (12023): Found entity 13: byteenable_gen_which_resides_within_cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2054
    Info (12023): Found entity 14: cinnabon_qsys_sgdma_m_write File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2103
    Info (12023): Found entity 15: cinnabon_qsys_sgdma_command_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2452
    Info (12023): Found entity 16: cinnabon_qsys_sgdma_desc_address_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2515
    Info (12023): Found entity 17: cinnabon_qsys_sgdma_status_token_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2578
    Info (12023): Found entity 18: cinnabon_qsys_sgdma_stream_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2641
    Info (12023): Found entity 19: cinnabon_qsys_sgdma File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2704
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v
    Info (12023): Found entity 1: cinnabon_qsys_pcie_ip File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v
    Info (12023): Found entity 1: altpcie_pipe_interface File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v
    Info (12023): Found entity 1: altpcie_pcie_reconfig_bridge File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 77
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 79
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v
    Info (12023): Found entity 1: altera_pcie_hard_ip_reset_controller File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v
    Info (12023): Found entity 1: altpcie_pll_100_250 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v
    Info (12023): Found entity 1: altpcie_pll_125_250 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v
    Info (12023): Found entity 1: cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8 File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 47
    Info (12023): Found entity 2: cinnabon_qsys_pcie_ip_altgx_internal File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 994
Info (12021): Found 4 design units, including 4 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b_qsys File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 22
    Info (12023): Found entity 2: alt4gxb_reset_controller File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3493
    Info (12023): Found entity 3: altpcie_txcred_patch File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3736
    Info (12023): Found entity 4: altpcie_tl_cfg_pipe File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 4140
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v
    Info (12023): Found entity 1: altpciexpav_stif_app File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v
    Info (12023): Found entity 1: altpciexpav_stif_control_register File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v
    Info (12023): Found entity 1: altpciexpav_stif_cfg_status File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_avalon File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v
    Info (12023): Found entity 1: altpciexpav_stif_reg_fifo File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v
    Info (12023): Found entity 1: altpciexpav_stif_rx File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_resp File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v
    Info (12023): Found entity 1: altpciexpav_stif_tx File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v
    Info (12023): Found entity 1: altpciexpav_clksync File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v
    Info (12023): Found entity 1: altpciexpav_lite_app File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v
    Info (12023): Found entity 1: cinnabon_qsys_onchip_memory File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ramwriter.v
    Info (12023): Found entity 1: ramwriter File: D:/cinnabon/ramwriter.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for "pipe_mode_int" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262
Warning (10236): Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for "txrp_tlp_ack" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 676
Warning (10037): Verilog HDL or VHDL warning at cinnabon_qsys_sgdma.v(1472): conditional expression evaluates to a constant File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1472
Warning (10238): Verilog Module Declaration warning at cinnabon.v(209): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "cinnabon" File: D:/cinnabon/cinnabon.v Line: 209
Warning (12125): Using design file cinnabon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cinnabon File: D:/cinnabon/cinnabon.v Line: 36
Info (12127): Elaborating entity "cinnabon" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cinnabon.v(403): object "clk_ctr" assigned a value but never read File: D:/cinnabon/cinnabon.v Line: 403
Warning (10858): Verilog HDL warning at cinnabon.v(407): object M10K_data_buffer used but never assigned File: D:/cinnabon/cinnabon.v Line: 407
Warning (10030): Net "M10K_data_buffer[7..0]" at cinnabon.v(407) has no driver or initial value, using a default initial value '0' File: D:/cinnabon/cinnabon.v Line: 407
Warning (10034): Output port "DRAM_ADDR" at cinnabon.v(226) has no driver File: D:/cinnabon/cinnabon.v Line: 226
Warning (10034): Output port "DRAM_BA" at cinnabon.v(227) has no driver File: D:/cinnabon/cinnabon.v Line: 227
Warning (10034): Output port "DRAM_DQM" at cinnabon.v(233) has no driver File: D:/cinnabon/cinnabon.v Line: 233
Warning (10034): Output port "ENET_TX_DATA" at cinnabon.v(255) has no driver File: D:/cinnabon/cinnabon.v Line: 255
Warning (10034): Output port "FS_ADDR" at cinnabon.v(271) has no driver File: D:/cinnabon/cinnabon.v Line: 271
Warning (10034): Output port "HEX0" at cinnabon.v(281) has no driver File: D:/cinnabon/cinnabon.v Line: 281
Warning (10034): Output port "HEX1" at cinnabon.v(282) has no driver File: D:/cinnabon/cinnabon.v Line: 282
Warning (10034): Output port "HEX2" at cinnabon.v(283) has no driver File: D:/cinnabon/cinnabon.v Line: 283
Warning (10034): Output port "HEX3" at cinnabon.v(284) has no driver File: D:/cinnabon/cinnabon.v Line: 284
Warning (10034): Output port "HEX4" at cinnabon.v(285) has no driver File: D:/cinnabon/cinnabon.v Line: 285
Warning (10034): Output port "HEX5" at cinnabon.v(286) has no driver File: D:/cinnabon/cinnabon.v Line: 286
Warning (10034): Output port "HEX6" at cinnabon.v(287) has no driver File: D:/cinnabon/cinnabon.v Line: 287
Warning (10034): Output port "HEX7" at cinnabon.v(288) has no driver File: D:/cinnabon/cinnabon.v Line: 288
Warning (10034): Output port "LEDG[8]" at cinnabon.v(327) has no driver File: D:/cinnabon/cinnabon.v Line: 327
Warning (10034): Output port "LEDR[17..1]" at cinnabon.v(330) has no driver File: D:/cinnabon/cinnabon.v Line: 330
Warning (10034): Output port "SSRAM_BE" at cinnabon.v(354) has no driver File: D:/cinnabon/cinnabon.v Line: 354
Warning (10034): Output port "VGA_B" at cinnabon.v(379) has no driver File: D:/cinnabon/cinnabon.v Line: 379
Warning (10034): Output port "VGA_G" at cinnabon.v(382) has no driver File: D:/cinnabon/cinnabon.v Line: 382
Warning (10034): Output port "VGA_R" at cinnabon.v(384) has no driver File: D:/cinnabon/cinnabon.v Line: 384
Warning (10034): Output port "DRAM_CAS_N" at cinnabon.v(228) has no driver File: D:/cinnabon/cinnabon.v Line: 228
Warning (10034): Output port "DRAM_CKE" at cinnabon.v(229) has no driver File: D:/cinnabon/cinnabon.v Line: 229
Warning (10034): Output port "DRAM_CLK" at cinnabon.v(230) has no driver File: D:/cinnabon/cinnabon.v Line: 230
Warning (10034): Output port "DRAM_CS_N" at cinnabon.v(231) has no driver File: D:/cinnabon/cinnabon.v Line: 231
Warning (10034): Output port "DRAM_RAS_N" at cinnabon.v(234) has no driver File: D:/cinnabon/cinnabon.v Line: 234
Warning (10034): Output port "DRAM_WE_N" at cinnabon.v(235) has no driver File: D:/cinnabon/cinnabon.v Line: 235
Warning (10034): Output port "EEP_I2C_SCLK" at cinnabon.v(238) has no driver File: D:/cinnabon/cinnabon.v Line: 238
Warning (10034): Output port "ENET_GTX_CLK" at cinnabon.v(242) has no driver File: D:/cinnabon/cinnabon.v Line: 242
Warning (10034): Output port "ENET_MDC" at cinnabon.v(245) has no driver File: D:/cinnabon/cinnabon.v Line: 245
Warning (10034): Output port "ENET_RST_N" at cinnabon.v(247) has no driver File: D:/cinnabon/cinnabon.v Line: 247
Warning (10034): Output port "ENET_TX_EN" at cinnabon.v(256) has no driver File: D:/cinnabon/cinnabon.v Line: 256
Warning (10034): Output port "ENET_TX_ER" at cinnabon.v(257) has no driver File: D:/cinnabon/cinnabon.v Line: 257
Warning (10034): Output port "FL_CE_N" at cinnabon.v(263) has no driver File: D:/cinnabon/cinnabon.v Line: 263
Warning (10034): Output port "FL_OE_N" at cinnabon.v(264) has no driver File: D:/cinnabon/cinnabon.v Line: 264
Warning (10034): Output port "FL_WE_N" at cinnabon.v(266) has no driver File: D:/cinnabon/cinnabon.v Line: 266
Warning (10034): Output port "FL_WP_N" at cinnabon.v(267) has no driver File: D:/cinnabon/cinnabon.v Line: 267
Warning (10034): Output port "FL_RESET_N" at cinnabon.v(268) has no driver File: D:/cinnabon/cinnabon.v Line: 268
Warning (10034): Output port "G_SENSOR_SCLK" at cinnabon.v(277) has no driver File: D:/cinnabon/cinnabon.v Line: 277
Warning (10034): Output port "HSMC_CLKOUT0" at cinnabon.v(296) has no driver File: D:/cinnabon/cinnabon.v Line: 296
Warning (10034): Output port "HSMC_I2C_SCLK" at cinnabon.v(302) has no driver File: D:/cinnabon/cinnabon.v Line: 302
Warning (10034): Output port "I2C_SCLK" at cinnabon.v(310) has no driver File: D:/cinnabon/cinnabon.v Line: 310
Warning (10034): Output port "LCD_EN" at cinnabon.v(321) has no driver File: D:/cinnabon/cinnabon.v Line: 321
Warning (10034): Output port "LCD_ON" at cinnabon.v(322) has no driver File: D:/cinnabon/cinnabon.v Line: 322
Warning (10034): Output port "LCD_RS" at cinnabon.v(323) has no driver File: D:/cinnabon/cinnabon.v Line: 323
Warning (10034): Output port "LCD_RW" at cinnabon.v(324) has no driver File: D:/cinnabon/cinnabon.v Line: 324
Warning (10034): Output port "SD_CLK" at cinnabon.v(341) has no driver File: D:/cinnabon/cinnabon.v Line: 341
Warning (10034): Output port "SMA_CLKOUT" at cinnabon.v(348) has no driver File: D:/cinnabon/cinnabon.v Line: 348
Warning (10034): Output port "SSRAM_ADSC_N" at cinnabon.v(351) has no driver File: D:/cinnabon/cinnabon.v Line: 351
Warning (10034): Output port "SSRAM_ADSP_N" at cinnabon.v(352) has no driver File: D:/cinnabon/cinnabon.v Line: 352
Warning (10034): Output port "SSRAM_ADV_N" at cinnabon.v(353) has no driver File: D:/cinnabon/cinnabon.v Line: 353
Warning (10034): Output port "SSRAM_CLK" at cinnabon.v(355) has no driver File: D:/cinnabon/cinnabon.v Line: 355
Warning (10034): Output port "SSRAM_GW_N" at cinnabon.v(356) has no driver File: D:/cinnabon/cinnabon.v Line: 356
Warning (10034): Output port "SSRAM_OE_N" at cinnabon.v(357) has no driver File: D:/cinnabon/cinnabon.v Line: 357
Warning (10034): Output port "SSRAM_WE_N" at cinnabon.v(358) has no driver File: D:/cinnabon/cinnabon.v Line: 358
Warning (10034): Output port "SSRAM0_CE_N" at cinnabon.v(359) has no driver File: D:/cinnabon/cinnabon.v Line: 359
Warning (10034): Output port "SSRAM1_CE_N" at cinnabon.v(360) has no driver File: D:/cinnabon/cinnabon.v Line: 360
Warning (10034): Output port "TD_RESET_N" at cinnabon.v(369) has no driver File: D:/cinnabon/cinnabon.v Line: 369
Warning (10034): Output port "UART_RTS" at cinnabon.v(374) has no driver File: D:/cinnabon/cinnabon.v Line: 374
Warning (10034): Output port "UART_TXD" at cinnabon.v(376) has no driver File: D:/cinnabon/cinnabon.v Line: 376
Warning (10034): Output port "VGA_BLANK_N" at cinnabon.v(380) has no driver File: D:/cinnabon/cinnabon.v Line: 380
Warning (10034): Output port "VGA_CLK" at cinnabon.v(381) has no driver File: D:/cinnabon/cinnabon.v Line: 381
Warning (10034): Output port "VGA_HS" at cinnabon.v(383) has no driver File: D:/cinnabon/cinnabon.v Line: 383
Warning (10034): Output port "VGA_SYNC_N" at cinnabon.v(385) has no driver File: D:/cinnabon/cinnabon.v Line: 385
Warning (10034): Output port "VGA_VS" at cinnabon.v(386) has no driver File: D:/cinnabon/cinnabon.v Line: 386
Info (12128): Elaborating entity "ramwriter" for hierarchy "ramwriter:rw0" File: D:/cinnabon/cinnabon.v Line: 489
Warning (10230): Verilog HDL assignment warning at ramwriter.v(50): truncated value with size 32 to match size of target (14) File: D:/cinnabon/ramwriter.v Line: 50
Warning (10230): Verilog HDL assignment warning at ramwriter.v(52): truncated value with size 32 to match size of target (16) File: D:/cinnabon/ramwriter.v Line: 52
Warning (10230): Verilog HDL assignment warning at ramwriter.v(53): truncated value with size 32 to match size of target (16) File: D:/cinnabon/ramwriter.v Line: 53
Warning (10230): Verilog HDL assignment warning at ramwriter.v(54): truncated value with size 32 to match size of target (16) File: D:/cinnabon/ramwriter.v Line: 54
Warning (10230): Verilog HDL assignment warning at ramwriter.v(55): truncated value with size 32 to match size of target (16) File: D:/cinnabon/ramwriter.v Line: 55
Info (12128): Elaborating entity "cinnabon_qsys" for hierarchy "cinnabon_qsys:u0" File: D:/cinnabon/cinnabon.v Line: 507
Info (12128): Elaborating entity "cinnabon_qsys_onchip_memory" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v Line: 101
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v Line: 101
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cinnabon_qsys_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "width_byteena_b" = "8"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8742.tdf
    Info (12023): Found entity 1: altsyncram_8742 File: D:/cinnabon/db/altsyncram_8742.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_8742" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf
    Info (12023): Found entity 1: decode_d0b File: D:/cinnabon/db/decode_d0b.tdf Line: 22
Info (12128): Elaborating entity "decode_d0b" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|decode_d0b:decode2" File: D:/cinnabon/db/altsyncram_8742.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf
    Info (12023): Found entity 1: mux_fsb File: D:/cinnabon/db/mux_fsb.tdf Line: 22
Info (12128): Elaborating entity "mux_fsb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|mux_fsb:mux4" File: D:/cinnabon/db/altsyncram_8742.tdf Line: 53
Info (12128): Elaborating entity "cinnabon_qsys_pcie_ip" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 372
Info (12128): Elaborating entity "altpcie_hip_pipen1b_qsys" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 2170
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 801
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 803
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 817
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 818
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 819
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 820
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 821
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 822
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 823
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 824
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 825
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 826
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 827
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 828
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 829
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 830
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 831
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 832
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 838
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 840
Info (12128): Elaborating entity "alt4gxb_reset_controller" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3021
Info (12128): Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3043
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 236
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 242
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 368
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 369
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v Line: 381
Info (12128): Elaborating entity "altpciexpav_stif_app" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3256
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 270
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 421
Info (12128): Elaborating entity "altpciexpav_stif_rx" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 575
Info (12128): Elaborating entity "altpciexpav_stif_rx_cntrl" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object "rx_eop_reg" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 289
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 618
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 1030
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "12"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "82"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf
    Info (12023): Found entity 1: scfifo_9j31 File: D:/cinnabon/db/scfifo_9j31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9j31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf
    Info (12023): Found entity 1: a_dpfifo_gp31 File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_gp31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo" File: D:/cinnabon/db/scfifo_9j31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf
    Info (12023): Found entity 1: altsyncram_heh1 File: D:/cinnabon/db/altsyncram_heh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_heh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf
    Info (12023): Found entity 1: cmpr_b09 File: D:/cinnabon/db/cmpr_b09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 53
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:two_comparison" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf
    Info (12023): Found entity 1: cntr_orb File: D:/cinnabon/db/cntr_orb.tdf Line: 25
Info (12128): Elaborating entity "cntr_orb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf
    Info (12023): Found entity 1: cntr_5s7 File: D:/cinnabon/db/cntr_5s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_5s7" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf
    Info (12023): Found entity 1: cntr_prb File: D:/cinnabon/db/cntr_prb.tdf Line: 25
Info (12128): Elaborating entity "cntr_prb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr" File: D:/cinnabon/db/a_dpfifo_gp31.tdf Line: 57
Info (12128): Elaborating entity "altpciexpav_stif_p2a_addrtrans" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 691
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 71
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 93
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 315
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 315
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 315
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "57"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf
    Info (12023): Found entity 1: scfifo_fj31 File: D:/cinnabon/db/scfifo_fj31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_fj31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf
    Info (12023): Found entity 1: a_dpfifo_mp31 File: D:/cinnabon/db/a_dpfifo_mp31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_mp31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo" File: D:/cinnabon/db/scfifo_fj31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf
    Info (12023): Found entity 1: altsyncram_leh1 File: D:/cinnabon/db/altsyncram_leh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_leh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_mp31.tdf Line: 45
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cmpr_b09:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_mp31.tdf Line: 53
Info (12128): Elaborating entity "altpciexpav_stif_rx_resp" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 395
Info (12128): Elaborating entity "altsyncram" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 448
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 448
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 448
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "66"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "width_b" = "66"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf
    Info (12023): Found entity 1: altsyncram_5tl1 File: D:/cinnabon/db/altsyncram_5tl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tl1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_tx" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 681
Info (12128): Elaborating entity "altpciexpav_stif_txavl_cntrl" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 270
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 460
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf
    Info (12023): Found entity 1: scfifo_s031 File: D:/cinnabon/db/scfifo_s031.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s031" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf
    Info (12023): Found entity 1: a_dpfifo_3731 File: D:/cinnabon/db/a_dpfifo_3731.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3731" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo" File: D:/cinnabon/db/scfifo_s031.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf
    Info (12023): Found entity 1: altsyncram_vdh1 File: D:/cinnabon/db/altsyncram_vdh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vdh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_3731.tdf Line: 44
Info (12128): Elaborating entity "altpciexpav_stif_a2p_addrtrans" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 306
Info (12128): Elaborating entity "altpciexpav_stif_a2p_fixtrans" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 396
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 158
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 174
Info (12128): Elaborating entity "altpciexpav_stif_txresp_cntrl" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 328
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 458
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 345
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 345
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 345
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf
    Info (12023): Found entity 1: scfifo_8241 File: D:/cinnabon/db/scfifo_8241.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8241" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf
    Info (12023): Found entity 1: a_dpfifo_f841 File: D:/cinnabon/db/a_dpfifo_f841.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f841" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo" File: D:/cinnabon/db/scfifo_8241.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf
    Info (12023): Found entity 1: altsyncram_1fh1 File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1fh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_f841.tdf Line: 46
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 395
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 395
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 395
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf
    Info (12023): Found entity 1: scfifo_3131 File: D:/cinnabon/db/scfifo_3131.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3131" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf
    Info (12023): Found entity 1: a_dpfifo_a731 File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_a731" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo" File: D:/cinnabon/db/scfifo_3131.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf
    Info (12023): Found entity 1: altsyncram_reh1 File: D:/cinnabon/db/altsyncram_reh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_reh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf
    Info (12023): Found entity 1: cmpr_d09 File: D:/cinnabon/db/cmpr_d09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 52
Info (12128): Elaborating entity "cmpr_d09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:two_comparison" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf
    Info (12023): Found entity 1: cntr_qrb File: D:/cinnabon/db/cntr_qrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_qrb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf
    Info (12023): Found entity 1: cntr_7s7 File: D:/cinnabon/db/cntr_7s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_7s7" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf
    Info (12023): Found entity 1: cntr_rrb File: D:/cinnabon/db/cntr_rrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_rrb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr" File: D:/cinnabon/db/a_dpfifo_a731.tdf Line: 56
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 436
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 436
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 436
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf
    Info (12023): Found entity 1: scfifo_d241 File: D:/cinnabon/db/scfifo_d241.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d241" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf
    Info (12023): Found entity 1: a_dpfifo_k841 File: D:/cinnabon/db/a_dpfifo_k841.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k841" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo" File: D:/cinnabon/db/scfifo_d241.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf
    Info (12023): Found entity 1: altsyncram_bfh1 File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bfh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_k841.tdf Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 505
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 505
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 505
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf
    Info (12023): Found entity 1: altsyncram_ish1 File: D:/cinnabon/db/altsyncram_ish1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ish1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_tx_cntrl" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 608
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object "addr_hi" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 268
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object "nph_cred_sub" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 285
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object "txrp_eop" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object "is_rp_wr" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object "rp_tlp_sop" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 301
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object "rp_tlp_eop" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 302
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 442
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 853
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 1043
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "66"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf
    Info (12023): Found entity 1: scfifo_gj31 File: D:/cinnabon/db/scfifo_gj31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gj31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf
    Info (12023): Found entity 1: a_dpfifo_np31 File: D:/cinnabon/db/a_dpfifo_np31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_np31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo" File: D:/cinnabon/db/scfifo_gj31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf
    Info (12023): Found entity 1: altsyncram_meh1 File: D:/cinnabon/db/altsyncram_meh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_meh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_np31.tdf Line: 45
Info (12128): Elaborating entity "altpciexpav_stif_control_register" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v Line: 765
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object "rp_tx_fifo_full" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 167
Info (12128): Elaborating entity "altpciexpav_stif_cr_avalon" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 219
Info (12128): Elaborating entity "altpciexpav_stif_cr_mailbox" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_b" = "CLEAR0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/cinnabon/db/altsyncram_1sc1.tdf Line: 788
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/cinnabon/db/altsyncram_1sc1.tdf Line: 791
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/cinnabon/db/altsyncram_1sc1.tdf Line: 794
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf
    Info (12023): Found entity 1: altsyncram_1sc1 File: D:/cinnabon/db/altsyncram_1sc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1sc1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_cr_interrupt" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object "avl_irq_reg" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object "PciComp_Stat_Reg_q2" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 196
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 220
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 221
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 223
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 224
Info (12128): Elaborating entity "altpciexpav_clksync" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 274
Info (12128): Elaborating entity "altpciexpav_stif_cfg_status" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v Line: 327
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 181
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3407
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3428
Info (12128): Elaborating entity "altpcie_tl_cfg_pipe" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 3447
Info (12128): Elaborating entity "cinnabon_qsys_pcie_ip_altgx_internal" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 2204
Info (12128): Elaborating entity "cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 1128
Warning (10034): Output port "rx_patterndetect[0]" at cinnabon_qsys_pcie_ip_altgx_internal.v(105) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 105
Warning (10034): Output port "rx_syncstatus[0]" at cinnabon_qsys_pcie_ip_altgx_internal.v(106) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 106
Info (12128): Elaborating entity "altpll" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 331
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 331
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v Line: 331
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "20"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "dpa_divide_by" = "2"
    Info (12134): Parameter "dpa_multiply_by" = "25"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "operation_mode" = "no_compensation"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info (12023): Found entity 1: altpll_nn81 File: D:/cinnabon/db/altpll_nn81.tdf Line: 25
Info (12128): Elaborating entity "altpll_nn81" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|altpll:pll0|altpll_nn81:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_pcie_hard_ip_reset_controller" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 2235
Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object "pipe_mode_int" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object "test_sim" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 153
Warning (10030): Net "clk250_out" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0' File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 67
Warning (10030): Net "clk500_out" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0' File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 68
Warning (10034): Output port "clk125_export" at altera_pcie_hard_ip_reset_controller.v(72) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 72
Info (12128): Elaborating entity "altpcie_rs_serdes" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 240
Info (12128): Elaborating entity "altpcie_pipe_interface" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 2301
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 284
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 285
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 286
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 287
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 288
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 289
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 290
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 459
Warning (10034): Output port "txdata1_ext" at altpcie_pipe_interface.v(78) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 78
Warning (10034): Output port "txdata2_ext" at altpcie_pipe_interface.v(79) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 79
Warning (10034): Output port "txdata3_ext" at altpcie_pipe_interface.v(80) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 80
Warning (10034): Output port "txdata4_ext" at altpcie_pipe_interface.v(81) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 81
Warning (10034): Output port "txdata5_ext" at altpcie_pipe_interface.v(82) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 82
Warning (10034): Output port "txdata6_ext" at altpcie_pipe_interface.v(83) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 83
Warning (10034): Output port "txdata7_ext" at altpcie_pipe_interface.v(84) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 84
Warning (10034): Output port "rxpolarity1_ext" at altpcie_pipe_interface.v(131) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 131
Warning (10034): Output port "rxpolarity2_ext" at altpcie_pipe_interface.v(132) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 132
Warning (10034): Output port "rxpolarity3_ext" at altpcie_pipe_interface.v(133) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 133
Warning (10034): Output port "rxpolarity4_ext" at altpcie_pipe_interface.v(134) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 134
Warning (10034): Output port "rxpolarity5_ext" at altpcie_pipe_interface.v(135) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 135
Warning (10034): Output port "rxpolarity6_ext" at altpcie_pipe_interface.v(136) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 136
Warning (10034): Output port "rxpolarity7_ext" at altpcie_pipe_interface.v(137) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 137
Warning (10034): Output port "txcompl1_ext" at altpcie_pipe_interface.v(151) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 151
Warning (10034): Output port "txcompl2_ext" at altpcie_pipe_interface.v(152) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 152
Warning (10034): Output port "txcompl3_ext" at altpcie_pipe_interface.v(153) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 153
Warning (10034): Output port "txcompl4_ext" at altpcie_pipe_interface.v(154) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 154
Warning (10034): Output port "txcompl5_ext" at altpcie_pipe_interface.v(155) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 155
Warning (10034): Output port "txcompl6_ext" at altpcie_pipe_interface.v(156) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 156
Warning (10034): Output port "txcompl7_ext" at altpcie_pipe_interface.v(157) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 157
Warning (10034): Output port "txdatak1_ext" at altpcie_pipe_interface.v(171) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 171
Warning (10034): Output port "txdatak2_ext" at altpcie_pipe_interface.v(172) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 172
Warning (10034): Output port "txdatak3_ext" at altpcie_pipe_interface.v(173) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 173
Warning (10034): Output port "txdatak4_ext" at altpcie_pipe_interface.v(174) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 174
Warning (10034): Output port "txdatak5_ext" at altpcie_pipe_interface.v(175) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 175
Warning (10034): Output port "txdatak6_ext" at altpcie_pipe_interface.v(176) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 176
Warning (10034): Output port "txdatak7_ext" at altpcie_pipe_interface.v(177) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 177
Warning (10034): Output port "txelecidle1_ext" at altpcie_pipe_interface.v(203) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 203
Warning (10034): Output port "txelecidle2_ext" at altpcie_pipe_interface.v(204) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 204
Warning (10034): Output port "txelecidle3_ext" at altpcie_pipe_interface.v(205) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 205
Warning (10034): Output port "txelecidle4_ext" at altpcie_pipe_interface.v(206) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 206
Warning (10034): Output port "txelecidle5_ext" at altpcie_pipe_interface.v(207) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 207
Warning (10034): Output port "txelecidle6_ext" at altpcie_pipe_interface.v(208) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 208
Warning (10034): Output port "txelecidle7_ext" at altpcie_pipe_interface.v(209) has no driver File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v Line: 209
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v Line: 2364
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 403
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_chain" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2914
Info (12128): Elaborating entity "control_status_slave_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1086
Info (12128): Elaborating entity "descriptor_read_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1118
Info (12128): Elaborating entity "descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 797
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 476
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 476
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 476
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf
    Info (12023): Found entity 1: mux_7vc File: D:/cinnabon/db/mux_7vc.tdf Line: 22
Info (12128): Elaborating entity "mux_7vc" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_7vc:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf
    Info (12023): Found entity 1: cntr_qef File: D:/cinnabon/db/cntr_qef.tdf Line: 25
Info (12128): Elaborating entity "cntr_qef" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qef:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "a_fefifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf
    Info (12023): Found entity 1: cmpr_0jg File: D:/cinnabon/db/cmpr_0jg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0jg" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_0jg:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12128): Elaborating entity "descriptor_write_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1141
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_command_grabber" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2931
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_m_read" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2951
Info (10264): Verilog HDL Case Statement information at cinnabon_qsys_sgdma.v(1473): all case item expressions in this case statement are onehot File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1473
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_m_readfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2970
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_m_readfifo_m_readfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1707
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1607
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1607
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1607
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "69"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf
    Info (12023): Found entity 1: scfifo_1741 File: D:/cinnabon/db/scfifo_1741.tdf Line: 24
Info (12128): Elaborating entity "scfifo_1741" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf
    Info (12023): Found entity 1: a_dpfifo_8d41 File: D:/cinnabon/db/a_dpfifo_8d41.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_8d41" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo" File: D:/cinnabon/db/scfifo_1741.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf
    Info (12023): Found entity 1: altsyncram_peh1 File: D:/cinnabon/db/altsyncram_peh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_peh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_8d41.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf
    Info (12023): Found entity 1: cmpr_c09 File: D:/cinnabon/db/cmpr_c09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cmpr_c09:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_8d41.tdf Line: 54
Info (12128): Elaborating entity "cmpr_c09" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cmpr_c09:two_comparison" File: D:/cinnabon/db/a_dpfifo_8d41.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf
    Info (12023): Found entity 1: cntr_6s7 File: D:/cinnabon/db/cntr_6s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_6s7" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_6s7:usedw_counter" File: D:/cinnabon/db/a_dpfifo_8d41.tdf Line: 57
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_m_write" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 3002
Info (12128): Elaborating entity "byteenable_gen_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2438
Info (12128): Elaborating entity "sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2089
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2027
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_sixteen_bit_byteenable_FSM" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 1922
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_command_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 3015
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2490
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2490
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2490
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "104"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf
    Info (12023): Found entity 1: scfifo_8k31 File: D:/cinnabon/db/scfifo_8k31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8k31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf
    Info (12023): Found entity 1: a_dpfifo_fq31 File: D:/cinnabon/db/a_dpfifo_fq31.tdf Line: 30
Info (12128): Elaborating entity "a_dpfifo_fq31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo" File: D:/cinnabon/db/scfifo_8k31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf
    Info (12023): Found entity 1: altsyncram_ndh1 File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ndh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_fq31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf
    Info (12023): Found entity 1: cmpr_809 File: D:/cinnabon/db/cmpr_809.tdf Line: 22
Info (12128): Elaborating entity "cmpr_809" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cmpr_809:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_fq31.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf
    Info (12023): Found entity 1: cntr_2s7 File: D:/cinnabon/db/cntr_2s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_2s7" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_2s7:usedw_counter" File: D:/cinnabon/db/a_dpfifo_fq31.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf
    Info (12023): Found entity 1: cntr_mrb File: D:/cinnabon/db/cntr_mrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_mrb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr" File: D:/cinnabon/db/a_dpfifo_fq31.tdf Line: 53
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_desc_address_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 3028
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2553
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2553
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2553
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf
    Info (12023): Found entity 1: mux_l0d File: D:/cinnabon/db/mux_l0d.tdf Line: 22
Info (12128): Elaborating entity "mux_l0d" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_l0d:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_status_token_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 3041
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2616
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2616
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2616
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf
    Info (12023): Found entity 1: scfifo_pi31 File: D:/cinnabon/db/scfifo_pi31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_pi31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf
    Info (12023): Found entity 1: a_dpfifo_0p31 File: D:/cinnabon/db/a_dpfifo_0p31.tdf Line: 30
Info (12128): Elaborating entity "a_dpfifo_0p31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo" File: D:/cinnabon/db/scfifo_pi31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf
    Info (12023): Found entity 1: altsyncram_pah1 File: D:/cinnabon/db/altsyncram_pah1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pah1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_pah1:FIFOram" File: D:/cinnabon/db/a_dpfifo_0p31.tdf Line: 43
Info (12128): Elaborating entity "cinnabon_qsys_sgdma_stream_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 3059
Info (12128): Elaborating entity "scfifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2679
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2679
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo" with the following parameter: File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v Line: 2679
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVGX"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "69"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5j31.tdf
    Info (12023): Found entity 1: scfifo_5j31 File: D:/cinnabon/db/scfifo_5j31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_5j31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cp31.tdf
    Info (12023): Found entity 1: a_dpfifo_cp31 File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_cp31" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo" File: D:/cinnabon/db/scfifo_5j31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbh1.tdf
    Info (12023): Found entity 1: altsyncram_hbh1 File: D:/cinnabon/db/altsyncram_hbh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hbh1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram" File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf
    Info (12023): Found entity 1: cmpr_909 File: D:/cinnabon/db/cmpr_909.tdf Line: 22
Info (12128): Elaborating entity "cmpr_909" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cmpr_909:almost_full_comparer" File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 53
Info (12128): Elaborating entity "cmpr_909" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cmpr_909:two_comparison" File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf
    Info (12023): Found entity 1: cntr_3s7 File: D:/cinnabon/db/cntr_3s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_3s7" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_3s7:usedw_counter" File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf
    Info (12023): Found entity 1: cntr_nrb File: D:/cinnabon/db/cntr_nrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_nrb" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_nrb:wr_ptr" File: D:/cinnabon/db/a_dpfifo_cp31.tdf Line: 57
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 454
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 475
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 535
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 595
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_read_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_descriptor_write_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 779
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_ip_txs_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_ip_bar1_0_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 924
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_read_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1005
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_m_write_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1086
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_read_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1167
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_descriptor_write_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1248
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1332
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1373
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1457
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1498
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1514
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router:router|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1530
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_001:router_001|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_003" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1562
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_003:router_003|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv Line: 174
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_005" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1594
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_005:router_005|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv Line: 180
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_006" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1610
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_router_006_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_router_006:router_006|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1660
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1710
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_cmd_demux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1750
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_cmd_demux_002" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1773
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_cmd_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1836
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_cmd_mux_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1871
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_rsp_demux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1900
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_rsp_demux_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1935
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_rsp_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1952
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 1975
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_rsp_width_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 2098
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 2230
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v Line: 2325
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 483
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_ip_cra_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 351
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 415
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_ip_bar2_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 496
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_ip_cra_agent" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 580
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 621
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_router" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 762
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_router_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router:router|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_router_001" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 778
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_router_001_default_decode" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_router_001:router_001|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 844
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 894
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_cmd_demux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 967
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_cmd_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 984
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_rsp_demux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 1018
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_rsp_mux" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 1058
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 1124
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 1256
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_avalon_st_adapter" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v Line: 1351
Info (12128): Elaborating entity "cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|cinnabon_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cinnabon_qsys_irq_mapper" for hierarchy "cinnabon_qsys:u0|cinnabon_qsys_irq_mapper:irq_mapper" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 490
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cinnabon_qsys:u0|altera_reset_controller:rst_controller" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 553
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cinnabon_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cinnabon_qsys:u0|altera_reset_controller:rst_controller_001" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 616
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cinnabon_qsys:u0|altera_reset_controller:rst_controller_002" File: D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v Line: 679
Warning (12125): Using design file heart_beat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: heart_beat File: D:/cinnabon/heart_beat.v Line: 1
Info (12128): Elaborating entity "heart_beat" for hierarchy "heart_beat:heart_beat_clk50" File: D:/cinnabon/cinnabon.v Line: 516
Warning (10230): Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26) File: D:/cinnabon/heart_beat.v Line: 18
Warning (12020): Port "address_a" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 505
Warning (12020): Port "address_b" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 505
Warning (12030): Port "usedw" on the entity instantiation of "rd_bypass_fifo" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 436
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[8]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 187
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[7]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 187
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|rd_bpfifo_usedw[6]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v Line: 205
Warning (12030): Port "q_b" on the entity instantiation of "cpl_ram" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic. File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 448
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[73]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[72]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[71]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[70]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[69]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[68]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[67]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[66]" is missing source, defaulting to GND File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v Line: 164
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[68]" File: D:/cinnabon/db/altsyncram_hbh1.tdf Line: 2215
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[0]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 39
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[1]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 71
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[2]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 103
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[32]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 1063
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[33]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 1095
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[34]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 1127
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[80]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2599
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[81]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2631
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[82]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2663
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[83]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2695
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[84]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2727
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[85]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2759
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[86]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2791
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[87]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2823
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[88]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2855
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[89]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2887
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[90]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2919
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[91]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2951
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[92]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 2983
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[93]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3015
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[94]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3047
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[95]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3079
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[96]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3111
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[99]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3207
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[100]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3239
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[101]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3271
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[102]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3303
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|q_b[103]" File: D:/cinnabon/db/altsyncram_ndh1.tdf Line: 3335
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|q_b[68]" File: D:/cinnabon/db/altsyncram_peh1.tdf Line: 2215
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[32]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1063
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[33]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1095
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[34]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1127
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[35]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1159
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[36]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1191
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[37]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1223
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[38]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1255
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[39]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1287
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[40]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1319
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[41]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1351
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[42]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1383
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[43]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1415
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[44]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1447
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[45]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1479
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[46]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1511
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[47]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1543
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[48]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1575
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[49]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1607
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[50]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1639
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[51]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1671
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[52]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1703
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[53]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1735
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[54]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1767
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[55]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1799
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[56]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1831
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[57]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1863
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[58]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1895
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[59]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1927
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[60]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1959
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[61]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 1991
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[62]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 2023
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[63]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 2055
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[68]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 2215
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[98]" File: D:/cinnabon/db/altsyncram_bfh1.tdf Line: 3175
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[32]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1063
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[33]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1095
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[34]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1127
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[35]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1159
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[36]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1191
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[37]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1223
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[38]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1255
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[39]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1287
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[40]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1319
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[41]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1351
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[42]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1383
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[43]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1415
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[44]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1447
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[45]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1479
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[46]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1511
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[47]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1543
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[48]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1575
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[49]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1607
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[50]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1639
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[51]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1671
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[52]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1703
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[53]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1735
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[54]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1767
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[55]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1799
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[56]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1831
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[57]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1863
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[58]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1895
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[59]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1927
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[60]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1959
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[61]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 1991
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[62]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 2023
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[63]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 2055
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[98]" File: D:/cinnabon/db/altsyncram_1fh1.tdf Line: 3175
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|q_b[64]" File: D:/cinnabon/db/altsyncram_5tl1.tdf Line: 2021
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[8]" File: D:/cinnabon/db/altsyncram_leh1.tdf Line: 295
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[9]" File: D:/cinnabon/db/altsyncram_leh1.tdf Line: 327
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[72]" File: D:/cinnabon/db/altsyncram_heh1.tdf Line: 2343
        Warning (14320): Synthesized away node "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[81]" File: D:/cinnabon/db/altsyncram_heh1.tdf Line: 2631
Info (286030): Timing-Driven Synthesis is running
Warning (284006): Flipped 1 bits in user-encoded state machine |cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_assembler_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0"
Info (12133): Instantiated megafunction "cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf
    Info (12023): Found entity 1: shift_taps_78n File: D:/cinnabon/db/shift_taps_78n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf
    Info (12023): Found entity 1: altsyncram_o2b1 File: D:/cinnabon/db/altsyncram_o2b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf
    Info (12023): Found entity 1: cntr_usf File: D:/cinnabon/db/cntr_usf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf
    Info (12023): Found entity 1: cntr_lch File: D:/cinnabon/db/cntr_lch.tdf Line: 25
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: D:/cinnabon/cinnabon.v Line: 232
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: D:/cinnabon/cinnabon.v Line: 239
    Warning (13040): bidirectional pin "ENET_MDIO" has no driver File: D:/cinnabon/cinnabon.v Line: 246
    Warning (13040): bidirectional pin "FAN_CTRL" has no driver File: D:/cinnabon/cinnabon.v Line: 260
    Warning (13040): bidirectional pin "FS_DQ[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[17]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[18]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[19]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[20]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[21]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[22]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[23]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[24]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[25]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[26]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[27]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[28]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[29]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[30]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "FS_DQ[31]" has no driver File: D:/cinnabon/cinnabon.v Line: 270
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/cinnabon/cinnabon.v Line: 273
    Warning (13040): bidirectional pin "G_SENSOR_SDAT" has no driver File: D:/cinnabon/cinnabon.v Line: 278
    Warning (13040): bidirectional pin "HSMC_CLKOUT_N1" has no driver File: D:/cinnabon/cinnabon.v Line: 297
    Warning (13040): bidirectional pin "HSMC_CLKOUT_N2" has no driver File: D:/cinnabon/cinnabon.v Line: 298
    Warning (13040): bidirectional pin "HSMC_CLKOUT_P1" has no driver File: D:/cinnabon/cinnabon.v Line: 299
    Warning (13040): bidirectional pin "HSMC_CLKOUT_P2" has no driver File: D:/cinnabon/cinnabon.v Line: 300
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 301
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 301
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 301
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 301
    Warning (13040): bidirectional pin "HSMC_I2C_SDAT" has no driver File: D:/cinnabon/cinnabon.v Line: 303
    Warning (13040): bidirectional pin "HSMC_RX_D_N[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_N[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 304
    Warning (13040): bidirectional pin "HSMC_RX_D_P[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_RX_D_P[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 305
    Warning (13040): bidirectional pin "HSMC_TX_D_N[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_N[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 306
    Warning (13040): bidirectional pin "HSMC_TX_D_P[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[8]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[9]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[10]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[11]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[12]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[13]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[14]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[15]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "HSMC_TX_D_P[16]" has no driver File: D:/cinnabon/cinnabon.v Line: 307
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: D:/cinnabon/cinnabon.v Line: 311
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: D:/cinnabon/cinnabon.v Line: 320
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: D:/cinnabon/cinnabon.v Line: 342
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: D:/cinnabon/cinnabon.v Line: 343
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: D:/cinnabon/cinnabon.v Line: 343
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: D:/cinnabon/cinnabon.v Line: 343
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: D:/cinnabon/cinnabon.v Line: 343
Info (13000): Registers with preset signals will power-up high File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v Line: 87
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 226
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 227
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 227
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 228
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 229
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 230
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 231
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 233
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 233
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 233
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 233
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 234
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 235
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 238
    Warning (13410): Pin "ENET_GTX_CLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 242
    Warning (13410): Pin "ENET_MDC" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 245
    Warning (13410): Pin "ENET_RST_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 247
    Warning (13410): Pin "ENET_TX_DATA[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 255
    Warning (13410): Pin "ENET_TX_DATA[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 255
    Warning (13410): Pin "ENET_TX_DATA[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 255
    Warning (13410): Pin "ENET_TX_DATA[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 255
    Warning (13410): Pin "ENET_TX_EN" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 256
    Warning (13410): Pin "ENET_TX_ER" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 257
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 263
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 264
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 266
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 267
    Warning (13410): Pin "FL_RESET_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 268
    Warning (13410): Pin "FS_ADDR[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[8]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[9]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[10]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[11]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[12]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[13]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[14]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[15]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[16]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[17]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[18]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[19]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[20]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[21]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[22]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[23]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[24]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[25]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "FS_ADDR[26]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 271
    Warning (13410): Pin "G_SENSOR_SCLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 277
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 281
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 282
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 283
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 284
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 285
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 286
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 287
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 288
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 296
    Warning (13410): Pin "HSMC_I2C_SCLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 302
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 310
    Warning (13410): Pin "LCD_EN" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 321
    Warning (13410): Pin "LCD_ON" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 322
    Warning (13410): Pin "LCD_RS" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 323
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 324
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 327
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 330
    Warning (13410): Pin "PCIE_WAKE_N" is stuck at VCC File: D:/cinnabon/cinnabon.v Line: 338
    Warning (13410): Pin "SD_CLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 341
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 348
    Warning (13410): Pin "SSRAM_ADSC_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 351
    Warning (13410): Pin "SSRAM_ADSP_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 352
    Warning (13410): Pin "SSRAM_ADV_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 353
    Warning (13410): Pin "SSRAM_BE[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 354
    Warning (13410): Pin "SSRAM_BE[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 354
    Warning (13410): Pin "SSRAM_BE[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 354
    Warning (13410): Pin "SSRAM_BE[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 354
    Warning (13410): Pin "SSRAM_CLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 355
    Warning (13410): Pin "SSRAM_GW_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 356
    Warning (13410): Pin "SSRAM_OE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 357
    Warning (13410): Pin "SSRAM_WE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 358
    Warning (13410): Pin "SSRAM0_CE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 359
    Warning (13410): Pin "SSRAM1_CE_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 360
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 369
    Warning (13410): Pin "UART_RTS" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 374
    Warning (13410): Pin "UART_TXD" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 376
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 379
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 380
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 381
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 382
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 383
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 384
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 385
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/cinnabon/cinnabon.v Line: 386
Info (17049): 713 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|Add2~20" File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 389
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'cinnabon.sdc'
Warning (332174): Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332174): Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 15
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332174): Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332174): Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 16
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 16
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332054): Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000       refclk
    Info (332111):    0.800 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]
    Info (332111):    4.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]
    Info (332111):    4.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]
    Info (332111):    0.800 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk
    Info (332111):    4.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout
    Info (332111):    4.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout
    Info (332111):    4.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout
    Info (332111):    8.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout
    Info (332111):    8.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 617 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (144001): Generated suppressed messages file D:/cinnabon/cinnabon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "FS_ADDR[0]" is virtual output pin File: D:/cinnabon/cinnabon.v Line: 271
Warning (21074): Design contains 59 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/cinnabon/cinnabon.v Line: 217
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/cinnabon/cinnabon.v Line: 220
    Warning (15610): No output dependent on input pin "ENET_INT_N" File: D:/cinnabon/cinnabon.v Line: 243
    Warning (15610): No output dependent on input pin "ENET_LINK100" File: D:/cinnabon/cinnabon.v Line: 244
    Warning (15610): No output dependent on input pin "ENET_RX_CLK" File: D:/cinnabon/cinnabon.v Line: 248
    Warning (15610): No output dependent on input pin "ENET_RX_COL" File: D:/cinnabon/cinnabon.v Line: 249
    Warning (15610): No output dependent on input pin "ENET_RX_CRS" File: D:/cinnabon/cinnabon.v Line: 250
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[0]" File: D:/cinnabon/cinnabon.v Line: 251
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[1]" File: D:/cinnabon/cinnabon.v Line: 251
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[2]" File: D:/cinnabon/cinnabon.v Line: 251
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[3]" File: D:/cinnabon/cinnabon.v Line: 251
    Warning (15610): No output dependent on input pin "ENET_RX_DV" File: D:/cinnabon/cinnabon.v Line: 252
    Warning (15610): No output dependent on input pin "ENET_RX_ER" File: D:/cinnabon/cinnabon.v Line: 253
    Warning (15610): No output dependent on input pin "ENET_TX_CLK" File: D:/cinnabon/cinnabon.v Line: 254
    Warning (15610): No output dependent on input pin "FL_RY" File: D:/cinnabon/cinnabon.v Line: 265
    Warning (15610): No output dependent on input pin "G_SENSOR_INT1" File: D:/cinnabon/cinnabon.v Line: 276
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: D:/cinnabon/cinnabon.v Line: 291
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_N1" File: D:/cinnabon/cinnabon.v Line: 292
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_N2" File: D:/cinnabon/cinnabon.v Line: 293
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: D:/cinnabon/cinnabon.v Line: 294
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: D:/cinnabon/cinnabon.v Line: 295
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/cinnabon/cinnabon.v Line: 314
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/cinnabon/cinnabon.v Line: 317
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/cinnabon/cinnabon.v Line: 317
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/cinnabon/cinnabon.v Line: 317
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/cinnabon/cinnabon.v Line: 317
    Warning (15610): No output dependent on input pin "SD_WP_N" File: D:/cinnabon/cinnabon.v Line: 344
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: D:/cinnabon/cinnabon.v Line: 347
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "SW[17]" File: D:/cinnabon/cinnabon.v Line: 363
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/cinnabon/cinnabon.v Line: 366
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/cinnabon/cinnabon.v Line: 367
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/cinnabon/cinnabon.v Line: 368
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/cinnabon/cinnabon.v Line: 370
    Warning (15610): No output dependent on input pin "UART_CTS" File: D:/cinnabon/cinnabon.v Line: 373
    Warning (15610): No output dependent on input pin "UART_RXD" File: D:/cinnabon/cinnabon.v Line: 375
Info (21057): Implemented 9285 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 63 input pins
    Info (21059): Implemented 206 output pins
    Info (21060): Implemented 195 bidirectional pins
    Info (21061): Implemented 7842 logic cells
    Info (21064): Implemented 971 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 787 warnings
    Info: Peak virtual memory: 1113 megabytes
    Info: Processing ended: Fri Jan 24 17:30:04 2020
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/cinnabon/cinnabon.map.smsg.


