Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 11:33:26 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           210         
TIMING-18  Warning           Missing input or output delay                         1           
TIMING-20  Warning           Non-clocked latch                                     64          
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (453)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (274)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (453)
--------------------------------------------------
 There are 453 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.794        0.000                      0                    2        0.304        0.000                      0                    2        4.650        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.794        0.000                      0                    2        0.304        0.000                      0                    2        4.650        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.468ns (21.085%)  route 1.752ns (78.915%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.222     4.237    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.223     4.460 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           0.427     4.887    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.980 r  counter_BUFG[1]_inst/O
                         net (fo=63, routed)          1.324     6.305    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     6.457 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.457    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.091    13.866    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.371    14.237    
                         clock uncertainty           -0.035    14.202    
    SLICE_X56Y146        FDCE (Setup_fdce_C_D)        0.049    14.251    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             9.258ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.390ns (51.635%)  route 0.365ns (48.365%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.222     4.237    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.223     4.460 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=2, routed)           0.365     4.826    clkdiv_inst/out[0]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.043     4.869 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     4.869    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     4.993 r  clkdiv_inst/div_res_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.993    clkdiv_inst/div_res_reg[0]_i_1_n_7
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.091    13.866    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
                         clock pessimism              0.371    14.237    
                         clock uncertainty           -0.035    14.202    
    SLICE_X56Y146        FDCE (Setup_fdce_C_D)        0.049    14.251    clkdiv_inst/div_res_reg[0]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  9.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.761%)  route 0.192ns (51.239%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.541     1.787    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.100     1.887 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=2, routed)           0.192     2.079    clkdiv_inst/out[0]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.107 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.107    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.162 r  clkdiv_inst/div_res_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.162    clkdiv_inst/div_res_reg[0]_i_1_n_7
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.740     2.225    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y146        FDCE (Hold_fdce_C_D)         0.071     1.858    clkdiv_inst/div_res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.210ns (52.200%)  route 0.192ns (47.800%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.541     1.787    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.100     1.887 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=2, routed)           0.192     2.079    clkdiv_inst/out[0]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.107 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.107    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.189 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.189    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.740     2.225    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y146        FDCE (Hold_fdce_C_D)         0.071     1.858    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_inst/div_res_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/div_res_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           471 Endpoints
Min Delay           471 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 2.247ns (37.222%)  route 3.790ns (62.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[0]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[0]/Q
                         net (fo=6, routed)           3.790     4.013    BTNX_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         2.024     6.037 r  BTNX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.037    BTNX[0]
    W16                                                               r  BTNX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 2.258ns (37.541%)  route 3.756ns (62.459%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[2]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[2]/Q
                         net (fo=6, routed)           3.756     3.979    BTNX_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.035     6.014 r  BTNX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.014    BTNX[2]
    W19                                                               r  BTNX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 2.248ns (37.771%)  route 3.704ns (62.229%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[1]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[1]/Q
                         net (fo=6, routed)           3.704     3.927    BTNX_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.025     5.952 r  BTNX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.952    BTNX[1]
    W15                                                               r  BTNX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/BTNX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BTNX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 2.259ns (39.182%)  route 3.506ns (60.818%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE                         0.000     0.000 r  mat_key_inst/BTNX_reg[3]/C
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mat_key_inst/BTNX_reg[3]/Q
                         net (fo=6, routed)           3.506     3.729    BTNX_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.036     5.765 r  BTNX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.765    BTNX[3]
    W18                                                               r  BTNX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 0.588ns (10.883%)  route 4.815ns (89.117%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  vga_inst/row_reg[3]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[3]/Q
                         net (fo=74, routed)          0.729     0.933    vga_inst/Q[0]
    SLICE_X15Y66         LUT3 (Prop_lut3_I1_O)        0.126     1.059 f  vga_inst/pixel_data[11]_i_208/O
                         net (fo=32, routed)          1.916     2.974    page_debug_inst/pixel_data[11]_i_151
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.043     3.017 f  page_debug_inst/pixel_data[11]_i_245/O
                         net (fo=1, routed)           0.101     3.118    vga_inst/pixel_data[10]_i_15_3
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.161 f  vga_inst/pixel_data[11]_i_135/O
                         net (fo=2, routed)           0.448     3.610    vga_inst/pixel_data[11]_i_135_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I1_O)        0.043     3.653 f  vga_inst/pixel_data[11]_i_59/O
                         net (fo=1, routed)           0.540     4.193    vga_inst/pixel_data[11]_i_59_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I3_O)        0.043     4.236 r  vga_inst/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.441     4.677    vga_inst/pixel_data[11]_i_21_n_0
    SLICE_X16Y63         LUT6 (Prop_lut6_I2_O)        0.043     4.720 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=3, routed)           0.640     5.360    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.043     5.403 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.403    page_debug_inst/D[8]
    SLICE_X13Y66         FDCE                                         r  page_debug_inst/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst/pixel_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 0.588ns (10.883%)  route 4.815ns (89.117%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  vga_inst/row_reg[3]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[3]/Q
                         net (fo=74, routed)          0.729     0.933    vga_inst/Q[0]
    SLICE_X15Y66         LUT3 (Prop_lut3_I1_O)        0.126     1.059 f  vga_inst/pixel_data[11]_i_208/O
                         net (fo=32, routed)          1.916     2.974    page_debug_inst/pixel_data[11]_i_151
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.043     3.017 f  page_debug_inst/pixel_data[11]_i_245/O
                         net (fo=1, routed)           0.101     3.118    vga_inst/pixel_data[10]_i_15_3
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.161 f  vga_inst/pixel_data[11]_i_135/O
                         net (fo=2, routed)           0.448     3.610    vga_inst/pixel_data[11]_i_135_n_0
    SLICE_X15Y62         LUT5 (Prop_lut5_I1_O)        0.043     3.653 f  vga_inst/pixel_data[11]_i_59/O
                         net (fo=1, routed)           0.540     4.193    vga_inst/pixel_data[11]_i_59_n_0
    SLICE_X18Y63         LUT6 (Prop_lut6_I3_O)        0.043     4.236 r  vga_inst/pixel_data[11]_i_21/O
                         net (fo=1, routed)           0.441     4.677    vga_inst/pixel_data[11]_i_21_n_0
    SLICE_X16Y63         LUT6 (Prop_lut6_I2_O)        0.043     4.720 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=3, routed)           0.640     5.360    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I2_O)        0.043     5.403 r  vga_inst/pixel_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.403    page_debug_inst/D[2]
    SLICE_X13Y66         FDCE                                         r  page_debug_inst/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.391ns  (logic 0.588ns (10.906%)  route 4.803ns (89.094%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  vga_inst/row_reg[3]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[3]/Q
                         net (fo=74, routed)          0.729     0.933    vga_inst/Q[0]
    SLICE_X15Y66         LUT3 (Prop_lut3_I1_O)        0.126     1.059 r  vga_inst/pixel_data[11]_i_206/O
                         net (fo=33, routed)          1.790     2.848    page_debug_inst/pixel_data[11]_i_97_0
    SLICE_X17Y57         LUT6 (Prop_lut6_I4_O)        0.043     2.891 f  page_debug_inst/pixel_data[11]_i_211/O
                         net (fo=1, routed)           0.450     3.341    vga_inst/pixel_data[10]_i_18_3
    SLICE_X16Y57         LUT6 (Prop_lut6_I5_O)        0.043     3.384 f  vga_inst/pixel_data[11]_i_118/O
                         net (fo=2, routed)           0.566     3.950    vga_inst/pixel_data[11]_i_118_n_0
    SLICE_X16Y59         LUT6 (Prop_lut6_I1_O)        0.043     3.993 r  vga_inst/pixel_data[10]_i_18/O
                         net (fo=1, routed)           0.256     4.249    vga_inst/pixel_data[10]_i_18_n_0
    SLICE_X16Y61         LUT6 (Prop_lut6_I5_O)        0.043     4.292 f  vga_inst/pixel_data[10]_i_9/O
                         net (fo=1, routed)           0.548     4.840    vga_inst/pixel_data[10]_i_9_n_0
    SLICE_X16Y63         LUT6 (Prop_lut6_I4_O)        0.043     4.883 r  vga_inst/pixel_data[10]_i_3/O
                         net (fo=1, routed)           0.465     5.348    vga_inst/pixel_data[10]_i_3_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.043     5.391 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     5.391    page_debug_inst/D[7]
    SLICE_X12Y65         FDCE                                         r  page_debug_inst/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst/pixel_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.343ns  (logic 0.588ns (11.004%)  route 4.755ns (88.996%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  vga_inst/row_reg[3]/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/row_reg[3]/Q
                         net (fo=74, routed)          0.674     0.878    vga_inst/Q[0]
    SLICE_X16Y66         LUT3 (Prop_lut3_I1_O)        0.126     1.004 r  vga_inst/pixel_data[11]_i_207/O
                         net (fo=64, routed)          1.724     2.728    page_debug_inst/pixel_data[11]_i_97
    SLICE_X20Y58         LUT6 (Prop_lut6_I5_O)        0.043     2.771 f  page_debug_inst/pixel_data[11]_i_197/O
                         net (fo=1, routed)           0.362     3.133    vga_inst/pixel_data[11]_i_39_3
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.043     3.176 f  vga_inst/pixel_data[11]_i_99/O
                         net (fo=1, routed)           0.440     3.616    vga_inst/pixel_data[11]_i_99_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I5_O)        0.043     3.659 f  vga_inst/pixel_data[11]_i_39/O
                         net (fo=1, routed)           0.582     4.241    vga_inst/pixel_data[11]_i_39_n_0
    SLICE_X18Y62         LUT6 (Prop_lut6_I3_O)        0.043     4.284 r  vga_inst/pixel_data[11]_i_14/O
                         net (fo=1, routed)           0.436     4.719    vga_inst/pixel_data[11]_i_14_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I1_O)        0.043     4.762 r  vga_inst/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.538     5.300    vga_inst/pixel_data[11]_i_4_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.043     5.343 r  vga_inst/pixel_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.343    page_debug_inst/D[3]
    SLICE_X12Y65         FDCE                                         r  page_debug_inst/pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNY[1]
                            (input port)
  Destination:            mat_key_inst/status_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 0.610ns (12.459%)  route 4.285ns (87.541%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTNY[1] (IN)
                         net (fo=0)                   0.000     0.000    BTNY[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.610     0.610 r  BTNY_IBUF[1]_inst/O
                         net (fo=4, routed)           4.285     4.894    mat_key_inst/D[1]
    SLICE_X24Y65         FDRE                                         r  mat_key_inst/status_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 3.204ns (67.114%)  route 1.570ns (32.886%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE                         0.000     0.000 r  vga_inst/h_sync_reg/C
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga_inst/h_sync_reg/Q
                         net (fo=1, routed)           1.570     1.829    h_sync_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.945     4.774 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     4.774    h_sync
    M22                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mat_key_inst/status_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.091ns (60.833%)  route 0.059ns (39.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[3][3]/C
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/status_reg[3][3]/Q
                         net (fo=2, routed)           0.059     0.150    mat_key_inst/status_reg_n_0_[3][3]
    SLICE_X17Y55         FDRE                                         r  mat_key_inst/buffer_reg[3][3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.854%)  route 0.097ns (49.146%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][1][0]/C
    SLICE_X21Y59         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[1][1][0]/Q
                         net (fo=2, routed)           0.097     0.197    mat_key_inst/p_4_in[1]
    SLICE_X21Y59         FDRE                                         r  mat_key_inst/buffer_reg[1][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.517%)  route 0.098ns (49.483%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][2][0]/C
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[3][2][0]/Q
                         net (fo=2, routed)           0.098     0.198    mat_key_inst/p_13_in[1]
    SLICE_X17Y71         FDRE                                         r  mat_key_inst/buffer_reg[3][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][2][0]/C
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[1][2][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_5_in[1]
    SLICE_X19Y56         FDRE                                         r  mat_key_inst/buffer_reg[1][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][0][0]/C
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][0][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_7_in[1]
    SLICE_X19Y55         FDRE                                         r  mat_key_inst/buffer_reg[2][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.452%)  route 0.102ns (50.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][1][0]/C
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][1][0]/Q
                         net (fo=2, routed)           0.102     0.202    mat_key_inst/p_8_in[1]
    SLICE_X25Y58         FDRE                                         r  mat_key_inst/buffer_reg[2][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][0][0]/C
    SLICE_X17Y68         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][0][0]/Q
                         net (fo=2, routed)           0.105     0.205    mat_key_inst/sel0[1]
    SLICE_X17Y69         FDRE                                         r  mat_key_inst/buffer_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.457%)  route 0.106ns (51.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[0][3]/C
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[0][3]/Q
                         net (fo=2, routed)           0.106     0.206    mat_key_inst/status_reg_n_0_[0][3]
    SLICE_X23Y66         FDRE                                         r  mat_key_inst/buffer_reg[0][3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_debug_inst/pixel_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE                         0.000     0.000 r  page_debug_inst/pixel_data_reg[4]/C
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  page_debug_inst/pixel_data_reg[4]/Q
                         net (fo=1, routed)           0.107     0.207    vga_inst/pixel_data_reg[11]_1[2]
    SLICE_X12Y66         FDRE                                         r  vga_inst/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (61.086%)  route 0.082ns (38.914%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[0]/C
    SLICE_X15Y69         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga_inst/v_count_reg[0]/Q
                         net (fo=13, routed)          0.082     0.182    vga_inst/v_count_reg_n_0_[0]
    SLICE_X14Y69         LUT6 (Prop_lut6_I1_O)        0.028     0.210 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.210    vga_inst/v_count[9]_i_2_n_0
    SLICE_X14Y69         FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 0.770ns (16.399%)  route 3.926ns (83.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          3.926     4.696    clkdiv_inst/AR[0]
    SLICE_X56Y146        FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.091     3.866    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 0.770ns (16.399%)  route 3.926ns (83.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          3.926     4.696    clkdiv_inst/AR[0]
    SLICE_X56Y146        FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.091     3.866    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.152ns (6.490%)  route 2.184ns (93.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.184     2.336    clkdiv_inst/AR[0]
    SLICE_X56Y146        FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.740     2.225    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.152ns (6.490%)  route 2.184ns (93.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.184     2.336    clkdiv_inst/AR[0]
    SLICE_X56Y146        FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.740     2.225    clkdiv_inst/sys_clk
    SLICE_X56Y146        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C





