###############################################################################
#
# IAR ELF Linker V9.32.2.340/W64 for ARM                  27/May/2023  09:30:56
# Copyright 2007-2023 IAR Systems AB.
#
#    Output file  =  D:\Study\Project_ARM\Firmware1\Debug\Exe\Firmware1.out
#    Map file     =  D:\Study\Project_ARM\Firmware1\Debug\List\Firmware1.map
#    Command line =
#        -f D:\Study\Project_ARM\Firmware1\Debug\Exe\Firmware1.out.rsp
#        (D:\Study\Project_ARM\Firmware1\Debug\Obj\source\Clock.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\source\Firmware1.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\source\GPIO.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\source\Middleware.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\source\Port.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\startup\startup_MKL46Z4.o
#        D:\Study\Project_ARM\Firmware1\Debug\Obj\startup\system_MKL46Z4.o
#        --no_out_extension -o
#        D:\Study\Project_ARM\Firmware1\Debug\Exe\Firmware1.out --map
#        D:\Study\Project_ARM\Firmware1\Debug\List\Firmware1.map --config
#        "C:\Program Files\IAR Systems\Embedded Workbench
#        9.1\arm/config/linker/NXP/MKL46Z256xxx4.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale --cpu=Cortex-M0+
#        --fpu=None)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__CPP_Runtime   = 1
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because --advanced_heap
was not specified and the application did not appear to
be primarily optimized for speed.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x410 to 0x3'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 4K, alignment = 8 { };
"P3":  place in [from 0x1fff'e000 to 0x1fff'ffff] |
                [from 0x2000'0000 to 0x2000'5fff] {
          rw, block CSTACK, block HEAP };
"P5":  place in [from 0x400 to 0x40f] { section FlashConfig };
initialize by copy { rw };

No sections matched the following patterns:

  ro section application_specific_ro  in "P2|P4"
  rw section application_specific_rw  in "P2|P4"


  Section            Kind         Address   Size  Object
  -------            ----         -------   ----  ------
"A0":                                       0xc0
  .intvec            ro code          0x0   0xc0  startup_MKL46Z4.o [2]
                                   - 0xc0   0xc0

"P1", part 1 of 2:                         0x13c
  .rodata            const           0xc0    0x2  Middleware.o [1]
  .text              ro code         0xc4   0x40  Clock.o [1]
  .text              ro code        0x104   0x64  GPIO.o [1]
  .text              ro code        0x168   0x30  copy_init3.o [4]
  .text              ro code        0x198   0x28  data_init.o [4]
  .text              ro code        0x1c0   0x24  startup_MKL46Z4.o [2]
  .iar.init_table    const          0x1e4   0x14  - Linker created -
  Initializer bytes  const          0x1f8    0x4  <for P3 s0>
                                  - 0x1fc  0x13c

"P5":                                       0x10
  FlashConfig        ro code        0x400   0x10  startup_MKL46Z4.o [2]
                                  - 0x410   0x10

"P1", part 2 of 2:                         0x49a
  .text              ro code        0x410  0x1d2  Port.o [1]
  .text              ro code        0x5e4  0x160  Middleware.o [1]
  .text              ro code        0x744   0x78  Firmware1.o [1]
  .text              ro code        0x7bc   0x1e  cmain.o [4]
  .text              ro code        0x7da    0x4  low_level_init.o [3]
  .text              ro code        0x7de    0x8  exit.o [3]
  .text              ro code        0x7e6    0x2  startup_MKL46Z4.o [2]
  .text              ro code        0x7e8    0xa  cexit.o [4]
  .text              ro code        0x7f2    0x2  startup_MKL46Z4.o [2]
  .text              ro code        0x7f4   0x14  exit.o [5]
  .text              ro code        0x808   0x1c  cstartup_M.o [4]
  .text              ro code        0x824    0xc  system_MKL46Z4.o [2]
  .text              ro code        0x830    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x838    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x840    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x848    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x850    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x858    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x860    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x868    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x870    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x878    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x880    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x888    0x8  startup_MKL46Z4.o [2]
  .text              ro code        0x890    0x8  startup_MKL46Z4.o [2]
  .rodata            const          0x898    0x4  Middleware.o [1]
  .rodata            const          0x89c    0x4  Middleware.o [1]
  .rodata            const          0x8a0    0x4  Middleware.o [1]
  .text              ro code        0x8a4    0x2  startup_MKL46Z4.o [2]
  .text              ro code        0x8a6    0x2  startup_MKL46Z4.o [2]
  .text              ro code        0x8a8    0x2  startup_MKL46Z4.o [2]
  .rodata            const          0x8aa    0x0  copy_init3.o [4]
                                  - 0x8aa  0x49a

"P3", part 1 of 2:                           0x4
  P3 s0                       0x1fff'e000    0x4  <Init block>
    .data            inited   0x1fff'e000    0x1  Firmware1.o [1]
                            - 0x1fff'e004    0x4

"P3", part 2 of 2:                         0x800
  CSTACK                      0x1fff'e008  0x800  <Block>
    CSTACK           uninit   0x1fff'e008  0x800  <Block tail>
                            - 0x1fff'e808  0x800

Unused ranges:

         From           To      Size
         ----           --      ----
        0x1fc        0x3ff     0x204
        0x8aa     0x3'ffff  0x3'f756
  0x1fff'e004  0x1fff'e007       0x4
  0x1fff'e808  0x1fff'ffff    0x17f8
  0x2000'0000  0x2000'5fff    0x6000


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Copy (__iar_copy_init3)
    1 source range, total size 0x4 (400% of destination):
                0x1f8   0x4
    1 destination range, total size 0x1:
          0x1fff'e000   0x1



*******************************************************************************
*** MODULE SUMMARY
***

    Module             ro code  ro data  rw data
    ------             -------  -------  -------
command line/config:
    --------------------------------------------
    Total:

D:\Study\Project_ARM\Firmware1\Debug\Obj\source: [1]
    Clock.o                 64
    Firmware1.o            120        1        1
    GPIO.o                 100
    Middleware.o           352       14
    Port.o                 466
    --------------------------------------------
    Total:               1'102       15        1

D:\Study\Project_ARM\Firmware1\Debug\Obj\startup: [2]
    startup_MKL46Z4.o      358
    system_MKL46Z4.o        12
    --------------------------------------------
    Total:                 370

dl6M_tln.a: [3]
    exit.o                   8
    low_level_init.o         4
    --------------------------------------------
    Total:                  12

rt6M_tl.a: [4]
    cexit.o                 10
    cmain.o                 30
    copy_init3.o            48
    cstartup_M.o            28
    data_init.o             40
    --------------------------------------------
    Total:                 156

shb_l.a: [5]
    exit.o                  20
    --------------------------------------------
    Total:                  20

    Gaps                     4
    Linker created                   23    2'048
------------------------------------------------
    Grand Total:         1'664       38    2'049


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address  Size  Type      Object
-----                       -------  ----  ----      ------
.iar.init_table$$Base         0x1e4         --   Gb  - Linker created -
.iar.init_table$$Limit        0x1f8         --   Gb  - Linker created -
?main                         0x7bd        Code  Gb  cmain.o [4]
ADC0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
BLUE_LED_Init                 0x645  0x24  Code  Gb  Middleware.o [1]
BTN1_Init                     0x669  0x24  Code  Gb  Middleware.o [1]
CMP0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
CSTACK$$Base            0x1fff'e008         --   Gb  - Linker created -
CSTACK$$Limit           0x1fff'e808         --   Gb  - Linker created -
Clock_Init                     0xc5  0x40  Code  Gb  Clock.o [1]
DAC0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
DMA0_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
DMA0_IRQHandler               0x831        Code  Wk  startup_MKL46Z4.o [2]
DMA1_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
DMA1_IRQHandler               0x839        Code  Wk  startup_MKL46Z4.o [2]
DMA2_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
DMA2_IRQHandler               0x841        Code  Wk  startup_MKL46Z4.o [2]
DMA3_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
DMA3_IRQHandler               0x849        Code  Wk  startup_MKL46Z4.o [2]
DefaultISR                    0x891        Code  Wk  startup_MKL46Z4.o [2]
FTFA_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
GPIO_ClearPin                 0x153  0x16  Code  Gb  GPIO.o [1]
GPIO_Init                     0x105  0x38  Code  Gb  GPIO.o [1]
GPIO_SetPin                   0x13d  0x16  Code  Gb  GPIO.o [1]
HardFault_Handler             0x7f3        Code  Wk  startup_MKL46Z4.o [2]
I2C0_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
I2C0_IRQHandler               0x851        Code  Wk  startup_MKL46Z4.o [2]
I2C1_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
I2C1_IRQHandler               0x859        Code  Wk  startup_MKL46Z4.o [2]
I2S0_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
I2S0_IRQHandler               0x889        Code  Wk  startup_MKL46Z4.o [2]
LCD_IRQHandler                0x891        Code  Wk  startup_MKL46Z4.o [2]
LED_Blink_Mode                0x68d  0x30  Code  Gb  Middleware.o [1]
LED_Flash_Mode                0x6bd  0x30  Code  Gb  Middleware.o [1]
LLWU_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
LPTMR0_IRQHandler             0x891        Code  Wk  startup_MKL46Z4.o [2]
LVD_LVW_IRQHandler            0x891        Code  Wk  startup_MKL46Z4.o [2]
MCG_IRQHandler                0x891        Code  Wk  startup_MKL46Z4.o [2]
NMI_Handler                   0x7e7        Code  Wk  startup_MKL46Z4.o [2]
NVIC_ClearPendingIRQ          0x41f   0xe  Code  Lc  Port.o [1]
NVIC_EnableIRQ                0x411   0xe  Code  Lc  Port.o [1]
NVIC_SetPriority              0x42d  0x72  Code  Lc  Port.o [1]
PIT_IRQHandler                0x891        Code  Wk  startup_MKL46Z4.o [2]
PORTA_IRQHandler              0x891        Code  Wk  startup_MKL46Z4.o [2]
PORTC_PORTD_IRQHandler        0x745  0x38  Code  Gb  Firmware1.o [1]
PORT_EXTI_ClearFlag           0x5bd  0x26  Code  Gb  Port.o [1]
PORT_EXTI_Config              0x595  0x28  Code  Gb  Port.o [1]
PORT_Init                     0x49f  0xde  Code  Gb  Port.o [1]
PendSV_Handler                0x8a7        Code  Wk  startup_MKL46Z4.o [2]
READ_BTN1                     0x6ed   0xe  Code  Gb  Middleware.o [1]
RED_LED_Init                  0x621  0x24  Code  Gb  Middleware.o [1]
RTC_IRQHandler                0x891        Code  Wk  startup_MKL46Z4.o [2]
RTC_Seconds_IRQHandler        0x891        Code  Wk  startup_MKL46Z4.o [2]
Region$$Table$$Base           0x1e4         --   Gb  - Linker created -
Region$$Table$$Limit          0x1f8         --   Gb  - Linker created -
Reserved20_IRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
Reset_Handler                 0x1c1        Code  Wk  startup_MKL46Z4.o [2]
SPI0_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
SPI0_IRQHandler               0x861        Code  Wk  startup_MKL46Z4.o [2]
SPI1_DriverIRQHandler         0x891        Code  Wk  startup_MKL46Z4.o [2]
SPI1_IRQHandler               0x869        Code  Wk  startup_MKL46Z4.o [2]
SVC_Handler                   0x8a5        Code  Wk  startup_MKL46Z4.o [2]
SysDelay_200ms                0x5ff  0x22  Code  Gb  Middleware.o [1]
SysTick_Handler               0x8a9        Code  Wk  startup_MKL46Z4.o [2]
SystemInit                    0x825   0x8  Code  Gb  system_MKL46Z4.o [2]
Systick_Init                  0x5e5  0x1a  Code  Gb  Middleware.o [1]
TPM0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
TPM1_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
TPM2_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
TSI0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
UART0_DriverIRQHandler        0x891        Code  Wk  startup_MKL46Z4.o [2]
UART0_IRQHandler              0x871        Code  Wk  startup_MKL46Z4.o [2]
UART1_DriverIRQHandler        0x891        Code  Wk  startup_MKL46Z4.o [2]
UART1_IRQHandler              0x879        Code  Wk  startup_MKL46Z4.o [2]
UART2_DriverIRQHandler        0x891        Code  Wk  startup_MKL46Z4.o [2]
UART2_IRQHandler              0x881        Code  Wk  startup_MKL46Z4.o [2]
USB0_IRQHandler               0x891        Code  Wk  startup_MKL46Z4.o [2]
UserConfig_Clock               0xc0   0x2  Data  Gb  Middleware.o [1]
UserConfig_PortC3             0x898   0x4  Data  Gb  Middleware.o [1]
UserConfig_PortD5             0x89c   0x4  Data  Gb  Middleware.o [1]
UserConfig_PortE29            0x8a0   0x4  Data  Gb  Middleware.o [1]
__Vectors                       0x0         --   Gb  startup_MKL46Z4.o [2]
__Vectors_End                  0xc0        Data  Gb  startup_MKL46Z4.o [2]
__Vectors_Size {Abs}           0xc0         --   Gb  startup_MKL46Z4.o [2]
__cmain                       0x7bd        Code  Gb  cmain.o [4]
__exit                        0x7f5  0x14  Code  Gb  exit.o [5]
__iar_copy_init3              0x169  0x30  Code  Gb  copy_init3.o [4]
__iar_data_init3              0x199  0x28  Code  Gb  data_init.o [4]
__iar_program_start           0x809        Code  Gb  cstartup_M.o [4]
__low_level_init              0x7db   0x4  Code  Gb  low_level_init.o [3]
__vector_table                  0x0        Data  Gb  startup_MKL46Z4.o [2]
__vector_table_0x1c            0x1c        Data  Gb  startup_MKL46Z4.o [2]
_call_main                    0x7c9        Code  Gb  cmain.o [4]
_exit                         0x7e9        Code  Gb  cexit.o [4]
exit                          0x7df   0x8  Code  Gb  exit.o [3]
main                          0x77d  0x34  Code  Gb  Firmware1.o [1]
mode                    0x1fff'e000   0x1  Data  Gb  Firmware1.o [1]


[1] = D:\Study\Project_ARM\Firmware1\Debug\Obj\source
[2] = D:\Study\Project_ARM\Firmware1\Debug\Obj\startup
[3] = dl6M_tln.a
[4] = rt6M_tl.a
[5] = shb_l.a

  1'664 bytes of readonly  code memory
     38 bytes of readonly  data memory
  2'049 bytes of readwrite data memory

Errors: none
Warnings: none
