//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	gvdbDelinkLeafBricks
.const .align 4 .f32 NOHIT = 0f501502F9;
.const .align 4 .b8 BLACK[4];
.const .align 16 .b8 scn[480];
.global .align 16 .b8 cdebug[1024];
.global .align 16 .b8 cxform[64];
.global .align 4 .b8 deep_depth[12];

.visible .entry gvdbDelinkLeafBricks(
	.param .u64 gvdbDelinkLeafBricks_param_0
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<74>;
	.reg .b64 	%rd<64>;


	ld.param.u64 	%rd15, [gvdbDelinkLeafBricks_param_0];
	cvta.to.global.u64 	%rd1, %rd15;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	add.s64 	%rd2, %rd1, 332;
	ld.global.u32 	%r16, [%rd1+332];
	setp.ge.s32	%p1, %r1, %r16;
	@%p1 bra 	BB0_11;

	ld.global.u64 	%rd16, [%rd2+124];
	cvta.to.global.u64 	%rd17, %rd16;
	ld.global.u32 	%r17, [%rd2+40];
	mul.lo.s32 	%r18, %r17, %r1;
	cvt.s64.s32	%rd18, %r18;
	add.s64 	%rd19, %rd18, %rd17;
	add.s64 	%rd3, %rd19, 1;
	ld.global.u8 	%rs2, [%rd19+1];
	setp.ne.s16	%p2, %rs2, 0;
	@%p2 bra 	BB0_11;

	ld.global.u64 	%rd20, [%rd3+39];
	setp.eq.s64	%p3, %rd20, -1;
	@%p3 bra 	BB0_11;

	ld.global.u32 	%r4, [%rd3+11];
	ld.global.u32 	%r3, [%rd3+7];
	ld.global.u32 	%r2, [%rd3+3];
	ld.global.u32 	%r20, [%rd2+356];
	mul.wide.s32 	%rd21, %r20, 8;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u64 	%rd23, [%rd22+456];
	cvta.to.global.u64 	%rd63, %rd23;
	ld.global.u8 	%rs3, [%rd63+1];
	setp.eq.s16	%p4, %rs3, 0;
	mov.u32 	%r73, 0;
	@%p4 bra 	BB0_10;

	ld.global.u8 	%rs1, [%rd63];
	setp.eq.s16	%p5, %rs1, 1;
	@%p5 bra 	BB0_10;

	mov.u32 	%r73, -1;
	setp.lt.u16	%p6, %rs1, 2;
	@%p6 bra 	BB0_10;

	cvt.u64.u16	%rd24, %rs1;
	cvt.u32.u16	%r72, %rs1;
	add.s64 	%rd6, %rd1, 212;
	neg.s64 	%rd62, %rd24;
	add.s64 	%rd8, %rd1, 40;
	add.s64 	%rd9, %rd1, 448;

BB0_7:
	shl.b64 	%rd25, %rd62, 2;
	sub.s64 	%rd12, %rd8, %rd25;
	mul.lo.s64 	%rd26, %rd62, -12;
	add.s64 	%rd27, %rd6, %rd26;
	ld.global.u32 	%r23, [%rd63+12];
	ld.global.u32 	%r24, [%rd63+8];
	ld.global.u32 	%r25, [%rd63+4];
	sub.s32 	%r26, %r2, %r25;
	sub.s32 	%r27, %r3, %r24;
	sub.s32 	%r28, %r4, %r23;
	ld.global.u32 	%r29, [%rd12];
	mul.lo.s32 	%r30, %r26, %r29;
	mul.lo.s32 	%r31, %r27, %r29;
	mul.lo.s32 	%r32, %r28, %r29;
	ld.global.u32 	%r33, [%rd27+8];
	ld.global.u32 	%r34, [%rd27+4];
	ld.global.u32 	%r35, [%rd27];
	div.s32 	%r36, %r30, %r35;
	div.s32 	%r37, %r31, %r34;
	div.s32 	%r38, %r32, %r33;
	mad.lo.s32 	%r39, %r38, %r29, %r37;
	mad.lo.s32 	%r40, %r39, %r29, %r36;
	add.s32 	%r10, %r72, -1;
	ld.global.u64 	%rd28, [%rd63+48];
	shr.u64 	%rd29, %rd28, 5;
	shr.u64 	%rd30, %rd28, 16;
	cvt.u32.u64	%r41, %rd30;
	and.b64  	%rd31, %rd29, 2040;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.u64 	%rd33, [%rd32+536];
	cvta.to.global.u64 	%rd34, %rd33;
	shr.u64 	%rd35, %rd28, 6;
	and.b64  	%rd36, %rd35, 1020;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u32 	%r42, [%rd37+412];
	mul.lo.s32 	%r43, %r41, %r42;
	cvt.s64.s32	%rd38, %r43;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.s32 	%rd40, %r40, 8;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.u64 	%rd42, [%rd41];
	shr.u64 	%rd43, %rd42, 16;
	setp.eq.s32	%p7, %r72, 2;
	cvt.u32.u64	%r11, %rd43;
	@%p7 bra 	BB0_8;

	shl.b64 	%rd44, %rd62, 3;
	sub.s64 	%rd45, %rd9, %rd44;
	ld.global.u64 	%rd46, [%rd45];
	cvta.to.global.u64 	%rd47, %rd46;
	ld.global.u32 	%r45, [%rd12+328];
	mul.lo.s32 	%r46, %r45, %r11;
	cvt.s64.s32	%rd48, %r46;
	add.s64 	%rd63, %rd47, %rd48;
	add.s64 	%rd62, %rd62, 1;
	setp.gt.s32	%p8, %r10, 1;
	mov.u32 	%r72, %r10;
	@%p8 bra 	BB0_7;
	bra.uni 	BB0_10;

BB0_8:
	mov.u32 	%r73, %r11;

BB0_10:
	ld.global.u64 	%rd49, [%rd2+132];
	cvta.to.global.u64 	%rd50, %rd49;
	ld.global.u32 	%r47, [%rd2+44];
	mul.lo.s32 	%r48, %r47, %r73;
	cvt.s64.s32	%rd51, %r48;
	add.s64 	%rd52, %rd51, %rd50;
	ld.global.u32 	%r49, [%rd52+12];
	ld.global.u32 	%r50, [%rd52+8];
	ld.global.u32 	%r51, [%rd52+4];
	sub.s32 	%r52, %r2, %r51;
	sub.s32 	%r53, %r3, %r50;
	sub.s32 	%r54, %r4, %r49;
	ld.global.u32 	%r55, [%rd2+-288];
	mul.lo.s32 	%r56, %r52, %r55;
	mul.lo.s32 	%r57, %r53, %r55;
	mul.lo.s32 	%r58, %r54, %r55;
	ld.global.u32 	%r59, [%rd2+-100];
	ld.global.v2.u32 	{%r60, %r61}, [%rd2+-108];
	div.s32 	%r64, %r56, %r60;
	div.s32 	%r65, %r57, %r61;
	div.s32 	%r66, %r58, %r59;
	mad.lo.s32 	%r67, %r66, %r55, %r65;
	mad.lo.s32 	%r68, %r67, %r55, %r64;
	mov.u64 	%rd53, -1;
	st.global.u64 	[%rd3+39], %rd53;
	ld.global.u64 	%rd54, [%rd52+48];
	shr.u64 	%rd55, %rd54, 16;
	cvt.u32.u64	%r69, %rd55;
	ld.global.u64 	%rd56, [%rd2+212];
	cvta.to.global.u64 	%rd57, %rd56;
	ld.global.u32 	%r70, [%rd2+84];
	mul.lo.s32 	%r71, %r69, %r70;
	cvt.s64.s32	%rd58, %r71;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.s32 	%rd60, %r68, 8;
	add.s64 	%rd61, %rd59, %rd60;
	st.global.u64 	[%rd61], %rd53;

BB0_11:
	ret;
}

	// .globl	gvdbDelinkBricks
.visible .entry gvdbDelinkBricks(
	.param .u64 gvdbDelinkBricks_param_0,
	.param .u32 gvdbDelinkBricks_param_1
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<78>;


	ld.param.u64 	%rd19, [gvdbDelinkBricks_param_0];
	ld.param.u32 	%r20, [gvdbDelinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd19;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r1, %r21, %r22, %r23;
	mul.wide.s32 	%rd20, %r20, 4;
	add.s64 	%rd21, %rd1, %rd20;
	add.s64 	%rd2, %rd21, 332;
	ld.global.u32 	%r24, [%rd21+332];
	setp.ge.s32	%p1, %r1, %r24;
	@%p1 bra 	BB1_16;

	add.s64 	%rd4, %rd2, %rd20;
	ld.global.u64 	%rd22, [%rd4+124];
	cvta.to.global.u64 	%rd23, %rd22;
	ld.global.u32 	%r25, [%rd2+40];
	mul.lo.s32 	%r26, %r25, %r1;
	cvt.s64.s32	%rd24, %r26;
	add.s64 	%rd6, %rd23, %rd24;
	ld.global.u64 	%rd25, [%rd6+40];
	setp.eq.s64	%p2, %rd25, -1;
	@%p2 bra 	BB1_15;

	ld.global.u32 	%r27, [%rd2+-292];
	mul.lo.s32 	%r28, %r27, %r27;
	mul.lo.s32 	%r2, %r28, %r27;
	setp.lt.s32	%p3, %r2, 1;
	@%p3 bra 	BB1_7;

	ld.global.u64 	%rd26, [%rd4+204];
	cvta.to.global.u64 	%rd27, %rd26;
	ld.global.u32 	%r30, [%rd2+80];
	mul.lo.s32 	%r31, %r30, %r1;
	cvt.s64.s32	%rd28, %r31;
	add.s64 	%rd7, %rd27, %rd28;
	mov.u32 	%r87, 0;

BB1_4:
	mul.wide.s32 	%rd29, %r87, 8;
	add.s64 	%rd30, %rd7, %rd29;
	ld.global.u64 	%rd31, [%rd30];
	setp.eq.s64	%p4, %rd31, -1;
	add.s32 	%r87, %r87, 1;
	@%p4 bra 	BB1_6;
	bra.uni 	BB1_5;

BB1_6:
	setp.lt.s32	%p5, %r87, %r2;
	@%p5 bra 	BB1_4;

BB1_7:
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd6+1], %rs3;
	add.s32 	%r5, %r20, 1;
	ld.global.u32 	%r8, [%rd6+12];
	ld.global.u32 	%r7, [%rd6+8];
	ld.global.u32 	%r6, [%rd6+4];
	ld.global.u32 	%r33, [%rd1+688];
	mul.wide.s32 	%rd32, %r33, 8;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u64 	%rd34, [%rd33+456];
	cvta.to.global.u64 	%rd77, %rd34;
	ld.global.u8 	%rs4, [%rd77+1];
	setp.eq.s16	%p6, %rs4, 0;
	mov.u32 	%r90, 0;
	@%p6 bra 	BB1_14;

	ld.global.u8 	%rs1, [%rd77];
	cvt.u32.u16	%r35, %rs1;
	and.b32  	%r89, %r35, 255;
	setp.eq.s32	%p7, %r89, %r5;
	@%p7 bra 	BB1_14;

	mov.u32 	%r90, -1;
	setp.le.s32	%p8, %r89, %r5;
	@%p8 bra 	BB1_14;

	and.b32  	%r38, %r35, 255;
	cvt.u64.u16	%rd35, %rs1;
	and.b64  	%rd36, %rd35, 255;
	add.s64 	%rd10, %rd1, 212;
	neg.s64 	%rd76, %rd36;
	add.s64 	%rd12, %rd1, 40;
	add.s64 	%rd13, %rd1, 448;
	add.s32 	%r39, %r38, -2;
	sub.s32 	%r88, %r39, %r20;

BB1_11:
	shl.b64 	%rd37, %rd76, 2;
	sub.s64 	%rd16, %rd12, %rd37;
	mul.lo.s64 	%rd38, %rd76, -12;
	add.s64 	%rd39, %rd10, %rd38;
	ld.global.u32 	%r40, [%rd77+12];
	ld.global.u32 	%r41, [%rd77+8];
	ld.global.u32 	%r42, [%rd77+4];
	sub.s32 	%r43, %r6, %r42;
	sub.s32 	%r44, %r7, %r41;
	sub.s32 	%r45, %r8, %r40;
	ld.global.u32 	%r46, [%rd16];
	mul.lo.s32 	%r47, %r43, %r46;
	mul.lo.s32 	%r48, %r44, %r46;
	mul.lo.s32 	%r49, %r45, %r46;
	ld.global.u32 	%r50, [%rd39+8];
	ld.global.u32 	%r51, [%rd39+4];
	ld.global.u32 	%r52, [%rd39];
	div.s32 	%r53, %r47, %r52;
	div.s32 	%r54, %r48, %r51;
	div.s32 	%r55, %r49, %r50;
	mad.lo.s32 	%r56, %r55, %r46, %r54;
	mad.lo.s32 	%r57, %r56, %r46, %r53;
	add.s32 	%r89, %r89, -1;
	ld.global.u64 	%rd40, [%rd77+48];
	shr.u64 	%rd41, %rd40, 5;
	shr.u64 	%rd42, %rd40, 16;
	cvt.u32.u64	%r58, %rd42;
	and.b64  	%rd43, %rd41, 2040;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u64 	%rd45, [%rd44+536];
	cvta.to.global.u64 	%rd46, %rd45;
	shr.u64 	%rd47, %rd40, 6;
	and.b64  	%rd48, %rd47, 1020;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.u32 	%r59, [%rd49+412];
	mul.lo.s32 	%r60, %r58, %r59;
	cvt.s64.s32	%rd50, %r60;
	add.s64 	%rd51, %rd46, %rd50;
	mul.wide.s32 	%rd52, %r57, 8;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.u64 	%rd54, [%rd53];
	shr.u64 	%rd55, %rd54, 16;
	cvt.u32.u64	%r17, %rd55;
	setp.eq.s32	%p9, %r88, 0;
	@%p9 bra 	BB1_12;

	shl.b64 	%rd56, %rd76, 3;
	sub.s64 	%rd57, %rd13, %rd56;
	ld.global.u64 	%rd58, [%rd57];
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.u32 	%r62, [%rd16+328];
	mul.lo.s32 	%r63, %r62, %r17;
	cvt.s64.s32	%rd60, %r63;
	add.s64 	%rd77, %rd59, %rd60;
	add.s64 	%rd76, %rd76, 1;
	add.s32 	%r88, %r88, -1;
	setp.gt.s32	%p10, %r89, %r5;
	@%p10 bra 	BB1_11;
	bra.uni 	BB1_14;

BB1_15:
	mov.u16 	%rs5, 0;
	st.global.u8 	[%rd6+1], %rs5;
	bra.uni 	BB1_16;

BB1_5:
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd6+1], %rs2;
	bra.uni 	BB1_16;

BB1_12:
	mov.u32 	%r90, %r17;

BB1_14:
	add.s64 	%rd62, %rd4, %rd20;
	ld.global.u64 	%rd63, [%rd4+132];
	cvta.to.global.u64 	%rd64, %rd63;
	ld.global.u32 	%r64, [%rd2+44];
	mul.lo.s32 	%r65, %r64, %r90;
	cvt.s64.s32	%rd65, %r65;
	add.s64 	%rd66, %rd65, %rd64;
	ld.global.u32 	%r66, [%rd66+12];
	ld.global.u32 	%r67, [%rd66+8];
	ld.global.u32 	%r68, [%rd66+4];
	sub.s32 	%r69, %r6, %r68;
	sub.s32 	%r70, %r7, %r67;
	sub.s32 	%r71, %r8, %r66;
	ld.global.u32 	%r72, [%rd2+-288];
	mul.lo.s32 	%r73, %r69, %r72;
	mul.lo.s32 	%r74, %r70, %r72;
	mul.lo.s32 	%r75, %r71, %r72;
	ld.global.u32 	%r76, [%rd62+-100];
	ld.global.u32 	%r77, [%rd62+-104];
	ld.global.u32 	%r78, [%rd62+-108];
	div.s32 	%r79, %r73, %r78;
	div.s32 	%r80, %r74, %r77;
	div.s32 	%r81, %r75, %r76;
	mad.lo.s32 	%r82, %r81, %r72, %r80;
	mad.lo.s32 	%r83, %r82, %r72, %r79;
	mov.u64 	%rd67, -1;
	st.global.u64 	[%rd6+40], %rd67;
	ld.global.u64 	%rd68, [%rd66+48];
	shr.u64 	%rd69, %rd68, 16;
	cvt.u32.u64	%r84, %rd69;
	ld.global.u64 	%rd70, [%rd4+212];
	cvta.to.global.u64 	%rd71, %rd70;
	ld.global.u32 	%r85, [%rd2+84];
	mul.lo.s32 	%r86, %r84, %r85;
	cvt.s64.s32	%rd72, %r86;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.s32 	%rd74, %r83, 8;
	add.s64 	%rd75, %rd73, %rd74;
	st.global.u64 	[%rd75], %rd67;

BB1_16:
	ret;
}

	// .globl	gvdbLinkBricks
.visible .entry gvdbLinkBricks(
	.param .u64 gvdbLinkBricks_param_0,
	.param .u32 gvdbLinkBricks_param_1
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<75>;
	.reg .b64 	%rd<85>;


	ld.param.u64 	%rd22, [gvdbLinkBricks_param_0];
	ld.param.u32 	%r16, [gvdbLinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd22;
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r1, %r17, %r18, %r19;
	cvt.s64.s32	%rd2, %r16;
	mul.wide.s32 	%rd23, %r16, 4;
	add.s64 	%rd24, %rd1, %rd23;
	add.s64 	%rd3, %rd24, 332;
	ld.global.u32 	%r20, [%rd24+332];
	setp.ge.s32	%p1, %r1, %r20;
	@%p1 bra 	BB2_13;

	add.s64 	%rd5, %rd3, %rd23;
	ld.global.u64 	%rd25, [%rd5+124];
	cvta.to.global.u64 	%rd26, %rd25;
	ld.global.u32 	%r21, [%rd3+40];
	mul.lo.s32 	%r22, %r21, %r1;
	cvt.s64.s32	%rd27, %r22;
	add.s64 	%rd28, %rd27, %rd26;
	add.s64 	%rd6, %rd28, 1;
	ld.global.u8 	%rs2, [%rd28+1];
	setp.eq.s16	%p2, %rs2, 0;
	@%p2 bra 	BB2_13;

	add.s32 	%r2, %r16, 1;
	ld.global.u32 	%r5, [%rd6+11];
	ld.global.u32 	%r4, [%rd6+7];
	ld.global.u32 	%r3, [%rd6+3];
	ld.global.u32 	%r23, [%rd1+688];
	mul.wide.s32 	%rd30, %r23, 8;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.u64 	%rd32, [%rd31+456];
	cvta.to.global.u64 	%rd83, %rd32;
	ld.global.u8 	%rs3, [%rd83+1];
	setp.eq.s16	%p3, %rs3, 0;
	mov.u64 	%rd84, 0;
	@%p3 bra 	BB2_9;

	ld.global.u8 	%rs1, [%rd83];
	cvt.u32.u16	%r24, %rs1;
	and.b32  	%r74, %r24, 255;
	setp.eq.s32	%p4, %r74, %r2;
	@%p4 bra 	BB2_9;

	mov.u64 	%rd84, 4294967295;
	setp.le.s32	%p5, %r74, %r2;
	@%p5 bra 	BB2_9;

	and.b32  	%r26, %r24, 255;
	cvt.u64.u16	%rd35, %rs1;
	and.b64  	%rd36, %rd35, 255;
	add.s64 	%rd9, %rd1, 212;
	neg.s64 	%rd82, %rd36;
	add.s64 	%rd11, %rd1, 40;
	add.s64 	%rd12, %rd1, 448;
	add.s32 	%r27, %r26, -2;
	sub.s32 	%r73, %r27, %r16;

BB2_6:
	shl.b64 	%rd37, %rd82, 2;
	sub.s64 	%rd15, %rd11, %rd37;
	mul.lo.s64 	%rd38, %rd82, -12;
	add.s64 	%rd39, %rd9, %rd38;
	ld.global.u32 	%r28, [%rd83+12];
	ld.global.u32 	%r29, [%rd83+8];
	ld.global.u32 	%r30, [%rd83+4];
	sub.s32 	%r31, %r3, %r30;
	sub.s32 	%r32, %r4, %r29;
	sub.s32 	%r33, %r5, %r28;
	ld.global.u32 	%r34, [%rd15];
	mul.lo.s32 	%r35, %r31, %r34;
	mul.lo.s32 	%r36, %r32, %r34;
	mul.lo.s32 	%r37, %r33, %r34;
	ld.global.u32 	%r38, [%rd39+8];
	ld.global.u32 	%r39, [%rd39+4];
	ld.global.u32 	%r40, [%rd39];
	div.s32 	%r41, %r35, %r40;
	div.s32 	%r42, %r36, %r39;
	div.s32 	%r43, %r37, %r38;
	mad.lo.s32 	%r44, %r43, %r34, %r42;
	mad.lo.s32 	%r45, %r44, %r34, %r41;
	add.s32 	%r74, %r74, -1;
	ld.global.u64 	%rd40, [%rd83+48];
	shr.u64 	%rd41, %rd40, 5;
	shr.u64 	%rd42, %rd40, 16;
	cvt.u32.u64	%r46, %rd42;
	and.b64  	%rd43, %rd41, 2040;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u64 	%rd45, [%rd44+536];
	cvta.to.global.u64 	%rd46, %rd45;
	shr.u64 	%rd47, %rd40, 6;
	and.b64  	%rd48, %rd47, 1020;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.u32 	%r47, [%rd49+412];
	mul.lo.s32 	%r48, %r46, %r47;
	cvt.s64.s32	%rd50, %r48;
	add.s64 	%rd51, %rd46, %rd50;
	mul.wide.s32 	%rd52, %r45, 8;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.u64 	%rd54, [%rd53];
	bfe.s64 	%rd16, %rd54, 16, 32;
	setp.eq.s32	%p6, %r73, 0;
	@%p6 bra 	BB2_7;

	shl.b64 	%rd56, %rd82, 3;
	sub.s64 	%rd57, %rd12, %rd56;
	ld.global.u64 	%rd58, [%rd57];
	cvta.to.global.u64 	%rd59, %rd58;
	ld.global.u32 	%r49, [%rd15+328];
	cvt.u32.u64	%r50, %rd16;
	mul.lo.s32 	%r51, %r49, %r50;
	cvt.s64.s32	%rd60, %r51;
	add.s64 	%rd83, %rd59, %rd60;
	add.s64 	%rd82, %rd82, 1;
	add.s32 	%r73, %r73, -1;
	setp.gt.s32	%p7, %r74, %r2;
	@%p7 bra 	BB2_6;
	bra.uni 	BB2_9;

BB2_7:
	mov.u64 	%rd84, %rd16;

BB2_9:
	setp.eq.s64	%p8, %rd84, 4294967295;
	@%p8 bra 	BB2_13;

	add.s64 	%rd62, %rd5, %rd23;
	cvt.u32.u64	%r52, %rd84;
	ld.global.u64 	%rd63, [%rd5+132];
	cvta.to.global.u64 	%rd64, %rd63;
	ld.global.u32 	%r53, [%rd3+44];
	mul.lo.s32 	%r54, %r53, %r52;
	cvt.s64.s32	%rd65, %r54;
	add.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd20, %rd66, 4;
	ld.global.u32 	%r55, [%rd66+12];
	ld.global.u32 	%r56, [%rd66+8];
	ld.global.u32 	%r57, [%rd66+4];
	sub.s32 	%r58, %r3, %r57;
	sub.s32 	%r59, %r4, %r56;
	sub.s32 	%r60, %r5, %r55;
	ld.global.u32 	%r61, [%rd3+-288];
	mul.lo.s32 	%r62, %r58, %r61;
	mul.lo.s32 	%r63, %r59, %r61;
	mul.lo.s32 	%r64, %r60, %r61;
	ld.global.u32 	%r65, [%rd62+-100];
	ld.global.u32 	%r66, [%rd62+-104];
	ld.global.u32 	%r67, [%rd62+-108];
	div.s32 	%r68, %r62, %r67;
	div.s32 	%r69, %r63, %r66;
	div.s32 	%r70, %r64, %r65;
	mad.lo.s32 	%r71, %r70, %r61, %r69;
	mad.lo.s32 	%r15, %r71, %r61, %r68;
	setp.gt.s32	%p9, %r68, %r61;
	setp.lt.s32	%p10, %r68, 0;
	or.pred  	%p11, %p9, %p10;
	setp.gt.s32	%p12, %r69, %r61;
	or.pred  	%p13, %p11, %p12;
	setp.lt.s32	%p14, %r69, 0;
	or.pred  	%p15, %p13, %p14;
	setp.gt.s32	%p16, %r70, %r61;
	or.pred  	%p17, %p15, %p16;
	setp.lt.s32	%p18, %r70, 0;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB2_13;

	shl.b64 	%rd67, %rd84, 16;
	shl.b32 	%r72, %r2, 8;
	cvt.s64.s32	%rd68, %r72;
	or.b64  	%rd69, %rd67, %rd68;
	st.global.u64 	[%rd6+39], %rd69;
	ld.global.u64 	%rd70, [%rd20+44];
	shr.u64 	%rd21, %rd70, 16;
	ld.global.s32 	%rd71, [%rd3+4];
	setp.ge.u64	%p20, %rd21, %rd71;
	@%p20 bra 	BB2_13;

	ld.global.u64 	%rd72, [%rd5+212];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.s32 	%rd74, [%rd3+84];
	mul.lo.s64 	%rd75, %rd74, %rd21;
	add.s64 	%rd76, %rd73, %rd75;
	mul.wide.s32 	%rd77, %r1, 65536;
	shl.b64 	%rd78, %rd2, 8;
	or.b64  	%rd79, %rd77, %rd78;
	mul.wide.s32 	%rd80, %r15, 8;
	add.s64 	%rd81, %rd76, %rd80;
	st.global.u64 	[%rd81], %rd79;

BB2_13:
	ret;
}

	// .globl	gvdbSplitPos
.visible .entry gvdbSplitPos(
	.param .u32 gvdbSplitPos_param_0,
	.param .align 4 .b8 gvdbSplitPos_param_1[12],
	.param .u64 gvdbSplitPos_param_2,
	.param .u32 gvdbSplitPos_param_3,
	.param .u32 gvdbSplitPos_param_4,
	.param .u64 gvdbSplitPos_param_5,
	.param .u64 gvdbSplitPos_param_6,
	.param .u64 gvdbSplitPos_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<15>;


	ld.param.u32 	%r4, [gvdbSplitPos_param_0];
	ld.param.f32 	%f3, [gvdbSplitPos_param_1+8];
	ld.param.f32 	%f2, [gvdbSplitPos_param_1+4];
	ld.param.f32 	%f1, [gvdbSplitPos_param_1];
	ld.param.u64 	%rd1, [gvdbSplitPos_param_2];
	ld.param.u32 	%r2, [gvdbSplitPos_param_3];
	ld.param.u32 	%r3, [gvdbSplitPos_param_4];
	ld.param.u64 	%rd2, [gvdbSplitPos_param_5];
	ld.param.u64 	%rd3, [gvdbSplitPos_param_6];
	ld.param.u64 	%rd4, [gvdbSplitPos_param_7];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd5, %rd1;
	mad.lo.s32 	%r8, %r1, %r3, %r2;
	cvt.s64.s32	%rd6, %r8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f4, [%rd7+8];
	ld.global.f32 	%f5, [%rd7+4];
	ld.global.f32 	%f6, [%rd7];
	add.ftz.f32 	%f7, %f1, %f6;
	add.ftz.f32 	%f8, %f2, %f5;
	add.ftz.f32 	%f9, %f3, %f4;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f7;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd9;
	st.global.f32 	[%rd12], %f8;
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd9;
	st.global.f32 	[%rd14], %f9;

BB3_2:
	ret;
}

	// .globl	gvdbMarkLeafNode
.visible .entry gvdbMarkLeafNode(
	.param .u64 gvdbMarkLeafNode_param_0,
	.param .u32 gvdbMarkLeafNode_param_1,
	.param .u64 gvdbMarkLeafNode_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [gvdbMarkLeafNode_param_0];
	ld.param.u32 	%r2, [gvdbMarkLeafNode_param_1];
	ld.param.u64 	%rd2, [gvdbMarkLeafNode_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.u64 	%rd5, [%rd3+456];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.global.u32 	%r6, [%rd3+372];
	mul.lo.s32 	%r7, %r6, %r1;
	cvt.s64.s32	%rd7, %r7;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd4, %rd8;
	ld.global.u32 	%r8, [%rd9];
	add.s64 	%rd10, %rd7, %rd6;
	st.global.u8 	[%rd10+1], %r8;

BB4_2:
	ret;
}

	// .globl	raycast_kernel
.visible .entry raycast_kernel(
	.param .u64 raycast_kernel_param_0,
	.param .u8 raycast_kernel_param_1,
	.param .u64 raycast_kernel_param_2
)
{
	.local .align 4 .b8 	__local_depot5[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<81>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<703>;
	.reg .b32 	%r<113>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<114>;


	mov.u64 	%rd113, __local_depot5;
	cvta.local.u64 	%SP, %rd113;
	ld.param.u64 	%rd20, [raycast_kernel_param_0];
	ld.param.u64 	%rd21, [raycast_kernel_param_2];
	ld.param.u8 	%rs2, [raycast_kernel_param_1];
	cvta.to.global.u64 	%rd1, %rd20;
	add.u64 	%rd22, %SP, 20;
	cvta.to.local.u64 	%rd2, %rd22;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	mov.u32 	%r23, %ntid.y;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r25, %tid.y;
	mad.lo.s32 	%r2, %r23, %r24, %r25;
	ld.const.v2.u32 	{%r26, %r27}, [scn];
	setp.ge.s32	%p3, %r2, %r27;
	setp.ge.s32	%p4, %r1, %r26;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB5_14;

	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	ld.const.f32 	%f1, [NOHIT];
	cvt.rn.f32.s32	%f197, %r1;
	cvt.ftz.f64.f32	%fd1, %f197;
	add.f64 	%fd2, %fd1, 0d3FE0000000000000;
	cvt.rn.f64.s32	%fd3, %r26;
	div.rn.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f198, %fd4;
	cvt.rn.f32.s32	%f199, %r2;
	cvt.ftz.f64.f32	%fd5, %f199;
	add.f64 	%fd6, %fd5, 0d3FE0000000000000;
	cvt.rn.f64.s32	%fd7, %r27;
	div.rn.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f200, %fd8;
	ld.const.v4.f32 	{%f201, %f202, %f203, %f204}, [scn+32];
	ld.const.v4.f32 	{%f209, %f210, %f211, %f212}, [scn+48];
	mul.ftz.f32 	%f217, %f200, %f210;
	mul.ftz.f32 	%f218, %f200, %f211;
	mul.ftz.f32 	%f219, %f200, %f212;
	fma.rn.ftz.f32 	%f220, %f198, %f203, %f217;
	fma.rn.ftz.f32 	%f221, %f198, %f204, %f218;
	fma.rn.ftz.f32 	%f222, %f198, %f209, %f219;
	ld.const.v4.f32 	{%f223, %f224, %f225, %f226}, [scn+16];
	add.ftz.f32 	%f228, %f226, %f220;
	add.ftz.f32 	%f229, %f201, %f221;
	add.ftz.f32 	%f230, %f202, %f222;
	mul.ftz.f32 	%f231, %f229, %f229;
	fma.rn.ftz.f32 	%f232, %f228, %f228, %f231;
	fma.rn.ftz.f32 	%f233, %f230, %f230, %f232;
	rsqrt.approx.ftz.f32 	%f234, %f233;
	mul.ftz.f32 	%f235, %f234, %f228;
	mul.ftz.f32 	%f236, %f234, %f229;
	mul.ftz.f32 	%f237, %f234, %f230;
	ld.const.v4.f32 	{%f238, %f239, %f240, %f241}, [scn+336];
	mul.ftz.f32 	%f243, %f238, %f236;
	ld.const.v4.f32 	{%f244, %f245, %f246, %f247}, [scn+320];
	fma.rn.ftz.f32 	%f249, %f244, %f235, %f243;
	ld.const.v4.f32 	{%f250, %f251, %f252, %f253}, [scn+352];
	fma.rn.ftz.f32 	%f255, %f237, %f250, %f249;
	ld.const.v4.f32 	{%f256, %f257, %f258, %f259}, [scn+368];
	add.ftz.f32 	%f261, %f256, %f255;
	mul.ftz.f32 	%f263, %f236, %f239;
	fma.rn.ftz.f32 	%f265, %f235, %f245, %f263;
	fma.rn.ftz.f32 	%f267, %f237, %f251, %f265;
	add.ftz.f32 	%f269, %f257, %f267;
	mul.ftz.f32 	%f272, %f236, %f240;
	fma.rn.ftz.f32 	%f273, %f235, %f246, %f272;
	fma.rn.ftz.f32 	%f275, %f237, %f252, %f273;
	add.ftz.f32 	%f277, %f258, %f275;
	mul.ftz.f32 	%f278, %f269, %f269;
	fma.rn.ftz.f32 	%f279, %f261, %f261, %f278;
	fma.rn.ftz.f32 	%f280, %f277, %f277, %f279;
	rsqrt.approx.ftz.f32 	%f281, %f280;
	mul.ftz.f32 	%f2, %f261, %f281;
	mul.ftz.f32 	%f3, %f269, %f281;
	mul.ftz.f32 	%f4, %f281, %f277;
	add.s64 	%rd3, %rd1, 688;
	ld.global.u32 	%r106, [%rd1+688];
	cvt.s64.s32	%rd4, %r106;
	mul.wide.s32 	%rd25, %r106, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.v2.f32 	{%f282, %f283}, [%rd1+720];
	ld.global.v4.f32 	{%f284, %f285, %f286, %f287}, [%rd1+704];
	ld.global.f32 	%f288, [%rd1+208];
	ld.global.v2.f32 	{%f289, %f290}, [%rd1+200];
	mov.u32 	%r7, 0;
	st.local.u32 	[%rd26], %r7;
	sub.ftz.f32 	%f292, %f284, %f223;
	div.approx.ftz.f32 	%f293, %f292, %f2;
	sub.ftz.f32 	%f299, %f287, %f223;
	div.approx.ftz.f32 	%f300, %f299, %f2;
	sub.ftz.f32 	%f301, %f285, %f224;
	div.approx.ftz.f32 	%f302, %f301, %f3;
	sub.ftz.f32 	%f303, %f282, %f224;
	div.approx.ftz.f32 	%f304, %f303, %f3;
	sub.ftz.f32 	%f305, %f286, %f225;
	div.approx.ftz.f32 	%f306, %f305, %f4;
	sub.ftz.f32 	%f307, %f283, %f225;
	div.approx.ftz.f32 	%f308, %f307, %f4;
	min.ftz.f32 	%f309, %f293, %f300;
	min.ftz.f32 	%f310, %f302, %f304;
	max.ftz.f32 	%f311, %f309, %f310;
	min.ftz.f32 	%f312, %f306, %f308;
	max.ftz.f32 	%f313, %f311, %f312;
	max.ftz.f32 	%f314, %f293, %f300;
	max.ftz.f32 	%f315, %f302, %f304;
	min.ftz.f32 	%f316, %f314, %f315;
	max.ftz.f32 	%f317, %f306, %f308;
	min.ftz.f32 	%f8, %f316, %f317;
	setp.lt.ftz.f32	%p6, %f313, 0f00000000;
	selp.f32	%f9, 0f00000000, %f313, %p6;
	setp.lt.ftz.f32	%p7, %f8, %f9;
	setp.lt.ftz.f32	%p8, %f8, 0f00000000;
	or.pred  	%p9, %p7, %p8;
	selp.f32	%f318, %f1, 0f00000000, %p9;
	mul.wide.s32 	%rd27, %r106, 8;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.u64 	%rd5, [%rd28+456];
	cvta.to.global.u64 	%rd10, %rd5;
	ld.global.u32 	%r29, [%rd10+4];
	cvt.rn.f32.s32	%f319, %r29;
	mul.ftz.f32 	%f32, %f289, %f319;
	ld.global.u32 	%r30, [%rd10+8];
	cvt.rn.f32.s32	%f322, %r30;
	mul.ftz.f32 	%f31, %f290, %f322;
	ld.global.u32 	%r31, [%rd10+12];
	cvt.rn.f32.s32	%f323, %r31;
	mul.ftz.f32 	%f30, %f288, %f323;
	setp.eq.ftz.f32	%p10, %f318, %f1;
	mov.f32 	%f635, %f1;
	mov.f32 	%f636, %f1;
	mov.f32 	%f637, %f1;
	@%p10 bra 	BB5_11;

	ld.global.f32 	%f325, [%rd3+8];
	add.ftz.f32 	%f33, %f9, %f325;
	sub.ftz.f32 	%f326, %f8, %f325;
	shl.b64 	%rd30, %rd4, 2;
	add.s64 	%rd31, %rd2, %rd30;
	st.local.f32 	[%rd31], %f326;
	setp.gt.ftz.f32	%p11, %f2, 0f00000000;
	selp.f32	%f327, 0f3F800000, 0fBF800000, %p11;
	setp.gt.ftz.f32	%p12, %f3, 0f00000000;
	selp.f32	%f328, 0f3F800000, 0fBF800000, %p12;
	setp.gt.ftz.f32	%p13, %f4, 0f00000000;
	selp.f32	%f329, 0f3F800000, 0fBF800000, %p13;
	fma.rn.ftz.f32 	%f330, %f2, %f33, %f223;
	fma.rn.ftz.f32 	%f331, %f3, %f33, %f224;
	fma.rn.ftz.f32 	%f332, %f4, %f33, %f225;
	sub.ftz.f32 	%f333, %f330, %f32;
	sub.ftz.f32 	%f334, %f331, %f31;
	sub.ftz.f32 	%f335, %f332, %f30;
	mul.lo.s64 	%rd32, %rd4, 12;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f336, [%rd33+88];
	ld.global.f32 	%f337, [%rd33+84];
	ld.global.f32 	%f338, [%rd33+80];
	div.approx.ftz.f32 	%f339, %f333, %f338;
	div.approx.ftz.f32 	%f340, %f334, %f337;
	div.approx.ftz.f32 	%f341, %f335, %f336;
	div.approx.ftz.f32 	%f342, %f338, %f2;
	div.approx.ftz.f32 	%f343, %f337, %f3;
	div.approx.ftz.f32 	%f344, %f336, %f4;
	abs.ftz.f32 	%f39, %f342;
	abs.ftz.f32 	%f38, %f343;
	abs.ftz.f32 	%f37, %f344;
	cvt.rmi.ftz.f32.f32	%f663, %f339;
	cvt.rmi.ftz.f32.f32	%f662, %f340;
	cvt.rmi.ftz.f32.f32	%f661, %f341;
	sub.ftz.f32 	%f345, %f663, %f339;
	sub.ftz.f32 	%f346, %f662, %f340;
	sub.ftz.f32 	%f347, %f661, %f341;
	add.ftz.f32 	%f348, %f345, 0f3F000000;
	add.ftz.f32 	%f349, %f346, 0f3F000000;
	add.ftz.f32 	%f350, %f347, 0f3F000000;
	fma.rn.ftz.f32 	%f351, %f327, %f348, 0f3F000000;
	fma.rn.ftz.f32 	%f352, %f328, %f349, 0f3F000000;
	fma.rn.ftz.f32 	%f353, %f329, %f350, 0f3F000000;
	fma.rn.ftz.f32 	%f669, %f39, %f351, %f33;
	fma.rn.ftz.f32 	%f668, %f38, %f352, %f33;
	fma.rn.ftz.f32 	%f667, %f37, %f353, %f33;
	setp.lt.s32	%p14, %r106, 1;
	mov.f32 	%f635, %f1;
	mov.f32 	%f636, %f1;
	mov.f32 	%f637, %f1;
	@%p14 bra 	BB5_11;

	cvt.u32.u16	%r33, %rs2;
	mul.wide.u32 	%rd34, %r33, 8;
	add.s64 	%rd35, %rd1, %rd34;
	add.s64 	%rd7, %rd35, 728;
	ld.const.f32 	%f23, [scn+436];
	ld.const.f32 	%f356, [scn+412];
	mul.ftz.f32 	%f24, %f2, %f356;
	mul.ftz.f32 	%f25, %f3, %f356;
	mul.ftz.f32 	%f26, %f4, %f356;
	ld.const.u64 	%rd8, [scn+464];
	cvta.to.global.u64 	%rd36, %rd8;
	not.b32 	%r34, %r2;
	add.s32 	%r35, %r27, %r34;
	mad.lo.s32 	%r36, %r35, %r26, %r1;
	mul.wide.s32 	%rd37, %r36, 4;
	add.s64 	%rd9, %rd36, %rd37;
	ld.const.v2.f32 	{%f357, %f358}, [scn+8];
	mul.ftz.f32 	%f360, %f357, %f358;
	neg.ftz.f32 	%f28, %f360;
	sub.ftz.f32 	%f29, %f358, %f357;
	mov.f32 	%f634, 0f3F800000;
	div.approx.ftz.f32 	%f368, %f28, %f29;
	mov.u32 	%r8, %r106;
	mov.f32 	%f637, %f1;
	mov.f32 	%f636, %f1;
	mov.f32 	%f635, %f1;
	bra.uni 	BB5_4;

BB5_38:
	ld.global.u32 	%r106, [%rd3];
	mov.u32 	%r8, %r112;

BB5_4:
	setp.ge.ftz.f32	%p15, %f663, 0f00000000;
	setp.le.s32	%p16, %r8, %r106;
	and.pred  	%p17, %p16, %p15;
	setp.ge.ftz.f32	%p18, %f662, 0f00000000;
	and.pred  	%p19, %p17, %p18;
	setp.ge.ftz.f32	%p20, %f661, 0f00000000;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB5_11;
	bra.uni 	BB5_5;

BB5_5:
	mul.wide.s32 	%rd39, %r8, 4;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd11, %rd40, 40;
	ld.global.u32 	%r37, [%rd40+40];
	cvt.rn.f32.s32	%f361, %r37;
	setp.gtu.ftz.f32	%p22, %f663, %f361;
	setp.gtu.ftz.f32	%p23, %f662, %f361;
	or.pred  	%p24, %p22, %p23;
	setp.gtu.ftz.f32	%p25, %f661, %f361;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB5_11;

	setp.lt.ftz.f32	%p27, %f669, %f668;
	setp.le.ftz.f32	%p28, %f669, %f667;
	and.pred  	%p1, %p27, %p28;
	selp.u32	%r38, 1, 0, %p1;
	cvt.rn.f32.s32	%f362, %r38;
	setp.le.ftz.f32	%p29, %f668, %f669;
	setp.lt.ftz.f32	%p30, %f668, %f667;
	and.pred  	%p2, %p30, %p29;
	setp.neu.ftz.f32	%p31, %f362, 0f00000000;
	mov.f32 	%f51, %f669;
	@%p31 bra 	BB5_8;

	selp.u32	%r39, 1, 0, %p2;
	cvt.rn.f32.s32	%f363, %r39;
	setp.neu.ftz.f32	%p32, %f363, 0f00000000;
	selp.f32	%f51, %f668, %f667, %p32;

BB5_8:
	ld.const.u64 	%rd107, [scn+464];
	setp.eq.s64	%p33, %rd107, 0;
	@%p33 bra 	BB5_15;

	ld.global.f32 	%f365, [%rd9];
	div.approx.ftz.f32 	%f366, %f358, %f29;
	sub.ftz.f32 	%f367, %f365, %f366;
	div.approx.ftz.f32 	%f369, %f368, %f367;
	setp.gt.ftz.f32	%p34, %f33, %f369;
	mov.f32 	%f364, 0f00000000;
	@%p34 bra 	BB5_10;

BB5_15:
	cvt.rzi.ftz.s32.f32	%r40, %f661;
	ld.global.u32 	%r41, [%rd11+-40];
	shl.b32 	%r42, %r40, %r41;
	cvt.rzi.ftz.s32.f32	%r43, %f662;
	add.s32 	%r44, %r42, %r43;
	shl.b32 	%r45, %r44, %r41;
	cvt.rzi.ftz.s32.f32	%r46, %f663;
	add.s32 	%r47, %r45, %r46;
	ld.global.u64 	%rd41, [%rd10+48];
	shr.u64 	%rd42, %rd41, 16;
	cvt.u32.u64	%r48, %rd42;
	bfe.u64 	%rd43, %rd41, 8, 8;
	shl.b64 	%rd45, %rd43, 3;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.u64 	%rd47, [%rd46+536];
	cvta.to.global.u64 	%rd48, %rd47;
	shl.b64 	%rd49, %rd43, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.u32 	%r49, [%rd50+412];
	mul.lo.s32 	%r50, %r48, %r49;
	cvt.s64.s32	%rd51, %r50;
	add.s64 	%rd52, %rd48, %rd51;
	mul.wide.s32 	%rd53, %r47, 8;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.u64 	%rd12, [%rd54];
	and.b64  	%rd55, %rd12, 281474976645120;
	setp.eq.s64	%p35, %rd55, 281474976645120;
	@%p35 bra 	BB5_28;
	bra.uni 	BB5_16;

BB5_28:
	setp.le.ftz.f32	%p64, %f667, %f668;
	setp.lt.ftz.f32	%p65, %f667, %f669;
	and.pred  	%p66, %p65, %p64;
	selp.f32	%f505, %f39, 0f00000000, %p1;
	add.ftz.f32 	%f669, %f669, %f505;
	selp.f32	%f506, %f38, 0f00000000, %p2;
	add.ftz.f32 	%f668, %f668, %f506;
	selp.f32	%f507, %f37, 0f00000000, %p66;
	add.ftz.f32 	%f667, %f667, %f507;
	selp.f32	%f509, %f327, 0f00000000, %p1;
	selp.f32	%f511, %f328, 0f00000000, %p2;
	selp.f32	%f513, %f329, 0f00000000, %p66;
	add.ftz.f32 	%f663, %f509, %f663;
	add.ftz.f32 	%f662, %f511, %f662;
	add.ftz.f32 	%f661, %f513, %f661;
	mov.f32 	%f33, %f51;
	bra.uni 	BB5_29;

BB5_16:
	setp.eq.s32	%p36, %r8, 1;
	shr.u64 	%rd56, %rd12, 16;
	cvt.u32.u64	%r9, %rd56;
	@%p36 bra 	BB5_18;
	bra.uni 	BB5_17;

BB5_18:
	st.local.u32 	[%rd24], %r9;
	ld.global.f32 	%f407, [%rd3+8];
	add.ftz.f32 	%f408, %f33, %f407;
	ld.global.u64 	%rd72, [%rd3+-232];
	cvta.to.global.u64 	%rd73, %rd72;
	ld.global.u32 	%r56, [%rd3+-316];
	mul.lo.s32 	%r57, %r56, %r9;
	cvt.s64.s32	%rd74, %r57;
	add.s64 	%rd75, %rd74, %rd73;
	add.s64 	%rd14, %rd75, 4;
	ld.global.u32 	%r58, [%rd75+4];
	cvt.rn.f32.s32	%f409, %r58;
	ld.global.f32 	%f410, [%rd3+-480];
	ld.global.v2.f32 	{%f411, %f412}, [%rd3+-488];
	mul.ftz.f32 	%f65, %f411, %f409;
	ld.global.u32 	%r59, [%rd75+8];
	cvt.rn.f32.s32	%f415, %r59;
	mul.ftz.f32 	%f66, %f412, %f415;
	ld.global.u32 	%r60, [%rd75+12];
	cvt.rn.f32.s32	%f416, %r60;
	mul.ftz.f32 	%f67, %f410, %f416;
	fma.rn.ftz.f32 	%f417, %f2, %f408, %f223;
	fma.rn.ftz.f32 	%f418, %f3, %f408, %f224;
	fma.rn.ftz.f32 	%f419, %f4, %f408, %f225;
	sub.ftz.f32 	%f420, %f417, %f65;
	sub.ftz.f32 	%f421, %f418, %f66;
	sub.ftz.f32 	%f422, %f419, %f67;
	ld.global.f32 	%f423, [%rd3+-600];
	ld.global.v2.f32 	{%f424, %f425}, [%rd3+-608];
	div.approx.ftz.f32 	%f77, %f420, %f424;
	div.approx.ftz.f32 	%f76, %f421, %f425;
	div.approx.ftz.f32 	%f75, %f422, %f423;
	setp.ge.ftz.f32	%p40, %f77, 0f00000000;
	setp.ge.ftz.f32	%p41, %f76, 0f00000000;
	and.pred  	%p42, %p40, %p41;
	setp.ge.ftz.f32	%p43, %f75, 0f00000000;
	and.pred  	%p44, %p42, %p43;
	@!%p44 bra 	BB5_26;
	bra.uni 	BB5_19;

BB5_19:
	ld.global.v4.u32 	{%r62, %r63, %r64, %r65}, [%rd14+12];
	cvt.rn.f32.s32	%f71, %r62;
	cvt.rn.f32.s32	%f72, %r63;
	cvt.rn.f32.s32	%f73, %r64;
	ld.global.u32 	%r69, [%rd3+-648];
	cvt.rn.f32.s32	%f74, %r69;
	mov.u32 	%r11, 0;

BB5_20:
	setp.geu.ftz.f32	%p45, %f77, %f74;
	@%p45 bra 	BB5_26;

	ld.global.u32 	%r70, [%rd3+-648];
	cvt.rn.f32.s32	%f428, %r70;
	setp.lt.ftz.f32	%p46, %f76, %f428;
	setp.lt.ftz.f32	%p47, %f75, %f428;
	and.pred  	%p48, %p46, %p47;
	@!%p48 bra 	BB5_26;
	bra.uni 	BB5_22;

BB5_22:
	ld.global.u64 	%rd76, [%rd7];
	add.ftz.f32 	%f78, %f73, %f75;
	add.ftz.f32 	%f79, %f72, %f76;
	add.ftz.f32 	%f80, %f71, %f77;
	tex.3d.v4.f32.f32	{%f429, %f430, %f431, %f432}, [%rd76, {%f80, %f79, %f78, %f78}];
	setp.ltu.ftz.f32	%p49, %f429, %f23;
	@%p49 bra 	BB5_25;
	bra.uni 	BB5_23;

BB5_25:
	add.ftz.f32 	%f77, %f77, %f24;
	add.s32 	%r11, %r11, 1;
	setp.lt.s32	%p51, %r11, 256;
	setp.ge.ftz.f32	%p52, %f77, 0f00000000;
	and.pred  	%p53, %p51, %p52;
	add.ftz.f32 	%f76, %f76, %f25;
	setp.ge.ftz.f32	%p54, %f76, 0f00000000;
	and.pred  	%p55, %p53, %p54;
	add.ftz.f32 	%f75, %f75, %f26;
	setp.ge.ftz.f32	%p56, %f75, 0f00000000;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	BB5_20;
	bra.uni 	BB5_26;

BB5_17:
	add.s32 	%r8, %r8, -1;
	mul.wide.s32 	%rd59, %r8, 4;
	add.s64 	%rd60, %rd24, %rd59;
	st.local.u32 	[%rd60], %r9;
	mul.wide.s32 	%rd62, %r8, 8;
	add.s64 	%rd63, %rd1, %rd62;
	ld.global.u64 	%rd64, [%rd63+456];
	cvta.to.global.u64 	%rd65, %rd64;
	ld.global.u32 	%r51, [%rd11+328];
	mul.lo.s32 	%r52, %r9, %r51;
	cvt.s64.s32	%rd66, %r52;
	add.s64 	%rd10, %rd65, %rd66;
	ld.global.u32 	%r53, [%rd10+4];
	cvt.rn.f32.s32	%f370, %r53;
	ld.global.f32 	%f371, [%rd3+-480];
	ld.global.v2.f32 	{%f372, %f373}, [%rd3+-488];
	mul.ftz.f32 	%f32, %f372, %f370;
	ld.global.u32 	%r54, [%rd10+8];
	cvt.rn.f32.s32	%f376, %r54;
	mul.ftz.f32 	%f31, %f373, %f376;
	ld.global.u32 	%r55, [%rd10+12];
	cvt.rn.f32.s32	%f377, %r55;
	mul.ftz.f32 	%f30, %f371, %f377;
	ld.global.f32 	%f378, [%rd3+8];
	add.ftz.f32 	%f33, %f33, %f378;
	sub.ftz.f32 	%f379, %f51, %f378;
	add.s64 	%rd67, %rd2, %rd59;
	st.local.f32 	[%rd67], %f379;
	fma.rn.ftz.f32 	%f380, %f2, %f33, %f223;
	fma.rn.ftz.f32 	%f381, %f3, %f33, %f224;
	fma.rn.ftz.f32 	%f382, %f4, %f33, %f225;
	sub.ftz.f32 	%f383, %f380, %f32;
	sub.ftz.f32 	%f384, %f381, %f31;
	sub.ftz.f32 	%f385, %f382, %f30;
	mul.wide.s32 	%rd68, %r8, 12;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.f32 	%f386, [%rd69+88];
	ld.global.f32 	%f387, [%rd69+84];
	ld.global.f32 	%f388, [%rd69+80];
	div.approx.ftz.f32 	%f389, %f383, %f388;
	div.approx.ftz.f32 	%f390, %f384, %f387;
	div.approx.ftz.f32 	%f391, %f385, %f386;
	div.approx.ftz.f32 	%f392, %f388, %f2;
	div.approx.ftz.f32 	%f393, %f387, %f3;
	div.approx.ftz.f32 	%f394, %f386, %f4;
	abs.ftz.f32 	%f39, %f392;
	abs.ftz.f32 	%f38, %f393;
	abs.ftz.f32 	%f37, %f394;
	cvt.rmi.ftz.f32.f32	%f663, %f389;
	cvt.rmi.ftz.f32.f32	%f662, %f390;
	cvt.rmi.ftz.f32.f32	%f661, %f391;
	sub.ftz.f32 	%f395, %f663, %f389;
	sub.ftz.f32 	%f396, %f662, %f390;
	sub.ftz.f32 	%f397, %f661, %f391;
	add.ftz.f32 	%f398, %f395, 0f3F000000;
	add.ftz.f32 	%f399, %f396, 0f3F000000;
	add.ftz.f32 	%f400, %f397, 0f3F000000;
	fma.rn.ftz.f32 	%f404, %f327, %f398, 0f3F000000;
	fma.rn.ftz.f32 	%f405, %f328, %f399, 0f3F000000;
	fma.rn.ftz.f32 	%f406, %f329, %f400, 0f3F000000;
	fma.rn.ftz.f32 	%f669, %f39, %f404, %f33;
	fma.rn.ftz.f32 	%f668, %f38, %f405, %f33;
	fma.rn.ftz.f32 	%f667, %f37, %f406, %f33;
	bra.uni 	BB5_29;

BB5_23:
	ld.global.f32 	%f433, [%rd3+-600];
	ld.global.f32 	%f434, [%rd3+-604];
	ld.global.f32 	%f435, [%rd3+-608];
	ld.global.u64 	%rd77, [%rd7];
	add.ftz.f32 	%f436, %f80, 0fBF000000;
	tex.3d.v4.f32.f32	{%f437, %f438, %f439, %f440}, [%rd77, {%f436, %f79, %f78, %f78}];
	ld.global.u64 	%rd78, [%rd7];
	add.ftz.f32 	%f441, %f80, 0f3F000000;
	tex.3d.v4.f32.f32	{%f442, %f443, %f444, %f445}, [%rd78, {%f441, %f79, %f78, %f78}];
	sub.ftz.f32 	%f446, %f437, %f442;
	ld.global.u64 	%rd79, [%rd7];
	add.ftz.f32 	%f447, %f79, 0fBF000000;
	tex.3d.v4.f32.f32	{%f448, %f449, %f450, %f451}, [%rd79, {%f80, %f447, %f78, %f78}];
	ld.global.u64 	%rd80, [%rd7];
	add.ftz.f32 	%f452, %f79, 0f3F000000;
	tex.3d.v4.f32.f32	{%f453, %f454, %f455, %f456}, [%rd80, {%f80, %f452, %f78, %f78}];
	sub.ftz.f32 	%f457, %f448, %f453;
	ld.global.u64 	%rd81, [%rd7];
	add.ftz.f32 	%f458, %f78, 0fBF000000;
	tex.3d.v4.f32.f32	{%f459, %f460, %f461, %f462}, [%rd81, {%f80, %f79, %f458, %f458}];
	ld.global.u64 	%rd82, [%rd7];
	add.ftz.f32 	%f463, %f78, 0f3F000000;
	tex.3d.v4.f32.f32	{%f464, %f465, %f466, %f467}, [%rd82, {%f80, %f79, %f463, %f463}];
	fma.rn.ftz.f32 	%f635, %f77, %f435, %f65;
	fma.rn.ftz.f32 	%f636, %f76, %f434, %f66;
	fma.rn.ftz.f32 	%f637, %f75, %f433, %f67;
	sub.ftz.f32 	%f468, %f459, %f464;
	mul.ftz.f32 	%f469, %f457, %f457;
	fma.rn.ftz.f32 	%f470, %f446, %f446, %f469;
	fma.rn.ftz.f32 	%f471, %f468, %f468, %f470;
	rsqrt.approx.ftz.f32 	%f472, %f471;
	mul.ftz.f32 	%f631, %f446, %f472;
	mul.ftz.f32 	%f632, %f457, %f472;
	mul.ftz.f32 	%f633, %f472, %f468;
	ld.global.u8 	%rs1, [%rd3+13];
	setp.eq.s16	%p50, %rs1, 255;
	@%p50 bra 	BB5_26;

	cvt.u32.u16	%r71, %rs1;
	mul.wide.u32 	%rd84, %r71, 8;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.u64 	%rd86, [%rd85+728];
	cvt.rzi.ftz.s32.f32	%r72, %f80;
	cvt.rn.f32.s32	%f473, %r72;
	cvt.rzi.ftz.s32.f32	%r73, %f79;
	cvt.rn.f32.s32	%f474, %r73;
	cvt.rzi.ftz.s32.f32	%r74, %f78;
	cvt.rn.f32.s32	%f475, %r74;
	tex.3d.v4.u32.f32	{%r75, %r76, %r77, %r78}, [%rd86, {%f473, %f474, %f475, %f475}];
	cvt.u16.u32	%rs3, %r78;
	and.b16  	%rs4, %rs3, 255;
	cvt.rn.f32.u16	%f476, %rs4;
	mov.f32 	%f477, 0f437F0000;
	div.approx.ftz.f32 	%f634, %f476, %f477;

BB5_26:
	setp.neu.ftz.f32	%p58, %f637, %f1;
	setp.le.ftz.f32	%p59, %f634, 0f00000000;
	or.pred  	%p60, %p59, %p58;
	@%p60 bra 	BB5_11;

	fma.rn.ftz.f32 	%f478, %f2, %f636, %f223;
	fma.rn.ftz.f32 	%f479, %f3, %f636, %f224;
	fma.rn.ftz.f32 	%f480, %f4, %f636, %f225;
	sub.ftz.f32 	%f481, %f478, %f32;
	sub.ftz.f32 	%f482, %f479, %f31;
	sub.ftz.f32 	%f483, %f480, %f30;
	ld.global.f32 	%f484, [%rd3+-588];
	ld.global.f32 	%f485, [%rd3+-592];
	ld.global.f32 	%f486, [%rd3+-596];
	div.approx.ftz.f32 	%f487, %f481, %f486;
	div.approx.ftz.f32 	%f488, %f482, %f485;
	div.approx.ftz.f32 	%f489, %f483, %f484;
	div.approx.ftz.f32 	%f490, %f486, %f2;
	div.approx.ftz.f32 	%f491, %f485, %f3;
	div.approx.ftz.f32 	%f492, %f484, %f4;
	abs.ftz.f32 	%f39, %f490;
	abs.ftz.f32 	%f38, %f491;
	abs.ftz.f32 	%f37, %f492;
	cvt.rmi.ftz.f32.f32	%f663, %f487;
	cvt.rmi.ftz.f32.f32	%f662, %f488;
	cvt.rmi.ftz.f32.f32	%f661, %f489;
	sub.ftz.f32 	%f493, %f663, %f487;
	sub.ftz.f32 	%f494, %f662, %f488;
	sub.ftz.f32 	%f495, %f661, %f489;
	add.ftz.f32 	%f496, %f493, 0f3F000000;
	add.ftz.f32 	%f497, %f494, 0f3F000000;
	add.ftz.f32 	%f498, %f495, 0f3F000000;
	fma.rn.ftz.f32 	%f502, %f327, %f496, 0f3F000000;
	fma.rn.ftz.f32 	%f503, %f328, %f497, 0f3F000000;
	fma.rn.ftz.f32 	%f504, %f329, %f498, 0f3F000000;
	fma.rn.ftz.f32 	%f669, %f39, %f502, %f636;
	fma.rn.ftz.f32 	%f668, %f38, %f503, %f636;
	fma.rn.ftz.f32 	%f667, %f37, %f504, %f636;
	mov.u32 	%r8, 1;
	mov.f32 	%f33, %f636;

BB5_29:
	mul.wide.s32 	%rd87, %r8, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.local.f32 	%f514, [%rd88];
	setp.leu.ftz.f32	%p70, %f33, %f514;
	@%p70 bra 	BB5_30;

	ld.global.u32 	%r14, [%rd3];
	fma.rn.ftz.f32 	%f133, %f2, %f33, %f223;
	fma.rn.ftz.f32 	%f134, %f3, %f33, %f224;
	fma.rn.ftz.f32 	%f135, %f4, %f33, %f225;

BB5_32:
	setp.gt.s32	%p71, %r8, %r14;
	@%p71 bra 	BB5_33;

	add.s32 	%r112, %r8, 1;
	setp.ge.s32	%p72, %r8, %r14;
	@%p72 bra 	BB5_36;

	mul.wide.s32 	%rd91, %r112, 4;
	add.s64 	%rd92, %rd24, %rd91;
	mul.wide.s32 	%rd94, %r112, 8;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u64 	%rd96, [%rd95+456];
	cvta.to.global.u64 	%rd97, %rd96;
	add.s64 	%rd98, %rd1, %rd91;
	ld.global.u32 	%r80, [%rd98+372];
	ld.local.u32 	%r81, [%rd92];
	mul.lo.s32 	%r82, %r80, %r81;
	cvt.s64.s32	%rd99, %r82;
	add.s64 	%rd10, %rd97, %rd99;
	ld.global.u32 	%r83, [%rd10+4];
	cvt.rn.f32.s32	%f515, %r83;
	ld.global.f32 	%f516, [%rd3+-480];
	ld.global.v2.f32 	{%f517, %f518}, [%rd3+-488];
	mul.ftz.f32 	%f32, %f517, %f515;
	ld.global.u32 	%r84, [%rd10+8];
	cvt.rn.f32.s32	%f521, %r84;
	mul.ftz.f32 	%f31, %f518, %f521;
	ld.global.u32 	%r85, [%rd10+12];
	cvt.rn.f32.s32	%f522, %r85;
	mul.ftz.f32 	%f30, %f516, %f522;
	sub.ftz.f32 	%f523, %f133, %f32;
	sub.ftz.f32 	%f524, %f134, %f31;
	sub.ftz.f32 	%f525, %f135, %f30;
	mul.wide.s32 	%rd100, %r112, 12;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.f32 	%f526, [%rd101+88];
	ld.global.f32 	%f527, [%rd101+84];
	ld.global.f32 	%f528, [%rd101+80];
	div.approx.ftz.f32 	%f529, %f523, %f528;
	div.approx.ftz.f32 	%f530, %f524, %f527;
	div.approx.ftz.f32 	%f531, %f525, %f526;
	div.approx.ftz.f32 	%f532, %f528, %f2;
	div.approx.ftz.f32 	%f533, %f527, %f3;
	div.approx.ftz.f32 	%f534, %f526, %f4;
	abs.ftz.f32 	%f39, %f532;
	abs.ftz.f32 	%f38, %f533;
	abs.ftz.f32 	%f37, %f534;
	cvt.rmi.ftz.f32.f32	%f663, %f529;
	cvt.rmi.ftz.f32.f32	%f662, %f530;
	cvt.rmi.ftz.f32.f32	%f661, %f531;
	sub.ftz.f32 	%f535, %f663, %f529;
	sub.ftz.f32 	%f536, %f662, %f530;
	sub.ftz.f32 	%f537, %f661, %f531;
	add.ftz.f32 	%f538, %f535, 0f3F000000;
	add.ftz.f32 	%f539, %f536, 0f3F000000;
	add.ftz.f32 	%f540, %f537, 0f3F000000;
	fma.rn.ftz.f32 	%f544, %f327, %f538, 0f3F000000;
	fma.rn.ftz.f32 	%f545, %f328, %f539, 0f3F000000;
	fma.rn.ftz.f32 	%f546, %f329, %f540, 0f3F000000;
	fma.rn.ftz.f32 	%f669, %f39, %f544, %f33;
	fma.rn.ftz.f32 	%f668, %f38, %f545, %f33;
	fma.rn.ftz.f32 	%f667, %f37, %f546, %f33;

BB5_36:
	mul.wide.s32 	%rd102, %r112, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.local.f32 	%f547, [%rd103];
	setp.gt.ftz.f32	%p76, %f33, %f547;
	mov.u32 	%r8, %r112;
	@%p76 bra 	BB5_32;
	bra.uni 	BB5_37;

BB5_30:
	mov.u32 	%r112, %r8;
	bra.uni 	BB5_37;

BB5_33:
	mov.u32 	%r112, %r8;

BB5_37:
	add.s32 	%r7, %r7, 1;
	setp.lt.s32	%p77, %r7, 256;
	setp.gt.s32	%p78, %r112, 0;
	and.pred  	%p79, %p77, %p78;
	@!%p79 bra 	BB5_11;
	bra.uni 	BB5_38;

BB5_10:
	mov.f32 	%f637, %f364;

BB5_11:
	mov.f32 	%f702, 0f41CC0000;
	mov.f32 	%f700, 0f00000000;
	setp.eq.ftz.f32	%p80, %f637, %f1;
	mov.f32 	%f701, %f700;
	@%p80 bra 	BB5_13;

	ld.const.v4.f32 	{%f551, %f552, %f553, %f554}, [scn+128];
	sub.ftz.f32 	%f558, %f551, %f635;
	sub.ftz.f32 	%f559, %f552, %f636;
	sub.ftz.f32 	%f560, %f553, %f637;
	mul.ftz.f32 	%f561, %f559, %f559;
	fma.rn.ftz.f32 	%f562, %f558, %f558, %f561;
	fma.rn.ftz.f32 	%f563, %f560, %f560, %f562;
	rsqrt.approx.ftz.f32 	%f564, %f563;
	mul.ftz.f32 	%f565, %f564, %f558;
	mul.ftz.f32 	%f566, %f564, %f559;
	mul.ftz.f32 	%f567, %f564, %f560;
	sub.ftz.f32 	%f568, %f223, %f635;
	sub.ftz.f32 	%f569, %f224, %f636;
	mul.ftz.f32 	%f570, %f569, %f569;
	fma.rn.ftz.f32 	%f571, %f568, %f568, %f570;
	sub.ftz.f32 	%f572, %f225, %f637;
	fma.rn.ftz.f32 	%f573, %f572, %f572, %f571;
	rsqrt.approx.ftz.f32 	%f574, %f573;
	mul.ftz.f32 	%f575, %f574, %f568;
	mul.ftz.f32 	%f576, %f574, %f569;
	mul.ftz.f32 	%f577, %f574, %f572;
	mul.ftz.f32 	%f578, %f632, %f576;
	fma.rn.ftz.f32 	%f579, %f631, %f575, %f578;
	fma.rn.ftz.f32 	%f580, %f633, %f577, %f579;
	add.ftz.f32 	%f581, %f631, %f631;
	mul.ftz.f32 	%f582, %f581, %f580;
	add.ftz.f32 	%f583, %f632, %f632;
	mul.ftz.f32 	%f584, %f583, %f580;
	add.ftz.f32 	%f585, %f633, %f633;
	mul.ftz.f32 	%f586, %f585, %f580;
	sub.ftz.f32 	%f587, %f575, %f582;
	sub.ftz.f32 	%f588, %f576, %f584;
	sub.ftz.f32 	%f589, %f577, %f586;
	mul.ftz.f32 	%f590, %f588, %f588;
	fma.rn.ftz.f32 	%f591, %f587, %f587, %f590;
	fma.rn.ftz.f32 	%f592, %f589, %f589, %f591;
	rsqrt.approx.ftz.f32 	%f593, %f592;
	mul.ftz.f32 	%f594, %f593, %f588;
	mul.ftz.f32 	%f595, %f632, %f566;
	fma.rn.ftz.f32 	%f596, %f631, %f565, %f595;
	fma.rn.ftz.f32 	%f597, %f633, %f567, %f596;
	mov.f32 	%f598, 0f00000000;
	max.ftz.f32 	%f599, %f598, %f597;
	max.ftz.f32 	%f600, %f598, %f594;
	mov.f32 	%f601, 0f3F800000;
	min.ftz.f32 	%f602, %f601, %f600;
	cvt.ftz.f64.f32	%fd9, %f599;
	mul.f64 	%fd10, %fd9, 0d3FE3333333333333;
	cvt.rn.ftz.f32.f64	%f603, %fd10;
	fma.rn.ftz.f32 	%f604, %f602, 0f00000000, %f603;
	fma.rn.ftz.f32 	%f605, %f602, 0f3E99999A, %f603;
	fma.rn.ftz.f32 	%f606, %f602, 0f3F333333, %f603;
	mul.ftz.f32 	%f700, %f604, 0f437F0000;
	mul.ftz.f32 	%f701, %f605, 0f437F0000;
	mul.ftz.f32 	%f702, %f606, 0f437F0000;

BB5_13:
	mov.u32 	%r105, %tid.y;
	mov.u32 	%r104, %ctaid.y;
	mov.u32 	%r103, %ntid.y;
	mad.lo.s32 	%r102, %r103, %r104, %r105;
	mov.u32 	%r101, %tid.x;
	mov.u32 	%r100, %ctaid.x;
	mov.u32 	%r99, %ntid.x;
	mad.lo.s32 	%r98, %r99, %r100, %r101;
	mad.lo.s32 	%r94, %r26, %r102, %r98;
	cvt.rzi.ftz.u32.f32	%r95, %f700;
	cvt.rzi.ftz.u32.f32	%r96, %f701;
	cvt.rzi.ftz.u32.f32	%r97, %f702;
	cvta.to.global.u64 	%rd104, %rd21;
	mul.wide.s32 	%rd105, %r94, 4;
	add.s64 	%rd106, %rd104, %rd105;
	cvt.u16.u32	%rs5, %r97;
	cvt.u16.u32	%rs6, %r96;
	cvt.u16.u32	%rs7, %r95;
	mov.u16 	%rs8, 255;
	st.global.v4.u8 	[%rd106], {%rs7, %rs6, %rs5, %rs8};

BB5_14:
	ret;
}


