Loading db file '/home/IC/Labs/GP/I3C_TOP_2024/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : I3C_TOP
Version: K-2015.06
Date   : Thu May  9 21:10:11 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/GP/I3C_TOP_2024/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
I3C_TOP                tsmc13_wl10       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
I3C_TOP                                   0.138 5.31e-02 2.25e+07    0.213 100.0
  tx (tx)                              5.59e-03 3.52e-03 1.24e+06 1.03e-02   4.8
  RX (RX)                              4.62e-03 3.95e-03 1.63e+06 1.02e-02   4.8
  frame_counter_hdr (frame_counter)    2.62e-03 3.47e-03 8.54e+05 6.95e-03   3.3
    sub_31 (frame_counter_DW01_dec_0)  3.99e-04 1.08e-04 1.67e+05 6.73e-04   0.3
    add_38 (frame_counter_DW01_inc_0)  1.48e-03 7.63e-04 2.12e+05 2.45e-03   1.1
  bits_counter_hdr (bits_counter)      2.00e-03 2.28e-03 4.91e+05 4.77e-03   2.2
  u_scl_staller (scl_staller)               N/A 9.76e-04 2.25e+05      N/A   N/A
  CCC_Handler (CCC_Handler)            5.28e-03 3.26e-03 4.65e+06 1.32e-02   6.2
    r204 (CCC_Handler_DW01_inc_1)      1.00e-07 1.29e-07 4.32e+05 4.32e-04   0.2
    r205 (CCC_Handler_DW01_inc_0)         0.000    0.000 4.32e+05 4.32e-04   0.2
  reg_rd_en_config_data_mux (gen_mux_BUS_WIDTH1_SEL1_1)
                                       4.37e-05 3.61e-05 7.58e+03 8.74e-05   0.0
  regf_wr_data_config_data_mux (gen_mux_BUS_WIDTH8_SEL1_1)
                                       9.23e-04 2.14e-04 4.41e+04 1.18e-03   0.6
  regf_rd_address_config_data_mux (gen_mux_BUS_WIDTH12_SEL1_1)
                                       1.40e-03 3.63e-04 6.61e+04 1.83e-03   0.9
  reg_wr_en_config_data_mux (gen_mux_BUS_WIDTH1_SEL1_2)
                                       2.27e-03 8.06e-05 1.17e+04 2.37e-03   1.1
  tx_en_mode_mux (gen_mux_BUS_WIDTH1_SEL1_3)
                                       1.10e-04 4.37e-05 7.80e+03 1.62e-04   0.1
  scl_pp_od_mode_mux (gen_mux_BUS_WIDTH1_SEL1_4)
                                       2.73e-04 5.90e-05 7.34e+03 3.39e-04   0.2
  regf_wr_data_mode_mux (gen_mux_BUS_WIDTH8_SEL1_2)
                                       5.73e-04 1.43e-05 4.27e+04 6.30e-04   0.3
  regf_rd_address_mode_mux (gen_mux_BUS_WIDTH12_SEL1_2)
                                       1.44e-03 4.54e-04 6.00e+04 1.95e-03   0.9
  reg_wr_en_mode_mux (gen_mux_BUS_WIDTH1_SEL1_5)
                                       1.22e-04 5.50e-05 7.67e+03 1.85e-04   0.1
  reg_rd_en_mode_mux (gen_mux_BUS_WIDTH1_SEL1_6)
                                       1.26e-04 6.26e-05 7.63e+03 1.96e-04   0.1
  scl_stall_flag_mode_mux (gen_mux_BUS_WIDTH1_SEL1_7)
                                       1.28e-04 5.81e-05 7.58e+03 1.94e-04   0.1
  scl_stall_cycles_mode_mux (gen_mux_BUS_WIDTH5_SEL1_1)
                                       8.92e-04 1.95e-04 2.58e+04 1.11e-03   0.5
  scl_stall_cycles_hdr_mux (gen_mux_BUS_WIDTH5_SEL1_0)
                                       3.29e-04 1.25e-04 2.52e+04 4.79e-04   0.2
  scl_stall_flag_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_8)
                                       6.66e-05 2.93e-05 8.41e+03 1.04e-04   0.0
  frm_cnt_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_9)
                                       1.43e-04 3.15e-05 8.41e+03 1.83e-04   0.1
  bit_cnt_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_10)
                                       6.57e-05 2.92e-05 8.41e+03 1.03e-04   0.0
  scl_pp_od_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_11)
                                       4.05e-05 8.21e-06 5.70e+03 5.45e-05   0.0
  rx_mode_hdr_mux (gen_mux_BUS_WIDTH4_SEL1_1)
                                       9.29e-04 1.20e-04 2.25e+04 1.07e-03   0.5
  tx_mode_hdr_mux (gen_mux_BUS_WIDTH4_SEL1_0)
                                       6.62e-04 1.04e-04 2.09e+04 7.87e-04   0.4
  rx_en_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_12)
                                       2.57e-04 3.21e-05 8.41e+03 2.98e-04   0.1
  tx_en_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_13)
                                       7.71e-05 9.27e-06 7.53e+03 9.39e-05   0.0
  regf_rd_address__hdr_mux (gen_mux_BUS_WIDTH12_SEL1_0)
                                       7.88e-04 2.94e-04 6.30e+04 1.15e-03   0.5
  regf_wr_en_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_14)
                                       6.54e-05 2.82e-05 8.41e+03 1.02e-04   0.0
  regf_rd_en_hdr_mux (gen_mux_BUS_WIDTH1_SEL1_15)
                                       6.65e-05 2.91e-05 8.41e+03 1.04e-04   0.0
  regf_special_data_hdr_mux (gen_mux_BUS_WIDTH8_SEL1_3)
                                       1.16e-03 2.11e-04 3.83e+04 1.41e-03   0.7
  sda_handling_mode_mux (gen_mux_BUS_WIDTH1_SEL1_0)
                                       7.07e-05 3.05e-06 7.09e+03 8.08e-05   0.0
  u_fcnt_en_mux (gen_mux_BUS_WIDTH1_SEL3_1)
                                       1.43e-03 1.98e-04 3.35e+04 1.66e-03   0.8
  scl_stall_flag_mux (gen_mux_BUS_WIDTH1_SEL3_2)
                                       1.09e-03 1.82e-04 3.36e+04 1.30e-03   0.6
  bits_cnt_regf_rx_tx_mux (gen_mux_BUS_WIDTH1_SEL3_3)
                                       1.43e-03 1.90e-04 3.35e+04 1.66e-03   0.8
  fcnt_en_mux (gen_mux_BUS_WIDTH1_SEL3_4)
                                       7.16e-04 8.17e-05 3.36e+04 8.31e-04   0.4
  bit_rx_cnt_en_mux (gen_mux_BUS_WIDTH1_SEL3_5)
                                       6.93e-04 7.50e-05 3.36e+04 8.01e-04   0.4
  bit_cnt_en_mux (gen_mux_BUS_WIDTH1_SEL3_6)
                                       1.11e-03 1.87e-04 3.39e+04 1.33e-03   0.6
  rx_mode_mux (gen_mux_BUS_WIDTH3_SEL3_1)
                                       3.22e-03 5.42e-04 9.91e+04 3.86e-03   1.8
  rx_en_mux (gen_mux_BUS_WIDTH1_SEL3_7)
                                       1.14e-03 1.83e-04 3.45e+04 1.36e-03   0.6
  tx_mode_mux (gen_mux_BUS_WIDTH3_SEL3_0)
                                       3.26e-03 5.68e-04 9.73e+04 3.93e-03   1.8
  tx_en_mux (gen_mux_BUS_WIDTH1_SEL3_8)
                                       1.42e-03 1.97e-04 3.46e+04 1.66e-03   0.8
  scl_idle_mux (gen_mux_BUS_WIDTH1_SEL3_9)
                                       7.83e-04 1.04e-04 3.36e+04 9.21e-04   0.4
  scl_pp_od_mux (gen_mux_BUS_WIDTH1_SEL3_10)
                                       9.87e-04 1.84e-04 3.35e+04 1.20e-03   0.6
  regf_wr_data_mux (gen_mux_BUS_WIDTH8_SEL1_0)
                                          0.000    0.000 4.81e+04 4.81e-05   0.0
  regf_wr_en_mux (gen_mux_BUS_WIDTH1_SEL3_11)
                                       8.99e-04 1.54e-04 3.38e+04 1.09e-03   0.5
  regf_rd_address_mux (gen_mux_BUS_WIDTH12_SEL3)
                                       6.11e-03 1.06e-03 2.96e+05 7.46e-03   3.5
  regf_rd_en_mux (gen_mux_BUS_WIDTH1_SEL3_0)
                                       1.00e-03 1.89e-04 3.38e+04 1.22e-03   0.6
  u_hdr_engine (hdr_engine)            2.15e-03 3.15e-03 7.21e+05 6.03e-03   2.8
  u_enthdr (enthdr)                         N/A 1.68e-03 3.16e+05 7.74e-04   0.4
  u_clk_divider (clk_divider)               N/A 1.48e-03 2.24e+04 5.57e-04   0.3
  u_scl_generation (scl_generation)    3.34e-03 1.64e-03 5.11e+05 5.49e-03   2.6
    add_142_aco (scl_generation_DW01_inc_1)
                                       2.62e-05 1.07e-05 8.13e+04 1.18e-04   0.1
    r67 (scl_generation_DW01_inc_0)    1.77e-05 5.99e-06 8.11e+04 1.05e-04   0.0
  u_sda_handling (sda_handling)        3.86e-04 1.08e-04 6.63e+04 5.60e-04   0.3
    u_push_pull_behav_model (push_pull_behav_model)
                                       3.79e-05 2.97e-05 3.26e+04 1.00e-04   0.0
      u_pull_tri_state_buf (tri_state_buf_1)
                                          0.000    0.000 6.74e+03 6.74e-06   0.0
      u_push_tri_state_buf (tri_state_buf_0)
                                          0.000    0.000 6.67e+03 6.67e-06   0.0
    u_open_drain_behav_model (open_drain_behav_model)
                                       1.88e-06 5.89e-07 1.26e+04 1.50e-05   0.0
      u_tri_state_buf_n (tri_state_buf_n)
                                       1.88e-06 5.89e-07 8.15e+03 1.06e-05   0.0
  u_controller_rx (controller_rx)      2.30e-03 2.10e-03 5.91e+05 4.99e-03   2.3
  u_bits_counter_sdr (bits_counter_sdr)
                                            N/A 5.64e-04 9.90e+04      N/A   N/A
  u_controller_tx (controller_tx)      4.03e-03 3.15e-03 4.52e+05 7.63e-03   3.6
  u_i3c_timer (i3c_timer_fsm)          5.11e-04 3.08e-03 2.84e+06 6.43e-03   3.0
    r128 (i3c_timer_fsm_DW01_inc_0)    8.49e-06 5.02e-06 3.20e+05 3.33e-04   0.2
    add_214 (i3c_timer_fsm_DW01_add_1) 2.94e-07 2.13e-07 3.52e+05 3.52e-04   0.2
    add_218 (i3c_timer_fsm_DW01_add_0) 4.20e-08 1.80e-08 3.36e+05 3.36e-04   0.2
  u_controller_crh (controller_crh)    7.15e-03 6.38e-03 3.92e+06 1.75e-02   8.2
    add_966 (controller_crh_DW01_inc_4)
                                       8.81e-04 4.06e-04 9.94e+04 1.39e-03   0.6
  u_daa (dynamic_address_assignment)   2.12e-03 3.53e-03 1.44e+06 7.08e-03   3.3
    add_375 (dynamic_address_assignment_DW01_inc_0)
                                       7.10e-06 8.73e-06 1.53e+05 1.69e-04   0.1
  u_i2c_legacy_mode (i2c_legacy_mode)  4.17e-04 1.86e-03 9.27e+05 3.20e-03   1.5
    r94 (i2c_legacy_mode_DW01_inc_0)   8.58e-08 1.07e-07 1.53e+05 1.53e-04   0.1
1
