

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Thu Oct  3 12:33:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.935 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27360012|  27360012|  91.109 ms|  91.109 ms|  27360012|  27360012|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- loop8_loop9_loop10  |  27360010|  27360010|        15|          4|          1|  6840000|       yes|
        +----------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      342|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      465|    -|
|Memory               |       67|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      216|    -|
|Register             |        -|     -|      658|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       67|     5|     1044|     1183|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |mul_8ns_9ns_16_1_1_U3             |mul_8ns_9ns_16_1_1             |        0|   0|    0|   49|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  386|  465|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U4  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U5  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v41_U  |node3_v41_RAM_AUTO_1R1W  |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_1_fu_195_p2              |         +|   0|  0|  30|          23|           1|
    |add_ln111_fu_207_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln112_1_fu_291_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln112_fu_360_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln113_fu_334_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln116_fu_320_p2                |         +|   0|  0|  23|          16|          16|
    |and_ln111_fu_237_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_267                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_533                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_544                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_548                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_189_p2               |      icmp|   0|  0|  30|          23|          22|
    |icmp_ln112_fu_213_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln113_1_fu_339_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln113_fu_231_p2               |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln118_fu_329_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln125_fu_285_p2               |      icmp|   0|  0|  15|           8|           7|
    |or_ln111_fu_219_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln112_1_fu_257_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_251_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_150_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln111_1_fu_243_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln111_fu_353_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln112_1_fu_366_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln112_2_fu_297_p3           |    select|   0|  0|  16|           1|           1|
    |select_ln112_fu_263_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln111_fu_225_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 342|         170|         117|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v42_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v43_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v44_load               |   9|          2|    8|         16|
    |empty_fu_86                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_82                  |   9|          2|   23|         46|
    |indvar_flatten_fu_74                    |   9|          2|   16|         32|
    |v41_address0                            |  14|          3|   16|         48|
    |v42_fu_78                               |   9|          2|    8|         16|
    |v43_fu_70                               |   9|          2|    8|         16|
    |v44_fu_66                               |   9|          2|    8|         16|
    |v58_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 216|         47|  214|        479|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln111_reg_489                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_86                       |  32|   0|   32|          0|
    |icmp_ln111_reg_480                |   1|   0|    1|          0|
    |icmp_ln112_reg_484                |   1|   0|    1|          0|
    |icmp_ln113_1_reg_534              |   1|   0|    1|          0|
    |icmp_ln118_reg_529                |   1|   0|    1|          0|
    |icmp_ln118_reg_529_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln125_reg_520                |   1|   0|    1|          0|
    |indvar_flatten14_fu_82            |  23|   0|   23|          0|
    |indvar_flatten_fu_74              |  16|   0|   16|          0|
    |mul_ln116_reg_509                 |  16|   0|   16|          0|
    |or_ln112_reg_494                  |   1|   0|    1|          0|
    |select_ln112_1_cast_reg_538       |   8|   0|   16|          8|
    |select_ln112_reg_498              |   8|   0|    8|          0|
    |v41_addr_reg_554                  |  16|   0|   16|          0|
    |v41_load_reg_564                  |  32|   0|   32|          0|
    |v42_fu_78                         |   8|   0|    8|          0|
    |v43_fu_70                         |   8|   0|    8|          0|
    |v44_fu_66                         |   8|   0|    8|          0|
    |v48_reg_579                       |  32|   0|   32|          0|
    |v49_reg_589                       |  32|   0|   32|          0|
    |v51_load_reg_544                  |  32|   0|   32|          0|
    |v52_load_reg_559                  |  32|   0|   32|          0|
    |zext_ln116_1_reg_514              |   8|   0|   16|          8|
    |zext_ln116_reg_504                |   8|   0|   16|          8|
    |icmp_ln111_reg_480                |  64|  32|    1|          0|
    |icmp_ln113_1_reg_534              |  64|  32|    1|          0|
    |icmp_ln125_reg_520                |  64|  32|    1|          0|
    |or_ln112_reg_494                  |  64|  32|    1|          0|
    |v41_addr_reg_554                  |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 658| 160|  382|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v51_address0        |  out|   16|   ap_memory|           v51|         array|
|v51_ce0             |  out|    1|   ap_memory|           v51|         array|
|v51_q0              |   in|   32|   ap_memory|           v51|         array|
|v52_address0        |  out|   16|   ap_memory|           v52|         array|
|v52_ce0             |  out|    1|   ap_memory|           v52|         array|
|v52_q0              |   in|   32|   ap_memory|           v52|         array|
|v58_din             |  out|   32|     ap_fifo|           v58|       pointer|
|v58_num_data_valid  |   in|   17|     ap_fifo|           v58|       pointer|
|v58_fifo_cap        |   in|   17|     ap_fifo|           v58|       pointer|
|v58_full_n          |   in|    1|     ap_fifo|           v58|       pointer|
|v58_write           |  out|    1|     ap_fifo|           v58|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

