// Seed: 1552484239
program module_0 (
    input  wor   id_0,
    output logic id_1
);
  tri id_3 = !id_3 + id_3;
  always id_1 = -1;
  assign id_1 = -1'h0;
  uwire id_4;
  initial id_3 = id_4;
  assign module_1.type_2 = 0;
  id_5(
      1, -1
  );
  always id_1 <= 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6
);
  always if (id_6) id_1 <= -1;
  parameter id_8 = 1 - 1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  wire id_9;
  wire id_10;
endmodule
