===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8373 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3334 ( 14.9%)    0.3334 ( 18.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2802 ( 12.5%)    0.2802 ( 15.2%)    Parse modules
    0.0496 (  2.2%)    0.0496 (  2.7%)    Verify circuit
    1.7369 ( 77.6%)    1.3370 ( 72.8%)  'firrtl.circuit' Pipeline
    0.0517 (  2.3%)    0.0517 (  2.8%)    LowerFIRRTLAnnotations
    0.2754 ( 12.3%)    0.1582 (  8.6%)    'firrtl.module' Pipeline
    0.1023 (  4.6%)    0.0594 (  3.2%)      DropName
    0.1731 (  7.7%)    0.0988 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0117 (  0.5%)    0.0066 (  0.4%)    'firrtl.module' Pipeline
    0.0117 (  0.5%)    0.0066 (  0.4%)      LowerCHIRRTLPass
    0.0184 (  0.8%)    0.0184 (  1.0%)    InferWidths
    0.0459 (  2.0%)    0.0459 (  2.5%)    MemToRegOfVec
    0.0871 (  3.9%)    0.0871 (  4.7%)    InferResets
    0.0063 (  0.3%)    0.0063 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0146 (  0.7%)    0.0146 (  0.8%)    WireDFT
    0.1153 (  5.2%)    0.1153 (  6.3%)    LowerFIRRTLTypes
    0.1129 (  5.0%)    0.0604 (  3.3%)    'firrtl.module' Pipeline
    0.1105 (  4.9%)    0.0590 (  3.2%)      ExpandWhens
    0.0024 (  0.1%)    0.0013 (  0.1%)      SFCCompat
    0.0460 (  2.1%)    0.0460 (  2.5%)    Inliner
    0.0505 (  2.3%)    0.0505 (  2.7%)    'firrtl.module' Pipeline
    0.0505 (  2.3%)    0.0505 (  2.7%)      RandomizeRegisterInit
    0.0179 (  0.8%)    0.0179 (  1.0%)    CheckCombCycles
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3003 ( 13.4%)    0.3003 ( 16.3%)    'firrtl.module' Pipeline
    0.2785 ( 12.4%)    0.2785 ( 15.2%)      Canonicalizer
    0.0218 (  1.0%)    0.0218 (  1.2%)      InferReadWrite
    0.0068 (  0.3%)    0.0068 (  0.4%)    PrefixModules
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0451 (  2.0%)    0.0451 (  2.5%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0167 (  0.7%)    0.0167 (  0.9%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.2185 (  9.8%)    0.2185 ( 11.9%)    'firrtl.module' Pipeline
    0.0127 (  0.6%)    0.0127 (  0.7%)      DropName
    0.2057 (  9.2%)    0.2057 ( 11.2%)      Canonicalizer
    0.0216 (  1.0%)    0.0216 (  1.2%)    IMDeadCodeElim
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0494 (  2.2%)    0.0494 (  2.7%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0205 (  0.9%)    0.0205 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0491 (  2.2%)    0.0491 (  2.7%)  'hw.module' Pipeline
    0.0142 (  0.6%)    0.0142 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0222 (  1.0%)    0.0222 (  1.2%)    Canonicalizer
    0.0091 (  0.4%)    0.0091 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0035 (  0.2%)    0.0035 (  0.2%)    HWCleanup
    0.0062 (  0.3%)    0.0062 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0060 (  0.3%)    0.0060 (  0.3%)    PrettifyVerilog
    0.0081 (  0.4%)    0.0081 (  0.4%)  StripDebugInfoWithPred
    0.0311 (  1.4%)    0.0311 (  1.7%)  ExportVerilog
    0.0015 (  0.1%)    0.0015 (  0.1%)  Rest
    2.2373 (100.0%)    1.8373 (100.0%)  Total

{
  totalTime: 1.852,
  maxMemory: 68952064
}
