
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.308520                       # Number of seconds simulated
sim_ticks                                6308520197000                       # Number of ticks simulated
final_tick                               6308520197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 791082                       # Simulator instruction rate (inst/s)
host_op_rate                                  1412973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6943529130                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660968                       # Number of bytes of host memory used
host_seconds                                   908.55                       # Real time elapsed on the host
sim_insts                                   718734709                       # Number of instructions simulated
sim_ops                                    1283751744                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109488192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109509120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1013651712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1013651712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1710753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1711080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15838308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15838308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17355606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17358924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       160679792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160679792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       160679792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17355606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178038715                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   384484670                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    57783010                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936245                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1020150162                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12617040394                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   718734709                       # Number of instructions committed
system.cpu.committedOps                    1283751744                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1283246275                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1440430                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571766                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1283246275                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2736737424                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1334903242                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    2                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   4                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159020307                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523671533                       # number of times the CC registers were written
system.cpu.num_mem_refs                     442267678                       # number of memory refs
system.cpu.num_load_insts                   384484669                       # Number of load instructions
system.cpu.num_store_insts                   57783009                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12617040394                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          31457066                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505465      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                 703147782     54.77%     54.81% # Class of executed instruction
system.cpu.op_class::IntMult                135270042     10.54%     65.35% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560775      0.20%     65.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::MemRead                384484667     29.95%     95.50% # Class of executed instruction
system.cpu.op_class::MemWrite                57783007      4.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1283751744                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.758625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           442267680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1768816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            250.036001                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.758625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1770839536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1770839536                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    382732807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       382732807                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1255156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1255156                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     383987963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        383987963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    383987963                       # number of overall hits
system.cpu.dcache.overall_hits::total       383987963                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1751863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1751863                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     56527854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     56527854                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58279717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58279717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58279717                       # number of overall misses
system.cpu.dcache.overall_misses::total      58279717                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1160072033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1160072033500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3744178877500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3744178877500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4904250911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4904250911000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4904250911000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4904250911000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    384484670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    384484670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     57783010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     57783010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    442267680                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    442267680                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    442267680                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    442267680                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.978278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.978278                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.131775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.131775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.131775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.131775                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 662193.352734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 662193.352734                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66235.998938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66235.998938                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84150.218351                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84150.218351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84150.218351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84150.218351                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17269                       # number of writebacks
system.cpu.dcache.writebacks::total             17269                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1751863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1751863                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     56527854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     56527854                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58279717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58279717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58279717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58279717                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1158320170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1158320170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3687651023500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3687651023500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4845971194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4845971194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4845971194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4845971194000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.978278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.978278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.131775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.131775                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.131775                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.131775                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 661193.352734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 661193.352734                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65235.998938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65235.998938                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83150.218351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83150.218351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83150.218351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83150.218351                       # average overall mshr miss latency
system.cpu.dcache.replacements                1768304                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           274.867948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1020150162                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3100760.370821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   274.867948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.536851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.536851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4080600977                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4080600977                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1020149833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1020149833                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1020149833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1020149833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1020149833                       # number of overall hits
system.cpu.icache.overall_hits::total      1020149833                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    131492500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131492500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    131492500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131492500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    131492500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131492500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1020150162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1020150162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1020150162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1020150162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1020150162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1020150162                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 399673.252280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 399673.252280                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 399673.252280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 399673.252280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 399673.252280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 399673.252280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    131163500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131163500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    131163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    131163500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131163500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 398673.252280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 398673.252280                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 398673.252280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 398673.252280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 398673.252280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 398673.252280                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.830563                       # Cycle average of tags in use
system.l2.tags.total_refs                   118256915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.076229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.277027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2042.553508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 474764081                       # Number of tag accesses
system.l2.tags.data_accesses                474764081                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        17269                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17269                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        58214647                       # number of WriteClean hits
system.l2.WriteClean_hits::total             58214647                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          28261107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             28261107                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          57175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57175                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 57178                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57180                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                57178                       # number of overall hits
system.l2.overall_hits::total                   57180                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        28249794                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           28249794                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16950                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              327                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694688                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 327                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711638                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711965                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                327                       # number of overall misses
system.l2.overall_misses::cpu.data            1711638                       # number of overall misses
system.l2.overall_misses::total               1711965                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3294942976000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3294942976000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10994535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10994535500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130633500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1155092036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1155092036500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1166086572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1166217205500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130633500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1166086572000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1166217205500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        17269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     58214647                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         58214647                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      56510901                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         56510901                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1751863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1751863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1768816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1769145                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1768816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1769145                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499900                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499900                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999823                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993921                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.967363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967363                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993921                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.967674                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.967679                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993921                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.967674                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.967679                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 116636.000107                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 116636.000107                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 648645.162242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 648645.162242                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 399490.825688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 399490.825688                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 681595.689885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 681595.689885                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 399490.825688                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 681269.387569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 681215.565447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 399490.825688                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 681269.387569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 681215.565447                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1704781                       # number of writebacks
system.l2.writebacks::total                   1704781                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6111                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     28249794                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      28249794                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16950                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694688                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711965                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3012445036000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3012445036000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10825035500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10825035500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    127363500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127363500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1138145156500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1138145156500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    127363500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1148970192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1149097555500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    127363500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1148970192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1149097555500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499900                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499900                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.967363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967363                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.967674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.967674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967679                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 106636.000107                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 106636.000107                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 638645.162242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 638645.162242                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 389490.825688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 389490.825688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 671595.689885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 671595.689885                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 389490.825688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 671269.387569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 671215.565447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 389490.825688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 671269.387569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 671215.565447                       # average overall mshr miss latency
system.l2.replacements                        1709929                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4076.120298                       # Cycle average of tags in use
system.l3.tags.total_refs                    59950062                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2773835                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     21.612699                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1167.108487                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.708494                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       2906.303317                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.284939                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000661                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.709547                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.995147                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         3006                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          514                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 242599839                       # Number of tag accesses
system.l3.tags.data_accesses                242599839                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1704781                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1704781                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28279009                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28279009                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          14130552                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14130552                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data            885                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               885                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   885                       # number of demand (read+write) hits
system.l3.demand_hits::total                      885                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  885                       # number of overall hits
system.l3.overall_hits::total                     885                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        14119242                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           14119242                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16950                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16950                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          327                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1693803                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1694130                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 327                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1710753                       # number of demand (read+write) misses
system.l3.demand_misses::total                1711080                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                327                       # number of overall misses
system.l3.overall_misses::cpu.data            1710753                       # number of overall misses
system.l3.overall_misses::total               1711080                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2553326506000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2553326506000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10638585500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10638585500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    123766500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1119494296000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1119618062500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     123766500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1130132881500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1130256648000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    123766500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1130132881500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1130256648000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1704781                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1704781                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28279009                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28279009                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      28249794                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         28249794                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16950                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16950                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694688                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695015                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               327                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711638                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711965                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              327                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711638                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711965                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499800                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499800                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999478                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999478                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999483                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999483                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999483                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999483                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 180840.197087                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 180840.197087                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 627645.162242                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 627645.162242                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 378490.825688                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 660935.360251                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 660880.842970                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 378490.825688                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 660605.523708                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 660551.609510                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 378490.825688                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 660605.523708                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 660551.609510                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1707751                       # number of writebacks
system.l3.writebacks::total                   1707751                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         6439                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          6439                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     14119242                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      14119242                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16950                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16950                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          327                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1693803                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1694130                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            327                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1710753                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1711080                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           327                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1710753                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1711080                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2412134086000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2412134086000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10469085500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10469085500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    120496500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1102556266000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1102676762500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    120496500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1113025351500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1113145848000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    120496500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1113025351500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1113145848000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999478                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999478                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999483                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999483                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999483                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999483                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 170840.197087                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 170840.197087                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 617645.162242                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 617645.162242                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 368490.825688                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 650935.360251                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 650880.842970                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 368490.825688                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 650605.523708                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 650551.609510                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 368490.825688                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 650605.523708                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 650551.609510                       # average overall mshr miss latency
system.l3.replacements                        2769739                       # number of replacements
system.membus.snoop_filter.tot_requests      17636739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15925659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1694130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1707751                       # Transaction distribution
system.membus.trans_dist::WriteClean         14130557                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6497                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         14119242                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16950                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1694130                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     33386207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     33386207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33386207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1123160832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1123160832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1123160832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15830322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15830322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15830322                       # Request fanout histogram
system.membus.reqLayer2.occupancy        107199720000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8557587000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     60048380                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58279235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42424943                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42424942                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1752192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3429801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean       100624213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2818171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        56510901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       56510901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16953                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1751863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176542385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176543073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3840046848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3840069824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46889234                       # Total snoops (count)
system.tol2bus.snoopTraffic                2932614272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105169280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.403397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62744336     59.66%     59.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42424943     40.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105169280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117363459500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            493500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30908674500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6308520197000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695015                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3412532                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        42409566                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1072940                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        28249794                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       28249794                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16950                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16950                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695015                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     89918260                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   2028528320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16900296                       # Total snoops (count)
system.tol3bus.snoopTraffic                1013651712                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         48577788                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.347902                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.476305                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31677492     65.21%     65.21% # Request fanout histogram
system.tol3bus.snoop_fanout::1               16900296     34.79%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           48577788                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59962040500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16692844500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
