# RISC-V_32bit
# RISC-V 32-bit Processor (RV32I) - README

## ğŸ“Œ Overview
This project implements a basic 32-bit RISC-V processor (RV32I ISA), supporting core instructions and pipeline stages. The processor is designed using Verilog/SystemVerilog and targets FPGA or simulation platforms.

> ISA Supported: **RV32I (Integer Base Instruction Set)**  

---

## ğŸ› ï¸ Features

- âœ… 32-bit data path (RV32)
- âœ… Support for base RV32I instructions:
  - Arithmetic: `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLL`, `SRL`, `SRA`
  - Immediate: `ADDI`, `ORI`, `ANDI`, etc.
  - Load/Store: `LW`, `SW`, `LH`, `SH`, `LB`, `SB`
- âœ… Register File with 32 registers (x0-x31)
- âœ… Simple control unit based on opcode decoding
- âœ… Program Counter (PC) logic with branch/jump handling
- âœ… Simulation Testbench for functional validation

---

## ğŸ“ Project Structure

```plaintext
RISC_V_32bit/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ alu.v                  # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ control_unit.v         # Control signals generator
â”‚   â”œâ”€â”€ datapath.v             # Top-level integration of pipeline
â”‚   â”œâ”€â”€ imm_gen.v              # Immediate extractor
â”‚   â”œâ”€â”€ pc.v                   # Program Counter logic
â”‚   â”œâ”€â”€ register_file.v        # 32 general-purpose registers
â”‚   â”œâ”€â”€ memory.v               # Instruction + Data Memory
â”‚   â””â”€â”€ top.v                  # Top-level module
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_top.v               # Testbench for simulation
â”‚
â”œâ”€â”€ prog/
â”‚   â””â”€â”€ test_program.hex       # Sample RISC-V instructions in hex
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ architecture_diagram.png
â”‚   â””â”€â”€ instruction_formats.md
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ Makefile / run_sim.sh      # Scripts for compilation & simulation
