---
outline: 2
---

# Unidade Lógia Aritmética

## Topologia

![alt text](/public/images/reference/report_components/rv32i_alu.drawio.svg)

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<pan-container :max-zoom="8">

![Diagrama de RTL da Unidade Lógia Aritmética](/images/reference/components/rv32i_alu_netlist.svg){.w-full .dark-invert}

</pan-container>

## Casos de teste

::: danger TO DO

```md
### Caso 1 <Badge type="info" text="tb_rv32i_alu_case_1" />

Forma de onda:

<pan-container :grid="false">

![Forma de onda do caso de teste 1 do Unidade Lógia Aritmética](/images/reference/components/tb_rv32i_alu_case_1.svg){.w-full .dark-invert}

</pan-container>

```

:::
