Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/cccitron/mastersThesis/lab5_files/mem_internal/tb_top_level_isim_beh.exe -prj /home/cccitron/mastersThesis/lab5_files/mem_internal/tb_top_level_beh.prj work.tb_top_level 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/ipcore_dir/my_bram8x8.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/my_modules.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/top_level.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/lab5_files/mem_internal/tb_top_level.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101416 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ck_divider [ck_divider_default]
Compiling architecture behav of entity rom8x8 [rom8x8_default]
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture my_bram8x8_a of entity my_bram8x8 [my_bram8x8_default]
Compiling architecture structural of entity top_level [top_level_default]
Compiling architecture behavior of entity tb_top_level
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable /home/cccitron/mastersThesis/lab5_files/mem_internal/tb_top_level_isim_beh.exe
Fuse Memory Usage: 681700 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 6430 ms
