// Seed: 810266515
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2
);
  assign id_4 = 1 * 1'b0 - 1 ? 1'd0 : id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    input wand id_6
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  assign module_0.type_1 = 0;
endmodule
