<stg><name>update_weights.1_Pipeline_VITIS_LOOP_221_15</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bias_norm = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 0, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc200

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc200:0 %i_3 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc200:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200:2 %icmp_ln221 = icmp_eq  i2 %i_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc200:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200:4 %add_ln221 = add i2 %i_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc200:5 %br_ln221 = br i1 %icmp_ln221, void %for.inc200.split, void %for.end202.exitStub

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc200.split:3 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc200.split:13 %store_ln221 = store i2 %add_ln221, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:4 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:4 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:4 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:1 %trunc_ln222_cast = zext i2 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln222_cast"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:4 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc200.split:5 %biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln222_cast

]]></Node>
<StgValue><ssdm name="biases3_addr"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:6 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:4 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:6 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
for.inc200.split:7 %bitcast_ln222 = bitcast i64 %biases3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln222"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:8 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:8 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:8 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:8 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="55" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:8 %sub4 = dsub i64 %bitcast_ln222, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
for.inc200.split:9 %bitcast_ln222_1 = bitcast i64 %sub4

]]></Node>
<StgValue><ssdm name="bitcast_ln222_1"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc200.split:10 %store_ln222 = store i64 %bitcast_ln222_1, i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="58" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:11 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="59" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:11 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="60" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:11 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="61" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:11 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="62" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:11 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="63" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc200.split:0 %bias_norm_load_1 = load i64 %bias_norm

]]></Node>
<StgValue><ssdm name="bias_norm_load_1"/></StgValue>
</operation>

<operation id="64" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end202.exitStub:0 %bias_norm_load = load i64 %bias_norm

]]></Node>
<StgValue><ssdm name="bias_norm_load"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end202.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %bias_norm_7_out, i64 %bias_norm_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.end202.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="65" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="66" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="67" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="68" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc200.split:2 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="69" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %bias_norm_1 = dadd i64 %bias_norm_load_1, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>

<operation id="70" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc200.split:14 %store_ln221 = store i64 %bias_norm_1, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="71" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc200.split:15 %br_ln221 = br void %for.inc200

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="123" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="124" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="125" name="biases3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="bias_norm_7_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias_norm_7_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="bias_norm" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_127" to="i" fromId="127" toId="25">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="132" from="biases3" to="specinterface_ln0" fromId="125" toId="26">
</dataflow>
<dataflow id="134" from="empty_17" to="specinterface_ln0" fromId="133" toId="26">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="137" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="139" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="143" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="144" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="145" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="147" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="150" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="151" from="empty_18" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="152" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="26">
</dataflow>
<dataflow id="153" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="26">
</dataflow>
<dataflow id="155" from="_ssdm_op_Read.ap_auto.double" to="p_read_1" fromId="154" toId="27">
</dataflow>
<dataflow id="156" from="p_read2" to="p_read_1" fromId="124" toId="27">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.double" to="p_read_2" fromId="154" toId="28">
</dataflow>
<dataflow id="158" from="p_read1" to="p_read_2" fromId="123" toId="28">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.double" to="p_read_3" fromId="154" toId="29">
</dataflow>
<dataflow id="160" from="p_read" to="p_read_3" fromId="122" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_161" to="store_ln0" fromId="161" toId="30">
</dataflow>
<dataflow id="163" from="i" to="store_ln0" fromId="25" toId="30">
</dataflow>
<dataflow id="165" from="StgValue_164" to="store_ln0" fromId="164" toId="31">
</dataflow>
<dataflow id="166" from="bias_norm" to="store_ln0" fromId="24" toId="31">
</dataflow>
<dataflow id="167" from="i" to="i_3" fromId="25" toId="33">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="168" toId="34">
</dataflow>
<dataflow id="170" from="StgValue_140" to="specpipeline_ln0" fromId="140" toId="34">
</dataflow>
<dataflow id="171" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="172" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="34">
</dataflow>
<dataflow id="173" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="175" from="p_str" to="specpipeline_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="176" from="i_3" to="icmp_ln221" fromId="33" toId="35">
</dataflow>
<dataflow id="178" from="StgValue_177" to="icmp_ln221" fromId="177" toId="35">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="179" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty" fromId="181" toId="36">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty" fromId="181" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty" fromId="181" toId="36">
</dataflow>
<dataflow id="185" from="i_3" to="add_ln221" fromId="33" toId="37">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln221" fromId="186" toId="37">
</dataflow>
<dataflow id="188" from="icmp_ln221" to="br_ln221" fromId="35" toId="38">
</dataflow>
<dataflow id="190" from="_ssdm_op_Mux.ap_auto.3double.i2" to="tmp" fromId="189" toId="39">
</dataflow>
<dataflow id="191" from="p_read_3" to="tmp" fromId="29" toId="39">
</dataflow>
<dataflow id="192" from="p_read_2" to="tmp" fromId="28" toId="39">
</dataflow>
<dataflow id="193" from="p_read_1" to="tmp" fromId="27" toId="39">
</dataflow>
<dataflow id="194" from="i_3" to="tmp" fromId="33" toId="39">
</dataflow>
<dataflow id="195" from="add_ln221" to="store_ln221" fromId="37" toId="40">
</dataflow>
<dataflow id="196" from="i" to="store_ln221" fromId="25" toId="40">
</dataflow>
<dataflow id="197" from="tmp" to="mul8" fromId="39" toId="41">
</dataflow>
<dataflow id="199" from="StgValue_198" to="mul8" fromId="198" toId="41">
</dataflow>
<dataflow id="200" from="tmp" to="mul8" fromId="39" toId="42">
</dataflow>
<dataflow id="201" from="StgValue_198" to="mul8" fromId="198" toId="42">
</dataflow>
<dataflow id="202" from="tmp" to="mul8" fromId="39" toId="43">
</dataflow>
<dataflow id="203" from="StgValue_198" to="mul8" fromId="198" toId="43">
</dataflow>
<dataflow id="204" from="i_3" to="trunc_ln222_cast" fromId="33" toId="44">
</dataflow>
<dataflow id="205" from="tmp" to="mul8" fromId="39" toId="45">
</dataflow>
<dataflow id="206" from="StgValue_198" to="mul8" fromId="198" toId="45">
</dataflow>
<dataflow id="207" from="biases3" to="biases3_addr" fromId="125" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_208" to="biases3_addr" fromId="208" toId="46">
</dataflow>
<dataflow id="210" from="trunc_ln222_cast" to="biases3_addr" fromId="44" toId="46">
</dataflow>
<dataflow id="211" from="biases3_addr" to="biases3_load" fromId="46" toId="47">
</dataflow>
<dataflow id="212" from="tmp" to="mul8" fromId="39" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_198" to="mul8" fromId="198" toId="48">
</dataflow>
<dataflow id="214" from="biases3_addr" to="biases3_load" fromId="46" toId="49">
</dataflow>
<dataflow id="215" from="biases3_load" to="bitcast_ln222" fromId="49" toId="50">
</dataflow>
<dataflow id="216" from="bitcast_ln222" to="sub4" fromId="50" toId="51">
</dataflow>
<dataflow id="217" from="mul8" to="sub4" fromId="48" toId="51">
</dataflow>
<dataflow id="218" from="bitcast_ln222" to="sub4" fromId="50" toId="52">
</dataflow>
<dataflow id="219" from="mul8" to="sub4" fromId="48" toId="52">
</dataflow>
<dataflow id="220" from="bitcast_ln222" to="sub4" fromId="50" toId="53">
</dataflow>
<dataflow id="221" from="mul8" to="sub4" fromId="48" toId="53">
</dataflow>
<dataflow id="222" from="bitcast_ln222" to="sub4" fromId="50" toId="54">
</dataflow>
<dataflow id="223" from="mul8" to="sub4" fromId="48" toId="54">
</dataflow>
<dataflow id="224" from="bitcast_ln222" to="sub4" fromId="50" toId="55">
</dataflow>
<dataflow id="225" from="mul8" to="sub4" fromId="48" toId="55">
</dataflow>
<dataflow id="226" from="sub4" to="bitcast_ln222_1" fromId="55" toId="56">
</dataflow>
<dataflow id="227" from="bitcast_ln222_1" to="store_ln222" fromId="56" toId="57">
</dataflow>
<dataflow id="228" from="biases3_addr" to="store_ln222" fromId="46" toId="57">
</dataflow>
<dataflow id="229" from="sub4" to="mul9" fromId="55" toId="58">
</dataflow>
<dataflow id="230" from="sub4" to="mul9" fromId="55" toId="58">
</dataflow>
<dataflow id="231" from="sub4" to="mul9" fromId="55" toId="59">
</dataflow>
<dataflow id="232" from="sub4" to="mul9" fromId="55" toId="59">
</dataflow>
<dataflow id="233" from="sub4" to="mul9" fromId="55" toId="60">
</dataflow>
<dataflow id="234" from="sub4" to="mul9" fromId="55" toId="60">
</dataflow>
<dataflow id="235" from="sub4" to="mul9" fromId="55" toId="61">
</dataflow>
<dataflow id="236" from="sub4" to="mul9" fromId="55" toId="61">
</dataflow>
<dataflow id="237" from="sub4" to="mul9" fromId="55" toId="62">
</dataflow>
<dataflow id="238" from="sub4" to="mul9" fromId="55" toId="62">
</dataflow>
<dataflow id="239" from="bias_norm" to="bias_norm_load_1" fromId="24" toId="63">
</dataflow>
<dataflow id="240" from="bias_norm_load_1" to="bias_norm_1" fromId="63" toId="64">
</dataflow>
<dataflow id="241" from="mul9" to="bias_norm_1" fromId="62" toId="64">
</dataflow>
<dataflow id="242" from="bias_norm_load_1" to="bias_norm_1" fromId="63" toId="65">
</dataflow>
<dataflow id="243" from="mul9" to="bias_norm_1" fromId="62" toId="65">
</dataflow>
<dataflow id="244" from="bias_norm_load_1" to="bias_norm_1" fromId="63" toId="66">
</dataflow>
<dataflow id="245" from="mul9" to="bias_norm_1" fromId="62" toId="66">
</dataflow>
<dataflow id="246" from="bias_norm_load_1" to="bias_norm_1" fromId="63" toId="67">
</dataflow>
<dataflow id="247" from="mul9" to="bias_norm_1" fromId="62" toId="67">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopName" to="specloopname_ln158" fromId="248" toId="68">
</dataflow>
<dataflow id="251" from="empty_23" to="specloopname_ln158" fromId="250" toId="68">
</dataflow>
<dataflow id="252" from="bias_norm_load_1" to="bias_norm_1" fromId="63" toId="69">
</dataflow>
<dataflow id="253" from="mul9" to="bias_norm_1" fromId="62" toId="69">
</dataflow>
<dataflow id="254" from="bias_norm_1" to="store_ln221" fromId="69" toId="70">
</dataflow>
<dataflow id="255" from="bias_norm" to="store_ln221" fromId="24" toId="70">
</dataflow>
<dataflow id="256" from="bias_norm" to="bias_norm_load" fromId="24" toId="72">
</dataflow>
<dataflow id="258" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="257" toId="73">
</dataflow>
<dataflow id="259" from="bias_norm_7_out" to="write_ln0" fromId="126" toId="73">
</dataflow>
<dataflow id="260" from="bias_norm_load" to="write_ln0" fromId="72" toId="73">
</dataflow>
<dataflow id="261" from="icmp_ln221" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="262" from="icmp_ln221" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="263" from="icmp_ln221" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="264" from="icmp_ln221" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="265" from="icmp_ln221" to="StgValue_18" fromId="35" toId="18">
</dataflow>
</dataflows>


</stg>
