Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 13:47:08 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.928        0.000                      0                  257        0.080        0.000                      0                  257        1.100        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 15.152}       30.303          33.000          
  clkfbout_video_pll  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                   2.928        0.000                      0                   25        0.258        0.000                      0                   25        1.100        0.000                       0                    28  
  clk_out1_video_pll       23.810        0.000                      0                  232        0.080        0.000                      0                  232       14.652        0.000                       0                   133  
  clkfbout_video_pll                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.598ns (77.280%)  route 0.470ns (22.720%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.894 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.894    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.159 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.159    ax_pwm_m0/period_cnt_reg[20]_i_1_n_6
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y149         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 1.593ns (77.225%)  route 0.470ns (22.775%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.894 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.894    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.154 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.154    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y149         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.137ns (62.560%)  route 0.680ns (37.440%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[3]/Q
                         net (fo=3, routed)           0.680     5.150    ax_pwm_m0/period_cnt_reg[3]
    SLICE_X4Y146         LUT3 (Prop_lut3_I2_O)        0.105     5.255 r  ax_pwm_m0/pwm_r0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.255    ax_pwm_m0/pwm_r0_carry_i_7_n_0
    SLICE_X4Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.712 r  ax_pwm_m0/pwm_r0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.712    ax_pwm_m0/pwm_r0_carry_n_0
    SLICE_X4Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.810 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.810    ax_pwm_m0/pwm_r0_carry__0_n_0
    SLICE_X4Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.908 r  ax_pwm_m0/pwm_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.908    ax_pwm_m0/pwm_r0_carry__1_n_0
    SLICE_X4Y148         FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X4Y148         FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X4Y148         FDCE (Setup_fdce_C_D)       -0.151     8.877    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.533ns (76.543%)  route 0.470ns (23.457%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.894 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.894    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.094 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.094    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y149         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.514ns (76.318%)  route 0.470ns (23.682%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.894 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.894    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.075 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.075    ax_pwm_m0/period_cnt_reg[20]_i_1_n_7
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y149         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 1.500ns (76.150%)  route 0.470ns (23.850%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.061 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.061    ax_pwm_m0/period_cnt_reg[16]_i_1_n_6
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y148         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 1.495ns (76.089%)  route 0.470ns (23.911%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.056 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.056    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y148         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.435ns (75.336%)  route 0.470ns (24.664%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.996 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.996    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y148         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.416ns (75.088%)  route 0.470ns (24.912%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.796 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.796    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X5Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.977 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.977    ax_pwm_m0/period_cnt_reg[16]_i_1_n_7
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y148         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 1.402ns (74.901%)  route 0.470ns (25.099%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 8.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.441     4.091    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.379     4.470 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.470     4.940    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.502 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.502    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X5Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.600 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.600    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X5Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.698 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.698    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X5Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.963 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.963    ax_pwm_m0/period_cnt_reg[12]_i_1_n_6
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.331     8.850    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism              0.213     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X5Y147         FDCE (Setup_fdce_C_D)        0.059     9.087    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  3.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.120%)  route 0.120ns (31.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.638    ax_pwm_m0/sys_clk_BUFG
    SLICE_X4Y144         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.120     1.899    ax_pwm_m0/duty_r[22]
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045     1.944 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.944    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.014 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    ax_pwm_m0/period_cnt_reg[0]_i_1_n_7
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.998    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[0]/C
                         clock pessimism             -0.346     1.651    
    SLICE_X5Y144         FDCE (Hold_fdce_C_D)         0.105     1.756    ax_pwm_m0/period_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.639    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  ax_pwm_m0/period_cnt_reg[15]/Q
                         net (fo=3, routed)           0.117     1.897    ax_pwm_m0/period_cnt_reg[15]
    SLICE_X5Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.999    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X5Y147         FDCE (Hold_fdce_C_D)         0.105     1.744    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.639    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  ax_pwm_m0/period_cnt_reg[19]/Q
                         net (fo=3, routed)           0.117     1.897    ax_pwm_m0/period_cnt_reg[19]
    SLICE_X5Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.999    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X5Y148         FDCE (Hold_fdce_C_D)         0.105     1.744    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.638    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  ax_pwm_m0/period_cnt_reg[11]/Q
                         net (fo=3, routed)           0.118     1.898    ax_pwm_m0/period_cnt_reg[11]
    SLICE_X5Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    ax_pwm_m0/period_cnt_reg[8]_i_1_n_4
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.998    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X5Y146         FDCE (Hold_fdce_C_D)         0.105     1.743    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.638    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y145         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  ax_pwm_m0/period_cnt_reg[7]/Q
                         net (fo=3, routed)           0.118     1.898    ax_pwm_m0/period_cnt_reg[7]
    SLICE_X5Y145         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  ax_pwm_m0/period_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    ax_pwm_m0/period_cnt_reg[4]_i_1_n_4
    SLICE_X5Y145         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.998    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y145         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X5Y145         FDCE (Hold_fdce_C_D)         0.105     1.743    ax_pwm_m0/period_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.639    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  ax_pwm_m0/period_cnt_reg[23]/Q
                         net (fo=3, routed)           0.118     1.899    ax_pwm_m0/period_cnt_reg[23]
    SLICE_X5Y149         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.007 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.999    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y149         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X5Y149         FDCE (Hold_fdce_C_D)         0.105     1.744    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.638    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  ax_pwm_m0/period_cnt_reg[3]/Q
                         net (fo=3, routed)           0.118     1.898    ax_pwm_m0/period_cnt_reg[3]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    ax_pwm_m0/period_cnt_reg[0]_i_1_n_4
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.998    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y144         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X5Y144         FDCE (Hold_fdce_C_D)         0.105     1.743    ax_pwm_m0/period_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.638    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDCE (Prop_fdce_C_Q)         0.141     1.779 r  ax_pwm_m0/period_cnt_reg[8]/Q
                         net (fo=3, routed)           0.112     1.892    ax_pwm_m0/period_cnt_reg[8]
    SLICE_X5Y146         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    ax_pwm_m0/period_cnt_reg[8]_i_1_n_7
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.869     1.998    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y146         FDCE                                         r  ax_pwm_m0/period_cnt_reg[8]/C
                         clock pessimism             -0.359     1.638    
    SLICE_X5Y146         FDCE (Hold_fdce_C_D)         0.105     1.743    ax_pwm_m0/period_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.639    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.117     1.897    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X5Y148         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.008 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.999    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y148         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X5Y148         FDCE (Hold_fdce_C_D)         0.105     1.744    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.639    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.118     1.898    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X5Y147         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.009 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    ax_pwm_m0/period_cnt_reg[12]_i_1_n_5
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.999    ax_pwm_m0/sys_clk_BUFG
    SLICE_X5Y147         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X5Y147         FDCE (Hold_fdce_C_D)         0.105     1.744    ax_pwm_m0/period_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    sys_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y144     ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y144     ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y147     ax_pwm_m0/period_cnt_reg[15]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y144     ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y146     ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y144     ax_pwm_m0/period_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X5Y145     ax_pwm_m0/period_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       23.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.810ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.335ns (38.270%)  route 3.766ns (61.730%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 34.295 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.962    10.163    osd_display_m0/v_data
    SLICE_X0Y174         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473    34.295    osd_display_m0/clk_out1
    SLICE_X0Y174         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/C
                         clock pessimism              0.138    34.433    
                         clock uncertainty           -0.108    34.325    
    SLICE_X0Y174         FDSE (Setup_fdse_C_S)       -0.352    33.973    osd_display_m0/v_data_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         33.973    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 23.810    

Slack (MET) :             23.810ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.335ns (38.270%)  route 3.766ns (61.730%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 34.295 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.962    10.163    osd_display_m0/v_data
    SLICE_X0Y174         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.473    34.295    osd_display_m0/clk_out1
    SLICE_X0Y174         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/C
                         clock pessimism              0.138    34.433    
                         clock uncertainty           -0.108    34.325    
    SLICE_X0Y174         FDSE (Setup_fdse_C_S)       -0.352    33.973    osd_display_m0/v_data_reg[23]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         33.973    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 23.810    

Slack (MET) :             23.919ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.335ns (38.962%)  route 3.658ns (61.038%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 34.296 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.854    10.055    osd_display_m0/v_data
    SLICE_X0Y173         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.474    34.296    osd_display_m0/clk_out1
    SLICE_X0Y173         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/C
                         clock pessimism              0.138    34.434    
                         clock uncertainty           -0.108    34.326    
    SLICE_X0Y173         FDSE (Setup_fdse_C_S)       -0.352    33.974    osd_display_m0/v_data_reg[23]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         33.974    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                 23.919    

Slack (MET) :             23.919ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.335ns (38.962%)  route 3.658ns (61.038%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 34.296 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.854    10.055    osd_display_m0/v_data
    SLICE_X0Y173         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.474    34.296    osd_display_m0/clk_out1
    SLICE_X0Y173         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/C
                         clock pessimism              0.138    34.434    
                         clock uncertainty           -0.108    34.326    
    SLICE_X0Y173         FDSE (Setup_fdse_C_S)       -0.352    33.974    osd_display_m0/v_data_reg[23]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         33.974    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                 23.919    

Slack (MET) :             24.149ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 2.335ns (40.504%)  route 3.430ns (59.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 34.298 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.626     9.827    osd_display_m0/v_data
    SLICE_X0Y171         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.476    34.298    osd_display_m0/clk_out1
    SLICE_X0Y171         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_3/C
                         clock pessimism              0.138    34.436    
                         clock uncertainty           -0.108    34.328    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.352    33.976    osd_display_m0/v_data_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         33.976    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 24.149    

Slack (MET) :             24.149ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 2.335ns (40.504%)  route 3.430ns (59.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 34.298 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.626     9.827    osd_display_m0/v_data
    SLICE_X0Y171         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.476    34.298    osd_display_m0/clk_out1
    SLICE_X0Y171         FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/C
                         clock pessimism              0.138    34.436    
                         clock uncertainty           -0.108    34.328    
    SLICE_X0Y171         FDRE (Setup_fdre_C_R)       -0.352    33.976    osd_display_m0/v_data_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         33.976    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 24.149    

Slack (MET) :             24.156ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.335ns (40.531%)  route 3.426ns (59.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 34.301 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.622     9.823    osd_display_m0/v_data
    SLICE_X0Y169         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.479    34.301    osd_display_m0/clk_out1
    SLICE_X0Y169         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/C
                         clock pessimism              0.138    34.439    
                         clock uncertainty           -0.108    34.331    
    SLICE_X0Y169         FDSE (Setup_fdse_C_S)       -0.352    33.979    osd_display_m0/v_data_reg[23]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         33.979    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                 24.156    

Slack (MET) :             24.156ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_6/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.335ns (40.531%)  route 3.426ns (59.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 34.301 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.622     9.823    osd_display_m0/v_data
    SLICE_X0Y169         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.479    34.301    osd_display_m0/clk_out1
    SLICE_X0Y169         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/C
                         clock pessimism              0.138    34.439    
                         clock uncertainty           -0.108    34.331    
    SLICE_X0Y169         FDSE (Setup_fdse_C_S)       -0.352    33.979    osd_display_m0/v_data_reg[23]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         33.979    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                 24.156    

Slack (MET) :             24.343ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.335ns (41.869%)  route 3.242ns (58.131%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.438     9.639    osd_display_m0/v_data
    SLICE_X0Y165         FDSE                                         r  osd_display_m0/v_data_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.482    34.304    osd_display_m0/clk_out1
    SLICE_X0Y165         FDSE                                         r  osd_display_m0/v_data_reg[23]/C
                         clock pessimism              0.138    34.442    
                         clock uncertainty           -0.108    34.334    
    SLICE_X0Y165         FDSE (Setup_fdse_C_S)       -0.352    33.982    osd_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         33.982    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 24.343    

Slack (MET) :             24.343ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_7/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.335ns (41.869%)  route 3.242ns (58.131%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.412     4.062    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     6.187 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.946     7.132    osd_display_m0/q[2]
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.105     7.237 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.859     8.096    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X6Y142         LUT4 (Prop_lut4_I1_O)        0.105     8.201 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.438     9.639    osd_display_m0/v_data
    SLICE_X0Y165         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_7/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.482    34.304    osd_display_m0/clk_out1
    SLICE_X0Y165         FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_7/C
                         clock pessimism              0.138    34.442    
                         clock uncertainty           -0.108    34.334    
    SLICE_X0Y165         FDSE (Setup_fdse_C_S)       -0.352    33.982    osd_display_m0/v_data_reg[23]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         33.982    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 24.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.510%)  route 0.154ns (48.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y141         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.154     1.928    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.006%)  route 0.158ns (48.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y142         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.158     1.931    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.796%)  route 0.210ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y140         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.210     1.984    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.609%)  route 0.212ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y141         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[9]/Q
                         net (fo=2, routed)           0.212     1.985    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.425%)  route 0.214ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.569     1.608    osd_display_m0/clk_out1
    SLICE_X8Y139         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  osd_display_m0/osd_ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.214     1.986    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.415%)  route 0.214ns (56.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y141         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[11]/Q
                         net (fo=2, routed)           0.214     1.987    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.275%)  route 0.215ns (56.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y141         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.215     1.988    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/region_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.311%)  route 0.122ns (39.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X11Y142        FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.141     1.750 r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[5]/Q
                         net (fo=2, routed)           0.122     1.873    osd_display_m0/timing_gen_xy_m0/pos_x[5]
    SLICE_X9Y142         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  osd_display_m0/timing_gen_xy_m0/region_active_i_1/O
                         net (fo=1, routed)           0.000     1.918    osd_display_m0/region_active0
    SLICE_X9Y142         FDRE                                         r  osd_display_m0/region_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.840     1.969    osd_display_m0/clk_out1
    SLICE_X9Y142         FDRE                                         r  osd_display_m0/region_active_reg/C
                         clock pessimism             -0.322     1.646    
    SLICE_X9Y142         FDRE (Hold_fdre_C_D)         0.091     1.737    osd_display_m0/region_active_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.473%)  route 0.123ns (46.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.599     1.638    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X1Y141         FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/Q
                         net (fo=8, routed)           0.123     1.902    osd_display_m0/i_data_d1[7]
    SLICE_X3Y141         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871     2.000    osd_display_m0/clk_out1
    SLICE_X3Y141         FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.345     1.654    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.066     1.720    osd_display_m0/v_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.387%)  route 0.263ns (61.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.570     1.609    osd_display_m0/clk_out1
    SLICE_X8Y140         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  osd_display_m0/osd_ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.263     2.037    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.880     2.009    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.848    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.303      28.133     RAMB18_X0Y56     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         30.303      28.133     RAMB18_X0Y56     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         30.303      28.711     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.303      29.054     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X2Y143     color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X1Y142     color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X2Y141     color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X2Y141     color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X2Y141     color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X2Y142     color_bar_m0/active_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.303      183.057    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y142     color_bar_m0/active_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y141     color_bar_m0/active_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y141     color_bar_m0/active_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y141     color_bar_m0/active_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y142     color_bar_m0/active_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y142     color_bar_m0/active_x_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y142     color_bar_m0/active_x_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y142     color_bar_m0/active_x_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y142     color_bar_m0/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y142     color_bar_m0/h_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y144     color_bar_m0/h_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y144     color_bar_m0/hs_reg_d0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y142     color_bar_m0/hs_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X5Y142     color_bar_m0/v_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y142     color_bar_m0/v_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y143     color_bar_m0/v_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y143     color_bar_m0/v_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y143     color_bar_m0/v_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y143     color_bar_m0/video_active_d0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y143     color_bar_m0/vs_reg_d0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



