Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Maddah, R., Melhem, R., Cho, S.","RDIS: Tolerating many stuck-at faults in resistive memory",2015,"IEEE Transactions on Computers","64","3", 6690215,"847","861",,2,10.1109/TC.2013.2295825,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923675861&doi=10.1109%2fTC.2013.2295825&partnerID=40&md5=1b10f80eef70c9b54218b4f3b6be33e1",Article,Scopus,2-s2.0-84923675861
"Demetriades, S., Cho, S.","Stash directory: A scalable directory for many-core coherence",2014,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6835928,"177","188",,11,10.1109/HPCA.2014.6835928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903954462&doi=10.1109%2fHPCA.2014.6835928&partnerID=40&md5=0938d88fc5f51e63b783162b10f7b55c",Conference Paper,Scopus,2-s2.0-84903954462
"Rahman, M., Childers, B.R., Cho, S.","COMeT+: Continuous online memory testing with multi-threading extension",2014,"IEEE Transactions on Computers","63","7", 6484057,"1668","1681",,3,10.1109/TC.2013.65,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903640241&doi=10.1109%2fTC.2013.65&partnerID=40&md5=eb72b7529376641c13274a60ff0eeb03",Article,Scopus,2-s2.0-84903640241
"Jung, J.-Y., Cho, S.","Memorage: Emerging persistent RAM based malleable main memory and storage architecture",2013,"Proceedings of the International Conference on Supercomputing",,,,"115","126",,16,10.1145/2464996.2465005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879817200&doi=10.1145%2f2464996.2465005&partnerID=40&md5=518a62fdb0302ff54139c78582d138a3",Conference Paper,Scopus,2-s2.0-84879817200
"Cho, S., Park, C., Oh, H., Kim, S., Yi, Y., Ganger, G.R.","Active disk meets flash: A case for intelligent SSDs",2013,"Proceedings of the International Conference on Supercomputing",,,,"91","102",,22,10.1145/2464996.2465003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879801090&doi=10.1145%2f2464996.2465003&partnerID=40&md5=3a332b8fa1e85004704e8882dbd0f08e",Conference Paper,Scopus,2-s2.0-84879801090
"Maddah, R., Cho, S., Melhem, R.","Data dependent sparing to manage better-than-bad blocks",2013,"IEEE Computer Architecture Letters","12","2", 6226319,"43","46",,2,10.1109/L-CA.2012.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891143367&doi=10.1109%2fL-CA.2012.20&partnerID=40&md5=d6042ddaf45a980cd0f64359e75d327c",Article,Scopus,2-s2.0-84891143367
"Lee, K., Cho, S.","Accurately modeling superscalar processor performance with reduced trace",2013,"Journal of Parallel and Distributed Computing","73","4",,"509","521",,,10.1016/j.jpdc.2012.12.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893685518&doi=10.1016%2fj.jpdc.2012.12.002&partnerID=40&md5=60e4e757858cc254eec7d048fba35a3f",Article,Scopus,2-s2.0-84893685518
"Maddah, R., Cho, S., Melhem, R.","Power of one bit: Increasing error correction capability with data inversion",2013,"Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC",,, 6820868,"216","225",,4,10.1109/PRDC.2013.42,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906739521&doi=10.1109%2fPRDC.2013.42&partnerID=40&md5=79025efbb6d48a88b5a66c9aaf463a34",Conference Paper,Scopus,2-s2.0-84906739521
"Liu, Z., Cho, S.","Characterizing machines and workloads on a Google cluster",2012,"Proceedings of the International Conference on Parallel Processing Workshops",,, 6337507,"397","403",,34,10.1109/ICPPW.2012.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871144328&doi=10.1109%2fICPPW.2012.57&partnerID=40&md5=60b65112d45055a53fe07d145847c4ce",Conference Paper,Scopus,2-s2.0-84871144328
"Conn, A.F., Cavanaugh, J.V., Cho, S.","A theoretical design for SSD texture storage",2012,"Proceedings of the International Conference on Parallel Processing Workshops",,, 6337529,"581","587",,,10.1109/ICPPW.2012.79,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871140812&doi=10.1109%2fICPPW.2012.79&partnerID=40&md5=e9a14fb47fa42546ed1379dc9ff71012",Conference Paper,Scopus,2-s2.0-84871140812
"Demetriades, S., Cho, S.","Predicting coherence communication by tracking synchronization points at run time",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493633,"351","362",,4,10.1109/MICRO.2012.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876526178&doi=10.1109%2fMICRO.2012.40&partnerID=40&md5=d17ad98d3a47e8b53c57fc9e48403378",Conference Paper,Scopus,2-s2.0-84876526178
"Lee, K., Chung, M.-K., Ryu, S., Cho, Y.-G., Cho, S.","Design and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378693,"500","501",,,10.1109/ICCD.2012.6378693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872069131&doi=10.1109%2fICCD.2012.6378693&partnerID=40&md5=987d7933b08a050618ad8cc626c13a83",Conference Paper,Scopus,2-s2.0-84872069131
"Melhem, R., Maddah, R., Cho, S.","RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory",2012,"Proceedings of the International Conference on Dependable Systems and Networks",,, 6263949,"","",,11,10.1109/DSN.2012.6263949,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866711856&doi=10.1109%2fDSN.2012.6263949&partnerID=40&md5=c427f2e2fd9a3dbef6816f4b49dff9e6",Conference Paper,Scopus,2-s2.0-84866711856
"Rahman, M., Childers, B.R., Cho, S.","COMeT: Continuous online memory test",2011,"Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC",,, 6133072,"109","118",,6,10.1109/PRDC.2011.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857693610&doi=10.1109%2fPRDC.2011.22&partnerID=40&md5=a80560c029978bfd6b12d418d83438da",Conference Paper,Scopus,2-s2.0-84857693610
"Lee, H., Cho, S., Childers, B.R.","DEFCAM: A design and evaluation framework for defect-tolerant cache memories",2011,"Transactions on Architecture and Code Optimization","8","3", 17,"","",,4,10.1145/2019608.2019616,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455127051&doi=10.1145%2f2019608.2019616&partnerID=40&md5=70a0ad7e09388a22dd51f422b83fbb44",Article,Scopus,2-s2.0-80455127051
"Lee, K., Cho, S.","In-N-Out: Reproducing out-of-order superscalar processor behavior from reduced in-order traces",2011,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,, 6005354,"126","135",,6,10.1109/MASCOTS.2011.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053034162&doi=10.1109%2fMASCOTS.2011.16&partnerID=40&md5=98df092c4935dff270497167d09d6c11",Conference Paper,Scopus,2-s2.0-80053034162
"Moeng, M., Cho, S., Melhem, R.","Scalable multi-cache simulation using GPUs",2011,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,, 6005357,"159","167",,2,10.1109/MASCOTS.2011.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052994091&doi=10.1109%2fMASCOTS.2011.24&partnerID=40&md5=b6aed722b03848719afb18e49de98538",Conference Paper,Scopus,2-s2.0-80052994091
"Oh, T., Lee, K., Cho, S.","An analytical performance model for co-management of last-level cache and bandwidth sharing",2011,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,, 6005356,"150","158",,3,10.1109/MASCOTS.2011.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053045712&doi=10.1109%2fMASCOTS.2011.17&partnerID=40&md5=7f1cff6ff2a6f1362de0a022aea39481",Conference Paper,Scopus,2-s2.0-80053045712
"Jung, J.-Y., Cho, S.","Dynamic co-management of persistent RAM main memory and storage resources",2011,"Proceedings of the 8th ACM International Conference on Computing Frontiers, CF'11",,,,"","",,7,10.1145/2016604.2016620,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052524306&doi=10.1145%2f2016604.2016620&partnerID=40&md5=a196ec42fb61a3f393a3a2682ad34275",Conference Paper,Scopus,2-s2.0-80052524306
"Demetriades, S., Cho, S.","BarrierWatch: Characterizing multithreaded workloads across and within program-defined epochs",2011,"Proceedings of the 8th ACM International Conference on Computing Frontiers, CF'11",,,,"","",,4,10.1145/2016604.2016611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052517075&doi=10.1145%2f2016604.2016611&partnerID=40&md5=1383a187530e67fa5b41ff6568ee162b",Conference Paper,Scopus,2-s2.0-80052517075
"Cho, S., Demetriades, S.","MAESTRO: Orchestrating predictive resource management in future multicore systems",2011,"Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011",,, 5963917,"1","8",,1,10.1109/AHS.2011.5963917,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052123812&doi=10.1109%2fAHS.2011.5963917&partnerID=40&md5=90a50a3ce98ce83b2ef952ba38e62305",Conference Paper,Scopus,2-s2.0-80052123812
"Hammoud, M., Cho, S., Melhem, R.","C-AMTE: A location mechanism for flexible cache management in chip multiprocessors",2011,"Journal of Parallel and Distributed Computing","71","6",,"889","896",,1,10.1016/j.jpdc.2010.11.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955637706&doi=10.1016%2fj.jpdc.2010.11.009&partnerID=40&md5=a89d98ab578f0f4fb6b56b314a762069",Article,Scopus,2-s2.0-79955637706
"Jung, J.-Y., Cho, S.","PRISM: Zooming in persistent RAM storage behavior",2011,"ISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 5762712,"22","31",,,10.1109/ISPASS.2011.5762712,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957476337&doi=10.1109%2fISPASS.2011.5762712&partnerID=40&md5=348871f5dd25b2f06824cc3e506c7ed5",Conference Paper,Scopus,2-s2.0-79957476337
"Hanna, M., Cho, S., Melhem, R.","A novel scalable ipv6 lookup scheme using compressed pipelined tries",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6640 LNCS","PART 1",,"406","419",,3,10.1007/978-3-642-20757-0_32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956010352&doi=10.1007%2f978-3-642-20757-0_32&partnerID=40&md5=ba79fcdd6163ec0e0e6513ee1c4fd52c",Conference Paper,Scopus,2-s2.0-79956010352
"Lee, H., Cho, S., Childers, B.R.","CloudCache: Expanding and shrinking private caches",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749731,"219","230",,38,10.1109/HPCA.2011.5749731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955893556&doi=10.1109%2fHPCA.2011.5749731&partnerID=40&md5=3f74705b816740ffa9561cd5cba35887",Conference Paper,Scopus,2-s2.0-79955893556
"Hammoud, M., Cho, S., Melhem, R.G.","Cache equalizer: A placement mechanism for chip multiprocessor distributed shared caches",2011,"HiPEAC'11 - Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers",,,,"177","186",,4,10.1145/1944862.1944889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952935747&doi=10.1145%2f1944862.1944889&partnerID=40&md5=172b47bd08ed8742efc7d445983c6313",Conference Paper,Scopus,2-s2.0-79952935747
"Jin, L., Cho, S.","Macro data load: An efficient mechanism for enhancing loaded data reuse",2011,"IEEE Transactions on Computers","60","4", 5487494,"526","537",,2,10.1109/TC.2010.131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952140747&doi=10.1109%2fTC.2010.131&partnerID=40&md5=82bac0ed80a18c424688a124e4f224c1",Article,Scopus,2-s2.0-79952140747
"Kim, J., Cho, S., Kim, S.-J.","Preliminary studies to develop a ubiquitous computing and health-monitoring system for wheelchair users",2011,"BODYNETS 2008 - 3rd International ICST Conference on Body Area Networks",,,,"","",,2,10.4108/ICST.BODYNETS2008.2974,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912128112&doi=10.4108%2fICST.BODYNETS2008.2974&partnerID=40&md5=37b9499e7bf7df5fbfedcba93bccd39b",Conference Paper,Scopus,2-s2.0-84912128112
"Hanna, M., Demetriades, S., Cho, S., Melhem, R.","Advanced hashing schemes for packet forwarding using set associative memory architectures",2011,"Journal of Parallel and Distributed Computing","71","1",,"1","15",,2,10.1016/j.jpdc.2010.10.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956024856&doi=10.1016%2fj.jpdc.2010.10.006&partnerID=40&md5=14a573a401d0034dbb5949a066a06644",Article,Scopus,2-s2.0-79956024856
"Rahman, M., Childers, B.R., Cho, S.","StealthWorks: Emulating memory errors",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6418 LNCS",,,"360","367",,4,10.1007/978-3-642-16612-9_27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650111172&doi=10.1007%2f978-3-642-16612-9_27&partnerID=40&md5=76ac4a64b23841759b9cddd58a89ce54",Conference Paper,Scopus,2-s2.0-78650111172
"Hammoud, M., Cho, S., Melhem, R.G.","An intra-tile cache set balancing scheme",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"549","550",,3,10.1145/1854273.1854346,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149269048&doi=10.1145%2f1854273.1854346&partnerID=40&md5=f1fa1e5e17164ebcf6172bad4f204da9",Conference Paper,Scopus,2-s2.0-78149269048
"Wongchaowart, B., Iskander, M.K., Cho, S.","A content-aware block placement algorithm for reducing PRAM storage bit writes",2010,"2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST2010",,, 5496996,"","",,14,10.1109/MSST.2010.5496996,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957824556&doi=10.1109%2fMSST.2010.5496996&partnerID=40&md5=f1a82d50b0ca92b9160048302b650354",Conference Paper,Scopus,2-s2.0-77957824556
"Lee, H., Cho, S., Childers, B.R.","StimulusCache: Boosting performance of chip multiprocessors with excess cache",2010,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5416644,"","",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952567861&partnerID=40&md5=766be75300b3c17bdb271443d6d4ca8a",Conference Paper,Scopus,2-s2.0-77952567861
"Lee, H., Cho, S., Childers, B.R.","PERFECTORY: A fault-tolerant directory memory architecture",2010,"IEEE Transactions on Computers","59","5", 5255232,"638","650",,6,10.1109/TC.2009.138,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950326873&doi=10.1109%2fTC.2009.138&partnerID=40&md5=8eaa0776b54ead54d36c5c597ea6bcc1",Article,Scopus,2-s2.0-77950326873
"Cho, S., Melhem, R.G.","On the interplay of parallelization, program performance, and energy consumption",2010,"IEEE Transactions on Parallel and Distributed Systems","21","3", 4798160,"342","353",,65,10.1109/TPDS.2009.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749158316&doi=10.1109%2fTPDS.2009.41&partnerID=40&md5=b59294f90dc84867b1d7c6997a3b055e",Article,Scopus,2-s2.0-76749158316
"Lee, H., Jin, L., Lee, K., Demetriades, S., Moeng, M., Cho, S.","Two-phase trace-driven simulation (TPTS): A fast multicore processor architecture simulation approach",2010,"Software - Practice and Experience","40","3",,"239","258",,8,10.1002/spe.956,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749317534&doi=10.1002%2fspe.956&partnerID=40&md5=5c721074c7e6d993bf0fec42829d8fa8",Article,Scopus,2-s2.0-77749317534
"Hammoud, M., Cho, S., Melhem, R.","A dynamic pressure-aware associative placement strategy for large scale chip multiprocessors",2010,"IEEE Computer Architecture Letters","9","1", 5476386,"29","32",,7,10.1109/L-CA.2010.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953291699&doi=10.1109%2fL-CA.2010.7&partnerID=40&md5=9af0023ad9cb3942f504ae11512cbaeb",Article,Scopus,2-s2.0-77953291699
"Cho, S., Lee, H.","Flip-N-write: A simple deterministic technique to improve PRAM write performance, energy and endurance",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"347","357",,228,10.1145/1669112.1669157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749099329&doi=10.1145%2f1669112.1669157&partnerID=40&md5=8a9e21b76f5fe0f0468cf1b532ffbef6",Conference Paper,Scopus,2-s2.0-76749099329
"Hanna, M., Demetriades, S., Cho, S., Melhem, R.","Progressive hashing for packet processing using set associative memory",2009,"ANCS'09: Symposium on Architecture for Networking and Communications Systems",,,,"153","162",,3,10.1145/1882486.1882521,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650951648&doi=10.1145%2f1882486.1882521&partnerID=40&md5=c97c6c3a84ee49d13f3c8b0dbedc760a",Conference Paper,Scopus,2-s2.0-78650951648
"Hammoud, M., Cho, S., Melhem, R.","Dynamic cache clustering for chip multiprocessors",2009,"Proceedings of the International Conference on Supercomputing",,, 1542289,"56","67",,15,10.1145/1542275.1542289,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449698512&doi=10.1145%2f1542275.1542289&partnerID=40&md5=f20589f3adc01e9270ec4b44d61bb384",Conference Paper,Scopus,2-s2.0-70449698512
"Jin, L., Cho, S.","SOS: A software-oriented distributed shared cache management approach for chip multiprocessors",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260529,"361","371",,15,10.1109/PACT.2009.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449633632&doi=10.1109%2fPACT.2009.14&partnerID=40&md5=cba93db2228cdec4c7ff09926cb74683",Conference Paper,Scopus,2-s2.0-70449633632
"Oh, T., Lee, H., Lee, K., Cho, S.","An analytical model to study optimal area breakdown between cores and caches in a chip multiprocessor",2009,"Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009",,, 5076404,"181","186",,17,10.1109/ISVLSI.2009.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349510073&doi=10.1109%2fISVLSI.2009.27&partnerID=40&md5=3e64ec92f0d736fe8c0ca287d43242f8",Conference Paper,Scopus,2-s2.0-70349510073
"Cho, S., Moakar, L.A.","Augmented FIFO cache replacement policies for low-power embedded processors",2009,"Journal of Circuits, Systems and Computers","18","6",,"1081","1092",,1,10.1142/S0218126609005551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69649109342&doi=10.1142%2fS0218126609005551&partnerID=40&md5=e077291e5c9f890d75b53d3b356e1723",Article,Scopus,2-s2.0-69649109342
"Lee, K., Evans, S., Cho, S.","Accurately approximating superscalar processor performance from traces",2009,"ISPASS 2009 - International Symposium on Performance Analysis of Systems and Software",,, 4919655,"238","248",,15,10.1109/ISPASS.2009.4919655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349176681&doi=10.1109%2fISPASS.2009.4919655&partnerID=40&md5=0cdfc2d48d3773bdfd6627cbb630f193",Conference Paper,Scopus,2-s2.0-70349176681
"Hanna, M., Demetriades, S., Cho, S., Melhem, R.","CHAP : Enabling efficient hardware-based multiple hash schemes for IP lookup",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5550 LNCS",,,"756","769",,2,10.1007/978-3-642-01399-7_59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650283918&doi=10.1007%2f978-3-642-01399-7_59&partnerID=40&md5=a48be5046ae22144f495f8d041a2c7ac",Conference Paper,Scopus,2-s2.0-67650283918
"Hammoud, M., Cho, S., Melhem, R.","ACM: An efficient approach for managing shared caches in chip multiprocessors",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5409 LNCS",,,"355","372",,10,10.1007/978-3-540-92990-1_26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049104064&doi=10.1007%2f978-3-540-92990-1_26&partnerID=40&md5=e9cbe927551f797ef736ef3ded51c861",Conference Paper,Scopus,2-s2.0-59049104064
"Cho, O., Kim, D.D., Kim, J., Lim, D., Cho, S.","Early prediction of product performance and yield via technology benchmark",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672059,"205","208",,2,10.1109/CICC.2008.4672059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849146130&doi=10.1109%2fCICC.2008.4672059&partnerID=40&md5=3653f5293117019305785d71c69fe8f1",Conference Paper,Scopus,2-s2.0-57849146130
"Demetriades, S., Hanna, M., Cho, S., Melhem, R.","An efficient hardware-based multi-hash scheme for high speed IP lookup",2008,"Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects",,, 4618582,"103","110",,6,10.1109/HOTI.2008.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849167541&doi=10.1109%2fHOTI.2008.27&partnerID=40&md5=e9de6b081b941d737610cc3aaf34681a",Conference Paper,Scopus,2-s2.0-57849167541
"Jin, L., Cho, S.","Taming single-thread program performance on many distributed on-chip L2 caches",2008,"Proceedings of the International Conference on Parallel Processing",,, 4625885,"487","494",,5,10.1109/ICPP.2008.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55849089261&doi=10.1109%2fICPP.2008.29&partnerID=40&md5=adaa9a6d33ea2e5a2888e7a1bfd54440",Conference Paper,Scopus,2-s2.0-55849089261
"Cho, S., Demetriades, S., Evans, S., Jin, L., Lee, H., Lee, K., Moeng, M.","TPTS: A novel framework for very fast manycore processor architecture simulation",2008,"Proceedings of the International Conference on Parallel Processing",,, 4625880,"446","453",,19,10.1109/ICPP.2008.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-55849111933&doi=10.1109%2fICPP.2008.7&partnerID=40&md5=6b7423a3d7f20e150bb7121dc8bc79d1",Conference Paper,Scopus,2-s2.0-55849111933
"Cho, S., Li, T., Mutlu, O.","Interaction of many-core computer architecture and operating systems",2008,"IEEE Micro","28","3",,"2","5",,1,10.1109/MM.2008.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47249138640&doi=10.1109%2fMM.2008.39&partnerID=40&md5=1d51625473a3e4aff462a2e336d513fc",Editorial,Scopus,2-s2.0-47249138640
"Cho, O., Kim, D.D., Kim, J., Plouchart, J.-O., Lim, D., Cho, S., Trzcinski, R.","Decomposition and analysis of process variability using constrained principal component analysis",2008,"IEEE Transactions on Semiconductor Manufacturing","21","1",,"55","61",,11,10.1109/TSM.2007.913192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38949195264&doi=10.1109%2fTSM.2007.913192&partnerID=40&md5=554f779c5529311a329a3e6536239eb6",Conference Paper,Scopus,2-s2.0-38949195264
"Cho, S., Martin, J.R., Xu, R., Hammoud, M.H., Melhem, R.","CA-RAM: A high-performance memory substrate for search-intensive applications",2007,"ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software",,, 4211039,"230","241",,14,10.1109/ISPASS.2007.363753,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949011387&doi=10.1109%2fISPASS.2007.363753&partnerID=40&md5=d06837af40789888cf9daf7b9be1153c",Conference Paper,Scopus,2-s2.0-36949011387
"Cho, S., Jin, L., Lee, K.","Achieving predictable performance with on-chip shared L2 caches for manycore-based real-time systems",2007,"Proceedings - 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2007",,, 4296830,"3","11",,5,10.1109/RTCSA.2007.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449084975&doi=10.1109%2fRTCSA.2007.16&partnerID=40&md5=05b0bf951bf462a3d8bee93d56d33bd1",Conference Paper,Scopus,2-s2.0-46449084975
"Lee, H., Cho, S., Childers, B.R.","Exploring the interplay of yield, area, and performance in processor caches",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601905,"216","223",,12,10.1109/ICCD.2007.4601905,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949127969&doi=10.1109%2fICCD.2007.4601905&partnerID=40&md5=bf80c4f52e16c32d2b88a91ef7754824",Conference Paper,Scopus,2-s2.0-52949127969
"Lee, H., Cho, S., Childers, B.R.","Performance of graceful degradation for cache faults",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,, 4208948,"409","415",,34,10.1109/ISVLSI.2007.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36349023098&doi=10.1109%2fISVLSI.2007.81&partnerID=40&md5=49fb84ea8f8358f1a6b00761b9336b6f",Conference Paper,Scopus,2-s2.0-36349023098
"Cho, S.","I-cache multi-banking and vertical interleaving",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228794,"14","19",,,10.1145/1228784.1228794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748832778&doi=10.1145%2f1228784.1228794&partnerID=40&md5=1d8bc76a609f9cd8c936d0e65efa01c5",Conference Paper,Scopus,2-s2.0-34748832778
"Cho, O., Kim, D., Kim, J., Plouchart, J.-O., Lim, D., Cho, S., Trzcinski, R.","A data-driven statistical approach to analyzing process variation in 65nm SOI technology",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149116,"699","702",,3,10.1109/ISQED.2007.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547343699&doi=10.1109%2fISQED.2007.8&partnerID=40&md5=c8a564c217deb11da2d833ba57bd1f54",Conference Paper,Scopus,2-s2.0-34547343699
"Jin, L., Cho, S.","Reducing cache traffic and energy with macro data load",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"147","150",,7,10.1145/1165573.1165608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247269093&doi=10.1145%2f1165573.1165608&partnerID=40&md5=364d1be67e9fe64dc460d6e2b08080fa",Conference Paper,Scopus,2-s2.0-34247269093
"Cho, S., Jin, L.","Managing distributed, shared L2 caches through OS-level page allocation",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041868,"455","465",,206,10.1109/MICRO.2006.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349095122&doi=10.1109%2fMICRO.2006.31&partnerID=40&md5=454518ed42adc0f8a76d4b2cac9c1a85",Conference Paper,Scopus,2-s2.0-40349095122
"Jin, L., Lee, H., Cho, S.","A flexible data to L2 cache mapping approach for future multicore processors",2006,"Proceedings of the 2006 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, MSPC 2006",,, 1178613,"92","101",,13,10.1145/1178597.1178613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547538303&doi=10.1145%2f1178597.1178613&partnerID=40&md5=aa78b5d86e805521ccf89ad4c8c3ca49",Conference Paper,Scopus,2-s2.0-34547538303
"Cho, S., Yew, P.-C., Lee, G.","A high-bandwidth memory pipeline for wide issue processors",2001,"IEEE Transactions on Computers","50","7",,"709","723",,8,10.1109/12.936237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035390811&doi=10.1109%2f12.936237&partnerID=40&md5=9b5c657c55c6b649e0bd32148bc7fe22",Article,Scopus,2-s2.0-0035390811
"Lee, G., Quattlebaum, B.W., Cho, S., Kinney, L.L.","Design of a bus-based shared-memory multiprocessor DICE",1999,"Microprocessors and Microsystems","22","7",,"403","411",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-9144229248&partnerID=40&md5=8c248bd40e70ad4cbd32d96bffbcb55b",Article,Scopus,2-s2.0-9144229248
"Cho, Sangyeun, Yew, Pen-Chang, Lee, Gyungho","Access region locality for high-bandwidth processor memory system design",1999,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"136","146",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033311287&partnerID=40&md5=e84c482602c97397d660a34de9198fc3",Conference Paper,Scopus,2-s2.0-0033311287
"Cho, S., Kong, J., Lee, G.","Coherence and Replacement Protocol of DICE - A Bus-Based COMA Multiprocessor",1999,"Journal of Parallel and Distributed Computing","57","1",,"14","32",,4,10.1006/jpdc.1998.1524,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0043231129&doi=10.1006%2fjpdc.1998.1524&partnerID=40&md5=da7420d37ae00a2eb03a889c562bcf6d",Article,Scopus,2-s2.0-0043231129
"Cho, Sangyeun, Yew, Pen-Chung, Lee, Gyungho","Decoupling local variable accesses in a wide-issue superscalar processor",1999,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"100","110",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032686331&partnerID=40&md5=3d81e909a1eefeddc1bb7c5974dcc5e5",Article,Scopus,2-s2.0-0032686331
"Cho, S., Kong, J., Lee, G.","On timing constraints of snooping in a bus-based COMA multiprocessor",1998,"Microprocessors and Microsystems","21","5",,"313","318",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031990806&partnerID=40&md5=74fa030a56c2c7630d7ee5770a408722",Article,Scopus,2-s2.0-0031990806
"Lee, Gyungho, Quattlebaum, Bland, Cho, Sangyeun, Kinney, Larry","Global bus design of a bus-based COMA multiprocessor DICE",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"231","240",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030389411&partnerID=40&md5=c70c2cefa681b68558bd150ff507ca61",Conference Paper,Scopus,2-s2.0-0030389411
"Cho, S., Lee, G.","Reducing coherence overhead in shared-bus multiprocessors",1996,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1124",,,"492","497",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947944324&partnerID=40&md5=115051740b789e1dc74606436cb25d14",Conference Paper,Scopus,2-s2.0-84947944324
