# Reading pref.tcl
# do AlgoritmosBusqueda_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:41 on Nov 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 10:26:42 on Nov 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/text_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:42 on Nov 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/text_rom.v 
# -- Compiling module text_rom
# 
# Top level modules:
# 	text_rom
# End time: 10:26:43 on Nov 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/Comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:43 on Nov 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/Comparator.sv 
# -- Compiling module Comparator
# 
# Top level modules:
# 	Comparator
# End time: 10:26:43 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/Counter2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:43 on Nov 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/Counter2.sv 
# -- Compiling module Counter2
# 
# Top level modules:
# 	Counter2
# End time: 10:26:43 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/FSMKMP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:43 on Nov 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/FSMKMP.sv 
# -- Compiling module FSMKMP
# 
# Top level modules:
# 	FSMKMP
# End time: 10:26:44 on Nov 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ignacio\ Carazo/Desktop/TallerDD/proyecto {C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/TopModule.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:26:44 on Nov 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto" C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/TopModule.sv 
# -- Compiling module TopModule
# ** Warning: C:/Users/Ignacio Carazo/Desktop/TallerDD/proyecto/TopModule.sv(2): (vlog-13314) Defaulting port 'sw_bit_inicial' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	TopModule
# End time: 10:26:44 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
