/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [5:0] _03_;
  reg [11:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  reg [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = _00_ ? celloutsig_1_2z : celloutsig_1_5z;
  assign celloutsig_1_2z = !(in_data[131] ? celloutsig_1_1z : in_data[108]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_1z : in_data[131]);
  assign celloutsig_0_21z = !(celloutsig_0_20z ? celloutsig_0_16z[1] : celloutsig_0_17z);
  assign celloutsig_0_49z = ~celloutsig_0_44z;
  assign celloutsig_1_5z = ~in_data[183];
  assign celloutsig_0_30z = ~celloutsig_0_17z;
  assign celloutsig_0_39z = celloutsig_0_7z | celloutsig_0_23z;
  assign celloutsig_0_34z = celloutsig_0_7z | celloutsig_0_1z[0];
  assign celloutsig_0_38z = ~(celloutsig_0_21z ^ celloutsig_0_30z);
  assign celloutsig_0_17z = ~(celloutsig_0_9z[8] ^ celloutsig_0_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] ^ celloutsig_0_0z[2]);
  reg [9:0] _17_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 10'h000;
    else _17_ <= { in_data[170], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign { _02_[9:8], _01_, _02_[6:0] } = _17_;
  reg [5:0] _18_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 6'h00;
    else _18_ <= { _02_[8], _01_, _02_[6:3] };
  assign { _03_[5:1], _00_ } = _18_;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_0_15z[10:1], celloutsig_0_2z, celloutsig_0_29z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } <= { in_data[132:126], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_44z = ! { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = ! celloutsig_0_0z[3:1];
  assign celloutsig_0_18z = ! celloutsig_0_9z[13:5];
  assign celloutsig_0_19z = ! { celloutsig_0_1z[2:1], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[138] & in_data[98];
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_5z[9];
  assign celloutsig_1_18z = celloutsig_1_12z[8] & in_data[107];
  assign celloutsig_0_10z = celloutsig_0_6z & celloutsig_0_4z[1];
  assign celloutsig_0_3z = ~^ { in_data[50:43], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_4z[2:1], celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_38z };
  assign celloutsig_0_48z = ~^ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_43z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~^ { in_data[148:118], celloutsig_1_0z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z[15:13], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = ~^ in_data[18:10];
  assign celloutsig_0_20z = ~^ { celloutsig_0_13z[5:2], celloutsig_0_19z };
  assign celloutsig_0_23z = ~^ celloutsig_0_16z[17:5];
  assign celloutsig_0_29z = ^ { celloutsig_0_16z[7:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[5:2] << in_data[83:80];
  assign celloutsig_1_6z = { in_data[134], celloutsig_1_1z, celloutsig_1_4z } << { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[179:172], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } << { _02_[5:2], celloutsig_1_1z, _03_[5:1], _00_ };
  assign celloutsig_0_12z = { celloutsig_0_1z[1:0], celloutsig_0_11z } << celloutsig_0_0z[3:1];
  assign celloutsig_0_13z = { celloutsig_0_9z[6:2], celloutsig_0_8z } << { celloutsig_0_1z[3:2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_5z[12:9], celloutsig_0_0z } >>> _04_[9:2];
  assign celloutsig_0_9z = { celloutsig_0_5z[12:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } >>> { in_data[82:65], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[42:39] >>> celloutsig_0_0z;
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z } >>> { celloutsig_0_9z[11:4], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_13z[4:1], celloutsig_0_6z, celloutsig_0_6z } ^ { in_data[60:59], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_34z };
  assign celloutsig_0_4z = celloutsig_0_1z[3:1] ^ in_data[43:41];
  assign celloutsig_0_5z = { in_data[42:36], celloutsig_0_0z, celloutsig_0_1z } ^ { in_data[29:24], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_18z } ^ { _03_[4:1], _00_ };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_16z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_9z[18:2], celloutsig_0_3z };
  assign _02_[7] = _01_;
  assign _03_[0] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
