{
  "design": {
    "design_info": {
      "boundary_crc": "0x8198497FFAE8CA56",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "uarttx_outfifo_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "stimulus_DUT_cover_0": "",
      "clk_wiz_0": "",
      "fifo_generator_0": "",
      "reset_inv_0": "",
      "outfifo_uarttx_contr_0": ""
    },
    "interface_ports": {
      "default_250mhz_clk1_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      }
    },
    "ports": {
      "o_Tx_Active": {
        "direction": "O"
      },
      "o_Tx_Serial": {
        "type": "data",
        "direction": "O"
      },
      "transmit_Ready": {
        "direction": "O"
      },
      "transmit_en": {
        "direction": "I"
      },
      "start": {
        "direction": "I"
      },
      "outfifo_full": {
        "direction": "O"
      },
      "locked": {
        "direction": "O"
      },
      "in_clk": {
        "type": "clk",
        "direction": "O"
      },
      "out_clk": {
        "type": "clk",
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "stimulus_DUT_cover_0": {
        "vlnv": "xilinx.com:module_ref:stimulus_DUT_cover:1.0",
        "xci_name": "uarttx_outfifo_design_stimulus_DUT_cover_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stimulus_DUT_cover",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "outfiforst": {
            "direction": "O"
          },
          "outpvalid": {
            "direction": "O"
          },
          "y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "start": {
            "direction": "I"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "uarttx_outfifo_design_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_JITTER": {
            "value": "184.746"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "154.678"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "20.000"
          },
          "CLKOUT2_JITTER": {
            "value": "213.887"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "154.678"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_250mhz_clk1"
          },
          "CLK_OUT1_PORT": {
            "value": "in_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "out_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "24.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "60.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "120"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "uarttx_outfifo_design_fifo_generator_0_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "32"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "8"
          },
          "asymmetric_port_width": {
            "value": "true"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "uarttx_outfifo_design_reset_inv_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "outfifo_uarttx_contr_0": {
        "vlnv": "xilinx.com:module_ref:outfifo_uarttx_controller:1.0",
        "xci_name": "uarttx_outfifo_design_outfifo_uarttx_contr_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "outfifo_uarttx_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "out_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "o_Tx_Active": {
            "direction": "O"
          },
          "o_Tx_Serial": {
            "direction": "O"
          },
          "transmit_Ready": {
            "direction": "O"
          },
          "outfifo_rden": {
            "direction": "O"
          },
          "i_Tx_Byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "outfifo_empty": {
            "direction": "I"
          },
          "transmit_en": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "default_250mhz_clk1_0_1": {
        "interface_ports": [
          "default_250mhz_clk1_0",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "outfifo_uarttx_contr_0/outfifo_empty"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "outfifo_uarttx_contr_0/i_Tx_Byte"
        ]
      },
      "outfifo_uarttx_contr_0_outfifo_rden": {
        "ports": [
          "outfifo_uarttx_contr_0/outfifo_rden",
          "fifo_generator_0/rd_en"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/out_clk",
          "out_clk",
          "fifo_generator_0/clk",
          "outfifo_uarttx_contr_0/out_clk"
        ]
      },
      "outfifo_uarttx_contr_0_o_Tx_Active": {
        "ports": [
          "outfifo_uarttx_contr_0/o_Tx_Active",
          "o_Tx_Active"
        ]
      },
      "outfifo_uarttx_contr_0_o_Tx_Serial": {
        "ports": [
          "outfifo_uarttx_contr_0/o_Tx_Serial",
          "o_Tx_Serial"
        ]
      },
      "outfifo_uarttx_contr_0_transmit_Ready": {
        "ports": [
          "outfifo_uarttx_contr_0/transmit_Ready",
          "transmit_Ready"
        ]
      },
      "transmit_en_1": {
        "ports": [
          "transmit_en",
          "outfifo_uarttx_contr_0/transmit_en"
        ]
      },
      "stimulus_DUT_cover_0_outpvalid": {
        "ports": [
          "stimulus_DUT_cover_0/outpvalid",
          "fifo_generator_0/wr_en"
        ]
      },
      "stimulus_DUT_cover_0_y": {
        "ports": [
          "stimulus_DUT_cover_0/y",
          "fifo_generator_0/din"
        ]
      },
      "start_1": {
        "ports": [
          "start",
          "stimulus_DUT_cover_0/start"
        ]
      },
      "clk_wiz_0_in_clk": {
        "ports": [
          "clk_wiz_0/in_clk",
          "in_clk",
          "stimulus_DUT_cover_0/in_clk"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "outfifo_full"
        ]
      },
      "stimulus_DUT_cover_0_outfiforst": {
        "ports": [
          "stimulus_DUT_cover_0/outfiforst",
          "fifo_generator_0/srst"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked",
          "stimulus_DUT_cover_0/rst",
          "outfifo_uarttx_contr_0/rst"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz_0/resetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1"
        ]
      }
    }
  }
}