Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls opened at Tue Sep 23 21:10:53 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.2 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.28 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.29 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.31 sec.
Command   open_component done; 0.31 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector winograd.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.cpp.xilinx-performance-pragma-detector.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.18 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.38 seconds; current allocated memory: 244.250 MB.
Execute       set_directive_top winograd -name=winograd 
INFO: [HLS 200-10] Analyzing design file 'winograd.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling winograd.cpp as C++
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang winograd.cpp -foptimization-record-file=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexu_slow -device-resource-info=BRAM_5040.000000_DSP_2880.000000_FF_5065920.000000_LUT_2532960.000000_SLICE_316620.000000_SLR_3.000000_URAM_0.000000 -device-name-info=xcvu440_CIV-flgb2377-1-i > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.cpp.clang.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexu_slow -device-resource-info=BRAM_5040.000000_DSP_2880.000000_FF_5065920.000000_LUT_2532960.000000_SLICE_316620.000000_SLR_3.000000_URAM_0.000000 -device-name-info=xcvu440_CIV-flgb2377-1-i > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/clang.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp  -target fpga  -directive=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/.systemc_flag -fix-errors /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp  -target fpga  -directive=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/all.directive.json -fix-errors /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexu_slow -device-resource-info=BRAM_5040.000000_DSP_2880.000000_FF_5065920.000000_LUT_2532960.000000_SLICE_316620.000000_SLR_3.000000_URAM_0.000000 -device-name-info=xcvu440_CIV-flgb2377-1-i > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.44 seconds; current allocated memory: 246.402 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.g.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.39 sec.
Execute       run_link_or_opt -opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=winograd -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=winograd -reflow-float-conversion -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.55 sec.
Execute       run_link_or_opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=winograd 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=winograd -mllvm -hls-db-dir -mllvm /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=virtexu_slow -device-resource-info=BRAM_5040.000000_DSP_2880.000000_FF_5065920.000000_LUT_2532960.000000_SLICE_316620.000000_SLR_3.000000_URAM_0.000000 -device-name-info=xcvu440_CIV-flgb2377-1-i 2> /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 543 Compile/Link (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,133 Unroll/Inline (step 1) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,133 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 413 Unroll/Inline (step 2) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 413 Unroll/Inline (step 3) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 410 Unroll/Inline (step 4) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 310 Array/Struct (step 1) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 233 Array/Struct (step 2) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 233 Array/Struct (step 3) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 233 Array/Struct (step 4) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 229 Array/Struct (step 5) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 226 Performance (step 1) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 222 Performance (step 2) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 222 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 278 Performance (step 3) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 262 Performance (step 4) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 273 HW Transforms (step 1) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 284 HW Transforms (step 2) (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'write_y' (winograd.cpp:120:5) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_4' (winograd.cpp:122:20) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_3' (winograd.cpp:109:27) in function 'winograd' completely with a factor of 2 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_M' (winograd.cpp:98:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (winograd.cpp:100:20) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_V' (winograd.cpp:88:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_Bd' (winograd.cpp:78:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_U' (winograd.cpp:68:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'compute_Gg' (winograd.cpp:55:5) in function 'winograd' completely with a factor of 4 (winograd.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (winograd.cpp:57:19) in function 'winograd' completely with a factor of 3 (winograd.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'g': Complete partitioning on dimension 2. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'd': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'Y': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_g> at winograd.cpp:34:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_d> at winograd.cpp:45:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< compute_Y> at winograd.cpp:108:5 
INFO: [HLS 214-421] Automatically partitioning small array 'g' completely based on array size. (winograd.cpp:13:8)
INFO: [HLS 214-421] Automatically partitioning small array 'd' completely based on array size. (winograd.cpp:14:11)
INFO: [HLS 214-421] Automatically partitioning small array 'Y' completely based on array size. (winograd.cpp:20:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_0' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_1' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'g_2' due to pipeline pragma (winograd.cpp:13:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_0' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_1' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_2' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_3' due to pipeline pragma (winograd.cpp:14:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_0' due to pipeline pragma (winograd.cpp:20:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Y_1' due to pipeline pragma (winograd.cpp:20:11)
INFO: [HLS 214-248] Applying array_partition to 'g_0': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'g_1': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'g_2': Complete partitioning on dimension 1. (winograd.cpp:13:8)
INFO: [HLS 214-248] Applying array_partition to 'd_0': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_1': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_2': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'd_3': Complete partitioning on dimension 1. (winograd.cpp:14:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_0': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-248] Applying array_partition to 'Y_1': Complete partitioning on dimension 1. (winograd.cpp:20:11)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'read_g'(winograd.cpp:34:1) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:34:1)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'read_d'(winograd.cpp:45:1) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:45:1)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (winograd.cpp:127:1)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.45 seconds; current allocated memory: 249.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.020 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top winograd -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.0.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 249.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.1.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.2.prechk.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.434 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.g.1.bc to /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.1.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.1.tmp.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (winograd.cpp:108:14) to (winograd.cpp:108:5) in function 'winograd'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 272.035 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.2.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.3.bc -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 291.461 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.21 sec.
Command     elaborate done; 8.1 sec.
Execute     ap_eval exec zip -j /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'winograd' ...
Execute       ap_set_top_model winograd 
Execute       get_model_list winograd -filter all-wo-channel -topdown 
Execute       preproc_iomode -model winograd 
Execute       preproc_iomode -model winograd_Pipeline_compute_Y 
Execute       preproc_iomode -model winograd_Pipeline_read_d 
Execute       preproc_iomode -model winograd_Pipeline_read_g 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list winograd -filter all-wo-channel 
INFO-FLOW: Model list for configure: winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO-FLOW: Configuring Module : winograd_Pipeline_read_g ...
Execute       set_default_model winograd_Pipeline_read_g 
Execute       apply_spec_resource_limit winograd_Pipeline_read_g 
INFO-FLOW: Configuring Module : winograd_Pipeline_read_d ...
Execute       set_default_model winograd_Pipeline_read_d 
Execute       apply_spec_resource_limit winograd_Pipeline_read_d 
INFO-FLOW: Configuring Module : winograd_Pipeline_compute_Y ...
Execute       set_default_model winograd_Pipeline_compute_Y 
Execute       apply_spec_resource_limit winograd_Pipeline_compute_Y 
INFO-FLOW: Configuring Module : winograd ...
Execute       set_default_model winograd 
Execute       apply_spec_resource_limit winograd 
INFO-FLOW: Model list for preprocess: winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO-FLOW: Preprocessing Module: winograd_Pipeline_read_g ...
Execute       set_default_model winograd_Pipeline_read_g 
Execute       cdfg_preprocess -model winograd_Pipeline_read_g 
Execute       rtl_gen_preprocess winograd_Pipeline_read_g 
INFO-FLOW: Preprocessing Module: winograd_Pipeline_read_d ...
Execute       set_default_model winograd_Pipeline_read_d 
Execute       cdfg_preprocess -model winograd_Pipeline_read_d 
Execute       rtl_gen_preprocess winograd_Pipeline_read_d 
INFO-FLOW: Preprocessing Module: winograd_Pipeline_compute_Y ...
Execute       set_default_model winograd_Pipeline_compute_Y 
Execute       cdfg_preprocess -model winograd_Pipeline_compute_Y 
Execute       rtl_gen_preprocess winograd_Pipeline_compute_Y 
INFO-FLOW: Preprocessing Module: winograd ...
Execute       set_default_model winograd 
Execute       cdfg_preprocess -model winograd 
Execute       rtl_gen_preprocess winograd 
INFO-FLOW: Model list for synthesis: winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_read_g' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model winograd_Pipeline_read_g 
Execute       schedule -model winograd_Pipeline_read_g 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_g'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_g'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.500 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.verbose.sched.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.sched.adb -f 
INFO-FLOW: Finish scheduling winograd_Pipeline_read_g.
Execute       set_default_model winograd_Pipeline_read_g 
Execute       bind -model winograd_Pipeline_read_g 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.500 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.verbose.bind.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.bind.adb -f 
INFO-FLOW: Finish binding winograd_Pipeline_read_g.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_read_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model winograd_Pipeline_read_d 
Execute       schedule -model winograd_Pipeline_read_d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_d'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_d'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.516 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.verbose.sched.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.sched.adb -f 
INFO-FLOW: Finish scheduling winograd_Pipeline_read_d.
Execute       set_default_model winograd_Pipeline_read_d 
Execute       bind -model winograd_Pipeline_read_d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.516 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.verbose.bind.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.bind.adb -f 
INFO-FLOW: Finish binding winograd_Pipeline_read_d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd_Pipeline_compute_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model winograd_Pipeline_compute_Y 
Execute       schedule -model winograd_Pipeline_compute_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'compute_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.516 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.verbose.sched.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.sched.adb -f 
INFO-FLOW: Finish scheduling winograd_Pipeline_compute_Y.
Execute       set_default_model winograd_Pipeline_compute_Y 
Execute       bind -model winograd_Pipeline_compute_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.516 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.verbose.bind.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.bind.adb -f 
INFO-FLOW: Finish binding winograd_Pipeline_compute_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'winograd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model winograd 
Execute       schedule -model winograd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 293.309 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.verbose.sched.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.sched.adb -f 
INFO-FLOW: Finish scheduling winograd.
Execute       set_default_model winograd 
Execute       bind -model winograd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.309 MB.
Execute       syn_report -verbosereport -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.verbose.bind.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.bind.adb -f 
INFO-FLOW: Finish binding winograd.
Execute       get_model_list winograd -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess winograd_Pipeline_read_g 
Execute       rtl_gen_preprocess winograd_Pipeline_read_d 
Execute       rtl_gen_preprocess winograd_Pipeline_compute_Y 
Execute       rtl_gen_preprocess winograd 
INFO-FLOW: Model list for RTL generation: winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_read_g' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model winograd_Pipeline_read_g -top_prefix winograd_ -sub_prefix winograd_ -mg_file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'winograd_Pipeline_read_g' pipeline 'read_g' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_g/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_read_g'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.309 MB.
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute       gen_rtl winograd_Pipeline_read_g -style xilinx -f -lang vhdl -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/vhdl/winograd_winograd_Pipeline_read_g 
Execute       gen_rtl winograd_Pipeline_read_g -style xilinx -f -lang vlog -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/verilog/winograd_winograd_Pipeline_read_g 
Execute       syn_report -csynth -model winograd_Pipeline_read_g -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_read_g_csynth.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -rtlxml -model winograd_Pipeline_read_g -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_read_g_csynth.xml 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -verbosereport -model winograd_Pipeline_read_g -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.verbose.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -model winograd_Pipeline_read_g -f -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.adb 
Execute       db_write -model winograd_Pipeline_read_g -bindview -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info winograd_Pipeline_read_g -p /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_read_d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model winograd_Pipeline_read_d -top_prefix winograd_ -sub_prefix winograd_ -mg_file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'winograd_Pipeline_read_d' pipeline 'read_d' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'winograd_Pipeline_read_d/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_read_d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.391 MB.
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute       gen_rtl winograd_Pipeline_read_d -style xilinx -f -lang vhdl -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/vhdl/winograd_winograd_Pipeline_read_d 
Execute       gen_rtl winograd_Pipeline_read_d -style xilinx -f -lang vlog -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/verilog/winograd_winograd_Pipeline_read_d 
Execute       syn_report -csynth -model winograd_Pipeline_read_d -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_read_d_csynth.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -rtlxml -model winograd_Pipeline_read_d -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_read_d_csynth.xml 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -verbosereport -model winograd_Pipeline_read_d -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.verbose.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -model winograd_Pipeline_read_d -f -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.adb 
Execute       db_write -model winograd_Pipeline_read_d -bindview -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info winograd_Pipeline_read_d -p /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd_Pipeline_compute_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model winograd_Pipeline_compute_Y -top_prefix winograd_ -sub_prefix winograd_ -mg_file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd_Pipeline_compute_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 298.312 MB.
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute       gen_rtl winograd_Pipeline_compute_Y -style xilinx -f -lang vhdl -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/vhdl/winograd_winograd_Pipeline_compute_Y 
Execute       gen_rtl winograd_Pipeline_compute_Y -style xilinx -f -lang vlog -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/verilog/winograd_winograd_Pipeline_compute_Y 
Execute       syn_report -csynth -model winograd_Pipeline_compute_Y -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_compute_Y_csynth.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -rtlxml -model winograd_Pipeline_compute_Y -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_Pipeline_compute_Y_csynth.xml 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -verbosereport -model winograd_Pipeline_compute_Y -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.verbose.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -model winograd_Pipeline_compute_Y -f -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.adb 
Execute       db_write -model winograd_Pipeline_compute_Y -bindview -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info winograd_Pipeline_compute_Y -p /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'winograd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model winograd -top_prefix  -sub_prefix winograd_ -mg_file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/in_g' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/in_d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'winograd/out_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'winograd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_g', 'in_d', 'out_y' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'winograd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.547 MB.
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute       gen_rtl winograd -istop -style xilinx -f -lang vhdl -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/vhdl/winograd 
Execute       gen_rtl winograd -istop -style xilinx -f -lang vlog -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/verilog/winograd 
Execute       syn_report -csynth -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_csynth.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -rtlxml -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/winograd_csynth.xml 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -verbosereport -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.verbose.rpt 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       db_write -model winograd -f -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.adb 
Execute       db_write -model winograd -bindview -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info winograd -p /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd 
Execute       export_constraint_db -f -tool general -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.constraint.tcl 
Execute       syn_report -designview -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.design.xml 
Execute       syn_report -csynthDesign -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth.rpt -MHOut /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu440_CIV-flgb2377-1-i 
Execute           ap_family_info -name xcvu440_CIV-flgb2377-1-i -data names 
Execute           ap_part_info -quiet -name xcvu440_CIV-flgb2377-1-i -data family 
Execute       syn_report -wcfg -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model winograd -o /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.protoinst 
Execute       sc_get_clocks winograd 
Execute       sc_get_portdomain winograd 
INFO-FLOW: Model list for RTL component generation: winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO-FLOW: Handling components in module [winograd_Pipeline_read_g] ... 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.compgen.tcl 
INFO-FLOW: Found component winograd_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [winograd_Pipeline_read_d] ... 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.compgen.tcl 
INFO-FLOW: Found component winograd_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [winograd_Pipeline_compute_Y] ... 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.compgen.tcl 
INFO-FLOW: Found component winograd_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [winograd] ... 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.tcl 
INFO-FLOW: Found component winograd_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model winograd_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component winograd_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model winograd_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component winograd_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model winograd_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component winograd_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model winograd_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component winograd_gmem_m_axi.
INFO-FLOW: Append model winograd_gmem_m_axi
INFO-FLOW: Found component winograd_CTRL_s_axi.
INFO-FLOW: Append model winograd_CTRL_s_axi
INFO-FLOW: Append model winograd_Pipeline_read_g
INFO-FLOW: Append model winograd_Pipeline_read_d
INFO-FLOW: Append model winograd_Pipeline_compute_Y
INFO-FLOW: Append model winograd
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: winograd_flow_control_loop_pipe_sequential_init winograd_flow_control_loop_pipe_sequential_init winograd_flow_control_loop_pipe_sequential_init winograd_faddfsub_32ns_32ns_32_5_full_dsp_1 winograd_fsub_32ns_32ns_32_5_full_dsp_1 winograd_fadd_32ns_32ns_32_5_full_dsp_1 winograd_fmul_32ns_32ns_32_4_max_dsp_1 winograd_gmem_m_axi winograd_CTRL_s_axi winograd_Pipeline_read_g winograd_Pipeline_read_d winograd_Pipeline_compute_Y winograd
INFO-FLOW: Generating /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model winograd_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model winograd_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model winograd_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model winograd_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model winograd_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model winograd_gmem_m_axi
INFO-FLOW: To file: write model winograd_CTRL_s_axi
INFO-FLOW: To file: write model winograd_Pipeline_read_g
INFO-FLOW: To file: write model winograd_Pipeline_read_d
INFO-FLOW: To file: write model winograd_Pipeline_compute_Y
INFO-FLOW: To file: write model winograd
INFO-FLOW: Generating /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/vhdl' dstVlogDir='/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/vlog' tclDir='/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db' modelList='winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_faddfsub_32ns_32ns_32_5_full_dsp_1
winograd_fsub_32ns_32ns_32_5_full_dsp_1
winograd_fadd_32ns_32ns_32_5_full_dsp_1
winograd_fmul_32ns_32ns_32_4_max_dsp_1
winograd_gmem_m_axi
winograd_CTRL_s_axi
winograd_Pipeline_read_g
winograd_Pipeline_read_d
winograd_Pipeline_compute_Y
winograd
' expOnly='0'
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.compgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.compgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.compgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.tcl 
Execute         source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 305.949 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='winograd_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_faddfsub_32ns_32ns_32_5_full_dsp_1
winograd_fsub_32ns_32ns_32_5_full_dsp_1
winograd_fadd_32ns_32ns_32_5_full_dsp_1
winograd_fmul_32ns_32ns_32_4_max_dsp_1
winograd_gmem_m_axi
winograd_CTRL_s_axi
winograd_Pipeline_read_g
winograd_Pipeline_read_d
winograd_Pipeline_compute_Y
winograd
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.tbgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.tbgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.tbgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute       ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.constraint.tcl 
Execute       sc_get_clocks winograd 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST winograd MODULE2INSTS {winograd winograd winograd_Pipeline_read_g grp_winograd_Pipeline_read_g_fu_234 winograd_Pipeline_read_d grp_winograd_Pipeline_read_d_fu_250 winograd_Pipeline_compute_Y grp_winograd_Pipeline_compute_Y_fu_269} INST2MODULE {winograd winograd grp_winograd_Pipeline_read_g_fu_234 winograd_Pipeline_read_g grp_winograd_Pipeline_read_d_fu_250 winograd_Pipeline_read_d grp_winograd_Pipeline_compute_Y_fu_269 winograd_Pipeline_compute_Y} INSTDATA {winograd {DEPTH 1 CHILDREN {grp_winograd_Pipeline_read_g_fu_234 grp_winograd_Pipeline_read_d_fu_250 grp_winograd_Pipeline_compute_Y_fu_269}} grp_winograd_Pipeline_read_g_fu_234 {DEPTH 2 CHILDREN {}} grp_winograd_Pipeline_read_d_fu_250 {DEPTH 2 CHILDREN {}} grp_winograd_Pipeline_compute_Y_fu_269 {DEPTH 2 CHILDREN {}}} MODULEDATA {winograd_Pipeline_read_g {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_225_p2 SOURCE winograd.cpp:34 VARIABLE icmp_ln34 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_231_p2 SOURCE winograd.cpp:34 VARIABLE add_ln34 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_243_p2 SOURCE winograd.cpp:36 VARIABLE icmp_ln36 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_249_p2 SOURCE winograd.cpp:38 VARIABLE add_ln38 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_1_fu_255_p3 SOURCE winograd.cpp:36 VARIABLE j_1 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_1_fu_263_p3 SOURCE winograd.cpp:36 VARIABLE i_1 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_282_p2 SOURCE winograd.cpp:34 VARIABLE j_2 LOOP read_g BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} winograd_Pipeline_read_d {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_268_p2 SOURCE winograd.cpp:45 VARIABLE icmp_ln45 LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_274_p2 SOURCE winograd.cpp:45 VARIABLE add_ln45 LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_286_p2 SOURCE winograd.cpp:47 VARIABLE icmp_ln47 LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_292_p2 SOURCE winograd.cpp:49 VARIABLE add_ln49 LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_fu_298_p3 SOURCE winograd.cpp:47 VARIABLE j LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_fu_307_p3 SOURCE winograd.cpp:47 VARIABLE i LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_325_p2 SOURCE winograd.cpp:45 VARIABLE j_3 LOOP read_d BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} winograd_Pipeline_compute_Y {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln108_fu_124_p2 SOURCE winograd.cpp:108 VARIABLE icmp_ln108 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_130_p2 SOURCE winograd.cpp:108 VARIABLE add_ln108 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp287_fu_148_p2 SOURCE winograd.cpp:108 VARIABLE cmp287 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_fu_154_p3 SOURCE winograd.cpp:111 VARIABLE select_ln111 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_1_fu_162_p3 SOURCE winograd.cpp:111 VARIABLE select_ln111_1 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_2_fu_170_p3 SOURCE winograd.cpp:111 VARIABLE select_ln111_2 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_3_fu_178_p3 SOURCE winograd.cpp:111 VARIABLE select_ln111_3 LOOP compute_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} winograd {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:60 VARIABLE add_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:60 VARIABLE add59_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:60 VARIABLE mul_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:60 VARIABLE add_1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:60 VARIABLE add59_1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE winograd.cpp:60 VARIABLE mul_1_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:60 VARIABLE add_1_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:60 VARIABLE add59_1_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:60 VARIABLE mul_1_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:71 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:71 VARIABLE add1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:71 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:72 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:72 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:72 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:71 VARIABLE add116_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:71 VARIABLE add120_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE winograd.cpp:71 VARIABLE mul121_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U37 SOURCE winograd.cpp:72 VARIABLE sub131_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:72 VARIABLE add135_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE winograd.cpp:72 VARIABLE mul136_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:80 VARIABLE sub1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:81 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:80 VARIABLE sub160_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U37 SOURCE winograd.cpp:81 VARIABLE add170_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U38 SOURCE winograd.cpp:80 VARIABLE sub160_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U39 SOURCE winograd.cpp:81 VARIABLE add170_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:80 VARIABLE sub160_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:81 VARIABLE add170_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:90 VARIABLE sub2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:91 VARIABLE add4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:92 VARIABLE add5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:92 VARIABLE add6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_2_fu_574_p2 SOURCE winograd.cpp:93 VARIABLE xor_ln93_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U37 SOURCE winograd.cpp:90 VARIABLE sub209_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:91 VARIABLE add219_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U38 SOURCE winograd.cpp:92 VARIABLE add230_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:92 VARIABLE add234_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_fu_609_p2 SOURCE winograd.cpp:93 VARIABLE xor_ln93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:102 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE winograd.cpp:102 VARIABLE mul266_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:102 VARIABLE mul266_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U40 SOURCE winograd.cpp:102 VARIABLE mul266_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE winograd.cpp:102 VARIABLE mul266_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE winograd.cpp:102 VARIABLE mul266_1_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U42 SOURCE winograd.cpp:102 VARIABLE mul266_1_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U41 SOURCE winograd.cpp:102 VARIABLE mul266_1_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:102 VARIABLE add7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:102 VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:102 VARIABLE sub4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U34 SOURCE winograd.cpp:102 VARIABLE sub5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:102 VARIABLE sub6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U35 SOURCE winograd.cpp:102 VARIABLE sub7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U37 SOURCE winograd.cpp:102 VARIABLE add9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U36 SOURCE winograd.cpp:102 VARIABLE add10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 21 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (6):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:13:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:13:8 msg_body {array_partition dim=1 type=complete  variable=g_1 1 winograd winograd.cpp:13:8 g_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:13:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:13:8 msg_body {array_partition dim=1 type=complete  variable=g_2 1 winograd winograd.cpp:13:8 g_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:14:11 msg_body {array_partition dim=1 type=complete  variable=d_1 1 winograd winograd.cpp:14:11 d_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:14:11 msg_body {array_partition dim=1 type=complete  variable=d_2 1 winograd winograd.cpp:14:11 d_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:14:11 msg_body {array_partition dim=1 type=complete  variable=d_3 1 winograd winograd.cpp:14:11 d_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location winograd.cpp:20:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc winograd.cpp:20:11 msg_body {array_partition dim=1 type=complete  variable=Y_1 1 winograd winograd.cpp:20:11 Y_1}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 311.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for winograd.
INFO: [VLOG 209-307] Generating Verilog RTL for winograd.
Execute       syn_report -model winograd -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.05 sec.
Command   csynth_design done; 9.27 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls opened at Tue Sep 23 21:15:22 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.25 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.27 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.3 sec.
Command   open_component done; 0.3 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.74 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls opened at Tue Sep 23 21:19:20 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.25 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.27 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.3 sec.
Command   open_component done; 0.3 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.68 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls opened at Tue Sep 23 21:32:55 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.26 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.27 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.3 sec.
Command   open_component done; 0.31 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.69 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls opened at Tue Sep 23 21:33:24 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.18 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.26 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.28 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.31 sec.
Command   open_component done; 0.31 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.7 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:31:53 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.26 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.29 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.32 sec.
Command   open_component done; 0.33 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.95 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:34:54 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.18 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.26 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.28 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.31 sec.
Command   open_component done; 0.31 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.67 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:41:43 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.2 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.27 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.29 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.32 sec.
Command   open_component done; 0.32 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.89 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:43:35 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.45 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=0' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=0' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=0 
Command       apply_ini done; 0.48 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.5 sec.
Command   open_component done; 0.5 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.23 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:46:04 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.18 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.38 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.41 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.44 sec.
Command   open_component done; 0.44 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.86 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Wed Sep 24 18:50:05 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.18 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.26 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.27 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.31 sec.
Command   open_component done; 0.31 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.81 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Thu Sep 25 21:23:19 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.25 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.33 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.36 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.38 sec.
Command   open_component done; 0.38 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.32 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Thu Sep 25 21:26:03 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.14 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.21 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.23 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.25 sec.
Command   open_component done; 0.25 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.33 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Thu Sep 25 21:27:16 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command           create_platform done; 0.17 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.38 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Command       apply_ini done; 0.4 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.42 sec.
Command   open_component done; 0.43 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.76 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls opened at Fri Sep 26 18:01:50 IST 2025
Execute       source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xcvu440_CIV-flgb2377-1-i 
Execute         create_platform xcvu440_CIV-flgb2377-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
Command         create_platform done; 0.41 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.5 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
Execute       apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
Execute         add_files /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp 
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
Execute         add_files -tb /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
Execute         set_top winograd 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
Execute         set_part xcvu440_CIV-flgb2377-1-i 
Execute           create_platform xcvu440_CIV-flgb2377-1-i -board  
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.14 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
Execute         config_csim -clean=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
Execute         config_csim -setup=1 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
Execute         config_sim -O=1 
Execute         send_msg_by_id INFO @200-1465@%s 'vivado.clock=10' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'vivado.clock=10' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(13)
Execute         config_export -vivado_clock=10 
Command       apply_ini done; 0.17 sec.
Execute       write_component -config /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
Command     open_solution done; 0.72 sec.
Command   open_component done; 0.73 sec.
Execute   apply_ini /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=winograd xml_exists=0
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to winograd
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_flow_control_loop_pipe_sequential_init
winograd_faddfsub_32ns_32ns_32_5_full_dsp_1
winograd_fsub_32ns_32ns_32_5_full_dsp_1
winograd_fadd_32ns_32ns_32_5_full_dsp_1
winograd_fmul_32ns_32ns_32_4_max_dsp_1
winograd_gmem_m_axi
winograd_CTRL_s_axi
winograd_Pipeline_read_g
winograd_Pipeline_read_d
winograd_Pipeline_compute_Y
winograd
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.rtl_wrap.cfg.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.compgen.dataonly.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_g.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_read_d.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd_Pipeline_compute_Y.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.constraint.tcl 
Execute     sc_get_clocks winograd 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/misc/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.constraint.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.constraint.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/winograd.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data names -quiet 
Execute     ap_part_info -name xcvu440_CIV-flgb2377-1-i -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/impl.sh
Execute     send_msg_by_id ERROR @200-478@%s%s vivado  
ERROR: [HLS 200-478] vivado returned an error 
INFO-FLOW: DBG:PUTS: auto_impl caught error 
Caught error from vivado 
    while executing
"error "Caught error from $::AESL_AUTOIMPL::g_tool $err""
    (procedure "::AESL_AUTOIMPL::auto_impl" line 615)
    invoked from within
"::AESL_AUTOIMPL::auto_impl {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_eval_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 108)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 123)
    invoked from within
"ap_internal_export_design "
Command   export_design done; error code: 2; 110.18 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
