

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s'
================================================================
* Date:           Tue Apr 23 17:30:55 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  125|  125|  125|  125|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |  123|  123|         4|          1|          1|   121|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    634|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        0|      -|     257|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     257|    876|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_611_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln415_2_fu_709_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln415_3_fu_807_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln415_4_fu_905_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln415_5_fu_1003_p2            |     +    |      0|  0|  12|           3|           3|
    |add_ln415_6_fu_1101_p2            |     +    |      0|  0|  12|           3|           3|
    |add_ln415_7_fu_1199_p2            |     +    |      0|  0|  12|           3|           3|
    |add_ln415_fu_513_p2               |     +    |      0|  0|  12|           3|           3|
    |i_fu_169_p2                       |     +    |      0|  0|  15|           7|           1|
    |and_ln415_1_fu_601_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_699_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_797_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_895_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_993_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_6_fu_1091_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_7_fu_1189_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_503_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_631_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_729_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_827_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_925_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_1023_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_6_fu_1121_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_7_fu_1219_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_533_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op201         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_561_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_659_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_757_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_855_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_953_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_1051_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_1149_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_463_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_163_p2               |   icmp   |      0|  0|  11|           7|           4|
    |icmp_ln718_1_fu_243_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_2_fu_275_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_3_fu_307_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_4_fu_339_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_5_fu_371_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_6_fu_403_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_7_fu_435_p2            |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln718_fu_211_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln768_1_fu_265_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_2_fu_297_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_3_fu_329_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_4_fu_361_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_5_fu_393_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_6_fu_425_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_7_fu_457_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_fu_233_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln879_1_fu_259_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_2_fu_291_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_3_fu_323_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_4_fu_355_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_5_fu_387_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_6_fu_419_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_7_fu_451_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_fu_227_p2              |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_589_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_687_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_785_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_4_fu_883_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_5_fu_981_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_6_fu_1079_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_7_fu_1177_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_491_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_643_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln340_2_fu_741_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln340_3_fu_839_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln340_4_fu_937_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln340_5_fu_1035_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln340_6_fu_1133_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln340_7_fu_1231_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln340_fu_545_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln777_1_fu_637_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_735_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_833_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_931_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_1029_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_6_fu_1127_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_7_fu_1225_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_539_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_553_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_data_1_V_fu_651_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_data_2_V_fu_749_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_data_3_V_fu_847_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_data_4_V_fu_945_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_data_5_V_fu_1043_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_data_6_V_fu_1141_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_data_7_V_fu_1239_p3           |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_625_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_723_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_821_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_919_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_1017_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1115_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_1213_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_527_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 634|         367|         174|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_152              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_152              |   7|   0|    7|          0|
    |icmp_ln41_reg_1247       |   1|   0|    1|          0|
    |icmp_ln718_1_reg_1343    |   1|   0|    1|          0|
    |icmp_ln718_2_reg_1358    |   1|   0|    1|          0|
    |icmp_ln718_3_reg_1373    |   1|   0|    1|          0|
    |icmp_ln718_4_reg_1388    |   1|   0|    1|          0|
    |icmp_ln718_5_reg_1403    |   1|   0|    1|          0|
    |icmp_ln718_6_reg_1418    |   1|   0|    1|          0|
    |icmp_ln718_7_reg_1433    |   1|   0|    1|          0|
    |icmp_ln718_reg_1328      |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1353    |   1|   0|    1|          0|
    |icmp_ln768_2_reg_1368    |   1|   0|    1|          0|
    |icmp_ln768_3_reg_1383    |   1|   0|    1|          0|
    |icmp_ln768_4_reg_1398    |   1|   0|    1|          0|
    |icmp_ln768_5_reg_1413    |   1|   0|    1|          0|
    |icmp_ln768_6_reg_1428    |   1|   0|    1|          0|
    |icmp_ln768_7_reg_1443    |   1|   0|    1|          0|
    |icmp_ln768_reg_1338      |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1348    |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1363    |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1378    |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1393    |   1|   0|    1|          0|
    |icmp_ln879_5_reg_1408    |   1|   0|    1|          0|
    |icmp_ln879_6_reg_1423    |   1|   0|    1|          0|
    |icmp_ln879_7_reg_1438    |   1|   0|    1|          0|
    |icmp_ln879_reg_1333      |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1448    |   3|   0|    3|          0|
    |tmp_data_1_V_reg_1453    |   3|   0|    3|          0|
    |tmp_data_2_V_reg_1458    |   3|   0|    3|          0|
    |tmp_data_3_V_reg_1463    |   3|   0|    3|          0|
    |tmp_data_4_V_reg_1468    |   3|   0|    3|          0|
    |tmp_data_5_V_reg_1473    |   3|   0|    3|          0|
    |tmp_data_6_V_reg_1478    |   3|   0|    3|          0|
    |tmp_data_7_V_reg_1483    |   3|   0|    3|          0|
    |tmp_data_V_4_0_reg_1256  |  16|   0|   16|          0|
    |tmp_data_V_4_1_reg_1265  |  16|   0|   16|          0|
    |tmp_data_V_4_2_reg_1274  |  16|   0|   16|          0|
    |tmp_data_V_4_3_reg_1283  |  16|   0|   16|          0|
    |tmp_data_V_4_4_reg_1292  |  16|   0|   16|          0|
    |tmp_data_V_4_5_reg_1301  |  16|   0|   16|          0|
    |tmp_data_V_4_6_reg_1310  |  16|   0|   16|          0|
    |tmp_data_V_4_7_reg_1319  |  16|   0|   16|          0|
    |icmp_ln41_reg_1247       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 257|  32|  194|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_ufixed<3,1,4,0,0>,8u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|res_V_data_0_V_din       | out |    3|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    3|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    3|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    3|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    3|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    3|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    3|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    3|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

