###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:25:42 2024
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.080
- Arrival Time                 16.484
= Slack Time                    3.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.596 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    3.621 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    3.647 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    3.863 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    4.010 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    4.084 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |    4.152 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    4.216 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    4.276 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |    4.878 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |    5.372 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |    5.592 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |    5.753 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |    5.934 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |    6.105 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |    6.183 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |    6.247 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |    6.389 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |    6.854 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |    7.053 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.698 |    7.294 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.203 |    7.799 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.461 |    8.057 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.558 |    8.154 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.720 |    8.316 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.974 |    8.570 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.438 |    9.033 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.779 |    9.375 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.113 |    9.708 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.194 |    9.790 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.403 |    9.999 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.657 |   10.253 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.124 |   10.720 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.471 |   11.067 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.813 |   11.409 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.141 |   11.737 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.264 |   11.860 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.483 |   12.079 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.728 |   12.324 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.187 |   12.783 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.529 |   13.125 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.871 |   13.466 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.189 |   13.785 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.458 |   14.053 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.151 |  10.609 |   14.205 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.127 | 0.134 |  10.743 |   14.338 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.333 |  11.076 |   14.672 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  11.405 |   15.000 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  11.496 |   15.092 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.087 | 0.084 |  11.580 |   15.176 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.148 | 0.073 |  11.653 |   15.249 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.764 |   15.360 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  12.096 |   15.692 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  12.440 |   16.036 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.126 | 0.334 |  12.774 |   16.370 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.934 |   16.529 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  13.006 |   16.602 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.246 |  13.253 |   16.848 | 
     | U12_ALU/div_29/U97                       | S0 v -> Y v  | MXI2X1M     | 0.165 | 0.263 |  13.516 |   17.111 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | A v -> CO v  | ADDFX2M     | 0.128 | 0.476 |  13.991 |   17.587 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M     | 0.130 | 0.337 |  14.328 |   17.924 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M     | 0.136 | 0.347 |  14.675 |   18.271 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M     | 0.128 | 0.337 |  15.012 |   18.608 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |  15.354 |   18.950 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M     | 0.138 | 0.351 |  15.705 |   19.300 | 
     | U12_ALU/U244                             | A v -> Y ^   | CLKINVX2M   | 0.078 | 0.081 |  15.785 |   19.381 | 
     | U12_ALU/U242                             | A0 ^ -> Y v  | OAI211X2M   | 0.136 | 0.122 |  15.907 |   19.503 | 
     | U12_ALU/U243                             | A v -> Y ^   | CLKINVX2M   | 0.083 | 0.084 |  15.991 |   19.587 | 
     | U12_ALU/U235                             | A ^ -> Y v   | CLKNAND2X2M | 0.086 | 0.080 |  16.071 |   19.667 | 
     | U12_ALU/U17                              | B1 v -> Y v  | AO22X1M     | 0.116 | 0.413 |  16.484 |   20.080 | 
     | U12_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M   | 0.116 | 0.000 |  16.484 |   20.080 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.596 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -3.570 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -3.545 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -3.329 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -3.143 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -3.143 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -3.079 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -2.958 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -2.909 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -2.907 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                 14.061
= Slack Time                    6.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    6.004 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    6.029 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    6.055 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    6.271 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    6.417 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    6.492 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |    6.560 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    6.624 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    6.684 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |    7.285 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |    7.780 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |    8.000 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |    8.161 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |    8.342 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |    8.513 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |    8.591 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |    8.654 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |    8.797 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |    9.262 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |    9.461 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.698 |    9.702 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.203 |   10.207 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.461 |   10.464 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.558 |   10.562 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.720 |   10.723 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.974 |   10.977 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.438 |   11.441 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.779 |   11.783 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.113 |   12.116 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.194 |   12.198 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.403 |   12.406 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.657 |   12.661 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.124 |   13.128 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.471 |   13.475 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.813 |   13.817 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.141 |   14.145 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.264 |   14.268 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.483 |   14.487 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.728 |   14.732 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.187 |   15.191 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.529 |   15.533 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.871 |   15.874 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.189 |   16.193 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.458 |   16.461 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.244 | 0.151 |  10.609 |   16.613 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.127 | 0.134 |  10.743 |   16.746 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.128 | 0.333 |  11.076 |   17.079 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.125 | 0.329 |  11.405 |   17.408 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.097 | 0.092 |  11.496 |   17.500 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.087 | 0.084 |  11.580 |   17.584 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.148 | 0.073 |  11.653 |   17.657 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.109 | 0.111 |  11.764 |   17.768 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.332 |  12.096 |   18.099 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.134 | 0.344 |  12.440 |   18.444 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.126 | 0.334 |  12.774 |   18.777 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.058 | 0.160 |  12.934 |   18.937 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.093 | 0.073 |  13.006 |   19.010 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.369 | 0.246 |  13.253 |   19.256 | 
     | U12_ALU/U193                             | A0N v -> Y v | OAI2BB1XLM  | 0.215 | 0.354 |  13.607 |   19.610 | 
     | U12_ALU/U136                             | B v -> Y ^   | NOR4BX1M    | 0.397 | 0.301 |  13.908 |   19.911 | 
     | U12_ALU/U16                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.191 | 0.153 |  14.061 |   20.064 | 
     | U12_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M   | 0.191 | 0.000 |  14.061 |   20.064 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -6.004 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -5.978 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -5.952 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -5.737 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -5.550 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -5.550 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -5.487 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -5.366 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -5.316 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -5.315 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                 11.383
= Slack Time                    8.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    8.683 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    8.708 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |    8.734 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |    8.950 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |    9.097 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |    9.171 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |    9.240 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |    9.304 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |    9.363 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |    9.965 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |   10.459 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |   10.680 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |   10.840 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |   11.022 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |   11.192 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |   11.270 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |   11.334 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |   11.477 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |   11.942 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |   12.141 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.698 |   12.381 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.203 |   12.886 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.461 |   13.144 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.558 |   13.242 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.720 |   13.403 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.974 |   13.657 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.437 |   14.121 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.779 |   14.462 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.113 |   14.796 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.194 |   14.877 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.403 |   15.086 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.657 |   15.340 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.124 |   15.808 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.471 |   16.154 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.813 |   16.496 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.141 |   16.824 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.264 |   16.947 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.483 |   17.166 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.245 |   8.728 |   17.411 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.187 |   17.870 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |   9.529 |   18.212 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   9.870 |   18.554 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.189 |   18.873 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.204 | 0.268 |  10.458 |   19.141 | 
     | U12_ALU/U27                              | B0 v -> Y ^  | AOI222X1M   | 0.519 | 0.410 |  10.867 |   19.550 | 
     | U12_ALU/U141                             | D ^ -> Y ^   | AND4XLM     | 0.233 | 0.390 |  11.257 |   19.940 | 
     | U12_ALU/U15                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.181 | 0.126 |  11.383 |   20.066 | 
     | U12_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.181 | 0.000 |  11.383 |   20.066 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.683 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -8.658 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   -8.632 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |   -8.416 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |   -8.230 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |   -8.230 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |   -8.166 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |   -8.046 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -7.996 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -7.995 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.073
- Arrival Time                  9.398
= Slack Time                   10.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   10.675 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   10.700 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   10.726 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   10.942 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   11.089 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   11.163 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   11.231 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   11.296 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   11.355 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |   11.957 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |   12.451 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |   12.672 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |   12.832 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |   13.014 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |   13.184 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |   13.262 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |   13.326 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |   13.468 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |   13.934 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |   14.133 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.698 |   14.373 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.203 |   14.878 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.461 |   15.136 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.558 |   15.233 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.720 |   15.395 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.974 |   15.649 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.437 |   16.112 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.779 |   16.454 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.113 |   16.788 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.194 |   16.869 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.403 |   17.078 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.254 |   6.657 |   17.332 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.135 | 0.467 |   7.124 |   17.799 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.135 | 0.347 |   7.471 |   18.146 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   7.813 |   18.488 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.141 |   18.816 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.156 | 0.123 |   8.264 |   18.939 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.290 | 0.219 |   8.483 |   19.158 | 
     | U12_ALU/U25                              | B0 v -> Y ^  | AOI222X1M   | 0.520 | 0.426 |   8.909 |   19.584 | 
     | U12_ALU/U149                             | D ^ -> Y ^   | AND4XLM     | 0.225 | 0.385 |   9.294 |   19.968 | 
     | U12_ALU/U148                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.150 | 0.104 |   9.398 |   20.073 | 
     | U12_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.150 | 0.000 |   9.398 |   20.073 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.675 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -10.650 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -10.624 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -10.408 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -10.222 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -10.222 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -10.158 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -10.038 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |   -9.988 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |   -9.987 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  8.494
= Slack Time                   11.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.588 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.614 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   11.640 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   11.856 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.002 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.077 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.143 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.208 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.272 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   13.089 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.423 | 0.392 |   1.893 |   13.482 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   2.110 |   13.699 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.276 |   13.865 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.830 |   14.419 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.388 |   14.977 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.944 |   15.532 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.498 |   16.087 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.059 |   16.648 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.649 |   17.238 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   17.561 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.054 |   17.642 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.448 |   18.037 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.082 | 0.225 |   6.673 |   18.262 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.151 | 0.414 |   7.088 |   18.676 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   7.365 |   18.954 | 
     | U12_ALU/mult_24/FS_1/U24         | A1 ^ -> Y v  | OAI21X1M   | 0.108 | 0.132 |   7.497 |   19.086 | 
     | U12_ALU/mult_24/FS_1/U4          | B0 v -> Y ^  | OAI2BB1XLM | 0.125 | 0.106 |   7.604 |   19.192 | 
     | U12_ALU/mult_24/FS_1/U11         | B ^ -> Y v   | CLKXOR2X2M | 0.099 | 0.313 |   7.916 |   19.505 | 
     | U12_ALU/U145                     | B0 v -> Y ^  | AOI221XLM  | 0.678 | 0.506 |   8.422 |   20.011 | 
     | U12_ALU/U144                     | A ^ -> Y v   | INVX2M     | 0.110 | 0.072 |   8.494 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.110 | 0.000 |   8.494 |   20.082 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.589 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.563 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -11.537 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -11.321 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.135 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.135 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.072 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -10.951 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -10.901 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -10.899 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  8.215
= Slack Time                   11.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.867 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.892 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   11.918 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.134 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.281 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.355 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.421 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.486 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.550 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   13.367 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.423 | 0.392 |   1.893 |   13.760 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   2.110 |   13.977 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.276 |   14.143 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.830 |   14.697 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.388 |   15.255 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.944 |   15.811 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.498 |   16.365 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.059 |   16.926 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.649 |   17.516 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   17.840 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.054 |   17.920 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.448 |   18.315 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.082 | 0.225 |   6.673 |   18.540 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.151 | 0.414 |   7.088 |   18.954 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.374 | 0.278 |   7.365 |   19.232 | 
     | U12_ALU/mult_24/FS_1/U25         | C ^ -> Y v   | XOR3XLM    | 0.155 | 0.256 |   7.621 |   19.488 | 
     | U12_ALU/U153                     | B0 v -> Y ^  | AOI221XLM  | 0.683 | 0.522 |   8.143 |   20.009 | 
     | U12_ALU/U152                     | A ^ -> Y v   | INVX2M     | 0.111 | 0.072 |   8.215 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.111 | 0.000 |   8.215 |   20.082 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.867 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.841 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -11.816 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -11.600 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.414 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.414 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.350 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.229 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.180 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.177 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.080
- Arrival Time                  7.816
= Slack Time                   12.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.264 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.290 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   12.315 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.531 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   12.678 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   12.753 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   12.819 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   12.884 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   12.948 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   13.765 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.423 | 0.392 |   1.893 |   14.157 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   2.110 |   14.374 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.276 |   14.540 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.830 |   15.094 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.388 |   15.653 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.944 |   16.208 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.498 |   16.762 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.059 |   17.323 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.649 |   17.913 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   18.237 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.053 |   18.318 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.448 |   18.712 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.082 | 0.225 |   6.673 |   18.937 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.151 | 0.414 |   7.088 |   19.352 | 
     | U12_ALU/mult_24/FS_1/U26         | A v -> Y v   | XNOR2X1M   | 0.113 | 0.158 |   7.245 |   19.509 | 
     | U12_ALU/U163                     | B0 v -> Y ^  | AOI221XLM  | 0.637 | 0.486 |   7.731 |   19.995 | 
     | U12_ALU/U162                     | A ^ -> Y v   | INVX2M     | 0.117 | 0.085 |   7.816 |   20.080 | 
     | U12_ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.117 | 0.000 |   7.816 |   20.080 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.264 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.239 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.213 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -11.997 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -11.811 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -11.811 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -11.748 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.627 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.577 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.575 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  7.464
= Slack Time                   12.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.618 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.643 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   12.669 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   12.885 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.032 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.106 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.172 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.237 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.302 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   14.119 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.423 | 0.392 |   1.893 |   14.511 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.217 |   2.110 |   14.728 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.166 |   2.276 |   14.894 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.554 |   2.830 |   15.448 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.388 |   16.006 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.944 |   16.562 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.554 |   4.498 |   17.116 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.561 |   5.059 |   17.677 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.649 |   18.267 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   18.591 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   6.053 |   18.671 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.145 | 0.395 |   6.448 |   19.066 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.082 | 0.225 |   6.673 |   19.291 | 
     | U12_ALU/mult_24/FS_1/U30         | B v -> Y v   | CLKXOR2X2M | 0.101 | 0.234 |   6.907 |   19.525 | 
     | U12_ALU/U161                     | B0 v -> Y ^  | AOI221XLM  | 0.627 | 0.478 |   7.385 |   20.003 | 
     | U12_ALU/U160                     | A ^ -> Y v   | INVX2M     | 0.111 | 0.078 |   7.464 |   20.081 | 
     | U12_ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.111 | 0.000 |   7.464 |   20.081 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.618 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.593 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.567 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.351 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.165 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.165 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.101 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -11.981 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -11.931 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -11.929 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  7.308
= Slack Time                   12.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   12.762 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   12.787 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   12.813 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   13.029 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   13.175 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   13.250 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   13.318 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   13.382 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   13.442 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |   14.043 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |   14.538 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |   14.758 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |   14.919 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |   15.100 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |   15.271 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |   15.349 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |   15.412 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |   15.555 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |   16.020 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |   16.219 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.119 | 0.240 |   3.698 |   16.460 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.146 | 0.505 |   4.203 |   16.965 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.133 | 0.258 |   4.461 |   17.222 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.101 | 0.098 |   4.558 |   17.320 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.231 | 0.161 |   4.720 |   17.481 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.254 |   4.974 |   17.735 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.464 |   5.438 |   18.199 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.342 |   5.779 |   18.541 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.127 | 0.333 |   6.113 |   18.874 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.075 | 0.081 |   6.194 |   18.956 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.312 | 0.209 |   6.403 |   19.164 | 
     | U12_ALU/U28                              | B0 v -> Y ^  | AOI222X1M   | 0.516 | 0.429 |   6.831 |   19.593 | 
     | U12_ALU/U157                             | D ^ -> Y ^   | AND4XLM     | 0.197 | 0.365 |   7.196 |   19.958 | 
     | U12_ALU/U156                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.166 | 0.112 |   7.308 |   20.069 | 
     | U12_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M   | 0.166 | 0.000 |   7.308 |   20.069 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.762 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.736 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.710 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.495 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.308 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.308 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.245 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.124 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.074 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -12.073 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.084
- Arrival Time                  7.117
= Slack Time                   12.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   12.967 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.992 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.018 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.234 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.381 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.455 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.521 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.586 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.651 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   14.468 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.423 | 0.392 |   1.893 |   14.860 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   2.110 |   15.077 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.276 |   15.243 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.830 |   15.797 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.388 |   16.355 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.944 |   16.911 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.498 |   17.465 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.059 |   18.026 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.590 |   5.649 |   18.616 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   18.940 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v  | NAND2X2M   | 0.078 | 0.081 |   6.053 |   19.020 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v | OA21X1M    | 0.145 | 0.395 |   6.448 |   19.415 | 
     | U12_ALU/mult_24/FS_1/U20         | A v -> Y v  | XNOR2X1M   | 0.104 | 0.149 |   6.597 |   19.564 | 
     | U12_ALU/U171                     | B0 v -> Y ^ | AOI221XLM  | 0.572 | 0.447 |   7.045 |   20.012 | 
     | U12_ALU/U170                     | A ^ -> Y v  | INVX2M     | 0.101 | 0.072 |   7.117 |   20.084 | 
     | U12_ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.101 | 0.000 |   7.117 |   20.084 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.967 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.942 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -12.916 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.700 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.514 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.514 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.450 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.330 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.280 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.278 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  6.927
= Slack Time                   13.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.155 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.180 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.206 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.422 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.569 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.643 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.710 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   13.775 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   13.839 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   14.656 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.423 | 0.392 |   1.893 |   15.048 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   2.110 |   15.265 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.276 |   15.431 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.830 |   15.985 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.388 |   16.544 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.944 |   17.099 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.498 |   17.653 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.059 |   18.214 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> CO ^ | ADDFX2M    | 0.136 | 0.576 |   5.635 |   18.790 | 
     | U12_ALU/mult_24/U40              | A ^ -> Y v  | CLKXOR2X2M | 0.129 | 0.255 |   5.890 |   19.045 | 
     | U12_ALU/mult_24/FS_1/U6          | B v -> Y ^  | NOR2X2M    | 0.154 | 0.138 |   6.028 |   19.183 | 
     | U12_ALU/mult_24/FS_1/U23         | AN ^ -> Y ^ | NAND2BX1M  | 0.115 | 0.156 |   6.184 |   19.339 | 
     | U12_ALU/mult_24/FS_1/U22         | A ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.205 |   6.389 |   19.544 | 
     | U12_ALU/U169                     | B0 v -> Y ^ | AOI221XLM  | 0.613 | 0.465 |   6.854 |   20.009 | 
     | U12_ALU/U168                     | A ^ -> Y v  | INVX2M     | 0.106 | 0.073 |   6.927 |   20.082 | 
     | U12_ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   6.927 |   20.082 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.155 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.130 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.104 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -12.888 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.702 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.702 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.638 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.518 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.468 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.466 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  6.703
= Slack Time                   13.381
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.381 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.406 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.432 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.648 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.795 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.869 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   13.935 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   14.000 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   14.064 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   14.881 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.423 | 0.392 |   1.893 |   15.274 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.217 |   2.110 |   15.491 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.166 |   2.276 |   15.657 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.554 |   2.830 |   16.211 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.388 |   16.769 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.944 |   17.325 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.498 |   17.879 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.561 |   5.059 |   18.440 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.590 |   5.649 |   19.030 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.973 |   19.353 | 
     | U12_ALU/mult_24/FS_1/U13         | A ^ -> Y v  | CLKXOR2X2M | 0.082 | 0.211 |   6.184 |   19.565 | 
     | U12_ALU/U188                     | B0 v -> Y ^ | AOI221XLM  | 0.577 | 0.445 |   6.629 |   20.009 | 
     | U12_ALU/U187                     | A ^ -> Y v  | INVX2M     | 0.103 | 0.074 |   6.703 |   20.083 | 
     | U12_ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.103 | 0.000 |   6.703 |   20.083 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.381 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.355 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.329 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.114 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -12.927 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -12.927 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.864 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.743 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.693 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.691 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  6.598
= Slack Time                   13.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.474 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.499 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.525 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   13.741 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   13.888 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   13.962 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   14.028 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   0.619 |   14.093 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   0.684 |   14.157 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.517 | 0.817 |   1.501 |   14.974 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.423 | 0.392 |   1.893 |   15.367 | 
     | U12_ALU/mult_24/U24              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.215 |   2.108 |   15.582 | 
     | U12_ALU/mult_24/U2               | A ^ -> Y ^  | AND2X2M    | 0.076 | 0.163 |   2.271 |   15.745 | 
     | U12_ALU/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.549 |   2.821 |   16.294 | 
     | U12_ALU/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.382 |   16.856 | 
     | U12_ALU/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.942 |   17.416 | 
     | U12_ALU/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.503 |   17.977 | 
     | U12_ALU/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   5.060 |   18.534 | 
     | U12_ALU/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.592 |   5.652 |   19.126 | 
     | U12_ALU/mult_24/U51              | B v -> Y v  | CLKXOR2X2M | 0.099 | 0.254 |   5.906 |   19.380 | 
     | U12_ALU/mult_24/FS_1/U10         | A v -> Y ^  | INVX2M     | 0.063 | 0.067 |   5.973 |   19.446 | 
     | U12_ALU/mult_24/FS_1/U12         | A ^ -> Y v  | INVX2M     | 0.034 | 0.041 |   6.013 |   19.487 | 
     | U12_ALU/U178                     | C0 v -> Y ^ | AOI222X1M  | 0.532 | 0.425 |   6.438 |   19.912 | 
     | U12_ALU/U176                     | A0 ^ -> Y v | OAI211X2M  | 0.157 | 0.160 |   6.598 |   20.072 | 
     | U12_ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.157 | 0.000 |   6.598 |   20.072 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.474 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.448 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.423 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.207 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.021 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.021 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -12.957 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -12.836 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -12.787 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.689 |  -12.785 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U6_CLK_DIV_TX/output_clk_reg/CK 
Endpoint:   U6_CLK_DIV_TX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[3][1] /Q (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.316
- Setup                         0.486
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.806
- Arrival Time                  6.071
= Slack Time                   13.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   13.735 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.032 |   0.032 |   13.767 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.054 | 0.053 |   0.085 |   13.820 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.051 |   0.136 |   13.871 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.169 |   13.904 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.095 |   0.264 |   13.999 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.102 |   0.366 |   14.101 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.470 |   14.205 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.572 |   14.307 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.106 |   0.678 |   14.413 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.106 |   0.784 |   14.519 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.893 |   14.628 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.037 | 0.078 |   0.971 |   14.706 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.166 | 0.217 |   1.188 |   14.923 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   1.335 |   15.070 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   1.409 |   15.144 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   1.475 |   15.210 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   1.540 |   15.275 | 
     | O_CLK1__L5_I4                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.069 |   1.610 |   15.345 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.162 | 0.521 |   2.131 |   15.866 | 
     | U11_REG_FILE/U293                | A v -> Y v  | CLKBUFX2M  | 0.105 | 0.183 |   2.314 |   16.049 | 
     | U6_CLK_DIV_TX/U73                | A v -> Y v  | CLKBUFX2M  | 0.113 | 0.172 |   2.486 |   16.221 | 
     | U6_CLK_DIV_TX/U21                | B v -> Y v  | OR2X2M     | 0.124 | 0.250 |   2.736 |   16.471 | 
     | U6_CLK_DIV_TX/U15                | A v -> Y v  | OR2X2M     | 0.125 | 0.237 |   2.973 |   16.708 | 
     | U6_CLK_DIV_TX/U14                | A v -> Y v  | OR2X2M     | 0.088 | 0.206 |   3.179 |   16.914 | 
     | U6_CLK_DIV_TX/U13                | A v -> Y v  | OR2X2M     | 0.117 | 0.222 |   3.401 |   17.136 | 
     | U6_CLK_DIV_TX/U6                 | C v -> Y ^  | NOR3X2M    | 0.478 | 0.349 |   3.750 |   17.486 | 
     | U6_CLK_DIV_TX/U29                | AN ^ -> Y ^ | NAND2BX1M  | 0.124 | 0.198 |   3.949 |   17.684 | 
     | U6_CLK_DIV_TX/U49                | B ^ -> Y v  | CLKXOR2X2M | 0.128 | 0.338 |   4.287 |   18.022 | 
     | U6_CLK_DIV_TX/U3                 | D v -> Y ^  | NOR4X1M    | 0.543 | 0.423 |   4.709 |   18.444 | 
     | U6_CLK_DIV_TX/U8                 | D ^ -> Y v  | NAND4X2M   | 0.267 | 0.255 |   4.964 |   18.699 | 
     | U6_CLK_DIV_TX/U7                 | B v -> Y ^  | NOR3X2M    | 0.485 | 0.366 |   5.330 |   19.065 | 
     | U6_CLK_DIV_TX/U40                | A ^ -> Y v  | CLKINVX1M  | 0.161 | 0.140 |   5.470 |   19.206 | 
     | U6_CLK_DIV_TX/U20                | C0 v -> Y ^ | OAI211X2M  | 0.869 | 0.289 |   5.760 |   19.495 | 
     | U6_CLK_DIV_TX/U31                | A ^ -> Y v  | CLKXOR2X2M | 0.084 | 0.311 |   6.071 |   19.806 | 
     | U6_CLK_DIV_TX/output_clk_reg     | D v         | SDFFSRX2M  | 0.084 | 0.000 |   6.071 |   19.806 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.735 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -13.703 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -13.651 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.174 | 0.230 |   0.314 |  -13.421 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.174 | 0.002 |   0.316 |  -13.419 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.073
- Arrival Time                  6.140
= Slack Time                   13.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.933 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.958 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   13.984 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.200 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   14.347 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   14.421 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.557 |   14.489 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.064 |   0.621 |   14.553 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.059 |   0.680 |   14.613 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.105 | 0.391 |   1.071 |   15.004 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.065 |   1.136 |   15.069 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.416 | 0.250 |   1.386 |   15.318 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.380 | 0.339 |   1.725 |   15.657 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.203 | 0.206 |   1.931 |   15.863 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   2.095 |   16.027 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.640 |   16.573 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   3.212 |   17.144 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.776 |   17.708 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   4.344 |   18.277 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.908 |   18.840 | 
     | U12_ALU/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.142 | 0.572 |   5.479 |   19.412 | 
     | U12_ALU/mult_24/FS_1/U19         | A v -> Y v  | BUFX2M     | 0.052 | 0.156 |   5.635 |   19.568 | 
     | U12_ALU/U71                      | B0 v -> Y ^ | AOI22X1M   | 0.226 | 0.182 |   5.818 |   19.750 | 
     | U12_ALU/U184                     | B ^ -> Y ^  | AND4X2M    | 0.124 | 0.234 |   6.052 |   19.985 | 
     | U12_ALU/U183                     | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.088 |   6.140 |   20.073 | 
     | U12_ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.140 |   20.073 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.933 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.907 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -13.881 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -13.666 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.479 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.479 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.416 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.295 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.245 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -13.244 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.071
- Arrival Time                  5.781
= Slack Time                   14.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.290 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.315 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.341 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.557 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   14.704 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   14.778 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.557 |   14.846 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.064 |   0.621 |   14.911 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.066 | 0.059 |   0.680 |   14.970 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.105 | 0.391 |   1.071 |   15.361 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.056 | 0.065 |   1.136 |   15.426 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.416 | 0.250 |   1.386 |   15.676 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.380 | 0.339 |   1.725 |   16.015 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.203 | 0.206 |   1.931 |   16.221 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.080 | 0.164 |   2.095 |   16.384 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.640 |   16.930 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.133 | 0.571 |   3.211 |   17.501 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.564 |   3.776 |   18.066 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   4.344 |   18.634 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.139 | 0.569 |   4.914 |   19.204 | 
     | U12_ALU/mult_24/FS_1/U18         | A v -> Y v  | BUFX2M     | 0.057 | 0.160 |   5.073 |   19.363 | 
     | U12_ALU/U70                      | A0 v -> Y ^ | AOI222X1M  | 0.430 | 0.225 |   5.298 |   19.588 | 
     | U12_ALU/U180                     | B ^ -> Y ^  | AND4XLM    | 0.210 | 0.376 |   5.674 |   19.964 | 
     | U12_ALU/U179                     | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.108 |   5.781 |   20.071 | 
     | U12_ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.158 | 0.000 |   5.781 |   20.071 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.290 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.265 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -14.239 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -14.023 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -13.837 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -13.837 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.773 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.653 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.603 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.689 |  -13.601 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U8_CLK_DIV_RX/output_clk_reg/CK 
Endpoint:   U8_CLK_DIV_RX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[2][6] /Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.318
- Setup                         0.487
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.806
- Arrival Time                  5.499
= Slack Time                   14.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   14.308 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.032 |   0.032 |   14.339 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.054 | 0.053 |   0.085 |   14.392 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.051 |   0.136 |   14.443 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.169 |   14.477 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.095 |   0.264 |   14.571 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.102 |   0.366 |   14.673 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.104 |   0.470 |   14.777 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.572 |   14.880 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.106 |   0.678 |   14.986 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.106 |   0.784 |   15.092 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.893 |   15.201 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.037 | 0.078 |   0.971 |   15.278 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.166 | 0.217 |   1.188 |   15.496 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   1.335 |   15.642 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   1.409 |   15.717 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   1.475 |   15.783 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.065 |   1.540 |   15.848 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.064 |   1.605 |   15.912 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^ -> Q ^ | SDFFSRX1M  | 1.069 | 1.118 |   2.722 |   17.030 | 
     | U7_PRE_MUX/U7                    | B ^ -> Y v  | NAND4BX1M  | 0.441 | 0.390 |   3.112 |   17.420 | 
     | U7_PRE_MUX/U6                    | A v -> Y ^  | NOR3X2M    | 0.947 | 0.644 |   3.756 |   18.064 | 
     | U8_CLK_DIV_RX/U17                | A0 ^ -> Y v | OAI21X2M   | 0.226 | 0.208 |   3.965 |   18.272 | 
     | U8_CLK_DIV_RX/U16                | B v -> Y v  | CLKXOR2X2M | 0.124 | 0.295 |   4.259 |   18.567 | 
     | U8_CLK_DIV_RX/U29                | A v -> Y ^  | NOR2X2M    | 0.171 | 0.136 |   4.396 |   18.703 | 
     | U8_CLK_DIV_RX/U27                | C ^ -> Y v  | NAND4X2M   | 0.251 | 0.206 |   4.601 |   18.909 | 
     | U8_CLK_DIV_RX/U15                | B v -> Y ^  | NOR3X2M    | 0.386 | 0.306 |   4.907 |   19.215 | 
     | U8_CLK_DIV_RX/U13                | A ^ -> Y v  | INVX2M     | 0.104 | 0.097 |   5.004 |   19.312 | 
     | U8_CLK_DIV_RX/U14                | B0 v -> Y ^ | OAI211X2M  | 0.660 | 0.194 |   5.198 |   19.506 | 
     | U8_CLK_DIV_RX/U26                | A ^ -> Y v  | CLKXOR2X2M | 0.090 | 0.300 |   5.499 |   19.806 | 
     | U8_CLK_DIV_RX/output_clk_reg     | D v         | SDFFSRX2M  | 0.090 | 0.000 |   5.499 |   19.806 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.308 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -14.276 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -14.223 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.174 | 0.230 |   0.314 |  -13.993 | 
     | U8_CLK_DIV_RX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.174 | 0.004 |   0.318 |  -13.990 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][4] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.581
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   14.486 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   14.511 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.023 | 0.026 |   0.051 |   14.537 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.167 | 0.216 |   0.267 |   14.753 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.101 | 0.147 |   0.414 |   14.900 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.068 | 0.074 |   0.488 |   14.974 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.556 |   15.042 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.064 |   0.621 |   15.107 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.066 | 0.059 |   0.680 |   15.166 | 
     | U11_REG_FILE/\REG_FILE_reg[1][4]         | CK ^ -> Q v  | SDFFRQX2M   | 0.261 | 0.602 |   1.282 |   15.768 | 
     | U12_ALU/U107                             | A v -> Y ^   | INVX2M      | 0.751 | 0.494 |   1.776 |   16.262 | 
     | U12_ALU/div_29/U30                       | A ^ -> Y ^   | AND2X2M     | 0.079 | 0.221 |   1.997 |   16.482 | 
     | U12_ALU/div_29/U31                       | B ^ -> Y ^   | AND2X2M     | 0.119 | 0.161 |   2.157 |   16.643 | 
     | U12_ALU/div_29/U36                       | A ^ -> Y ^   | AND2X2M     | 0.147 | 0.182 |   2.339 |   16.825 | 
     | U12_ALU/div_29/U35                       | A ^ -> Y ^   | AND2X2M     | 0.108 | 0.171 |   2.509 |   16.995 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.072 | 0.078 |   2.587 |   17.073 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.064 |   2.651 |   17.137 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.182 | 0.143 |   2.793 |   17.279 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.117 | 0.465 |   3.259 |   17.744 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.199 |   3.458 |   17.944 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y v  | MX2X2M      | 0.107 | 0.199 |   3.656 |   18.142 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M     | 0.134 | 0.466 |   4.123 |   18.608 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M     | 0.123 | 0.327 |   4.450 |   18.936 | 
     | U12_ALU/div_29/U90                       | A v -> Y ^   | CLKNAND2X2M | 0.072 | 0.075 |   4.525 |   19.011 | 
     | U12_ALU/div_29/U91                       | A ^ -> Y v   | CLKINVX2M   | 0.245 | 0.169 |   4.694 |   19.180 | 
     | U12_ALU/U35                              | B0 v -> Y ^  | AOI222X1M   | 0.485 | 0.398 |   5.092 |   19.578 | 
     | U12_ALU/U165                             | D ^ -> Y ^   | AND4XLM     | 0.203 | 0.369 |   5.461 |   19.947 | 
     | U12_ALU/U164                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.178 | 0.120 |   5.581 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M   | 0.178 | 0.000 |   5.581 |   20.067 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.486 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.461 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.023 | 0.026 |   0.051 |  -14.435 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.167 | 0.216 |   0.267 |  -14.219 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.186 |   0.453 |  -14.033 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.453 |  -14.033 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.517 |  -13.969 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.121 |   0.637 |  -13.849 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.050 |   0.687 |  -13.799 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.688 |  -13.797 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[3] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[3] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  5.417
= Slack Time                   14.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.664 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.689 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.715 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.931 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.078 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.152 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.218 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.286 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.344 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.885 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.187 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.488 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.722 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.820 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   16.937 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.208 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.418 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.669 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.020 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.200 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.541 | 
     | U11_REG_FILE/U265                  | S0 v -> Y v | MX4XLM     | 0.264 | 0.654 |   4.531 |   19.195 | 
     | U11_REG_FILE/U264                  | A v -> Y v  | MX4XLM     | 0.272 | 0.517 |   5.048 |   19.712 | 
     | U11_REG_FILE/U263                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.370 |   5.417 |   20.081 | 
     | U11_REG_FILE/\Rd_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.417 |   20.081 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.664 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.639 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.613 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.397 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.250 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.176 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.107 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.043 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -13.985 | 
     | U11_REG_FILE/\Rd_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -13.978 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[2] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[2] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  5.399
= Slack Time                   14.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.679 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.705 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.731 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.946 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.093 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.168 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.234 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.301 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.360 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.901 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.203 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.503 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.738 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.836 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   16.953 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.224 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.433 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.685 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.036 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.215 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.557 | 
     | U11_REG_FILE/U27                   | S0 v -> Y v | MX4XLM     | 0.283 | 0.672 |   4.549 |   19.229 | 
     | U11_REG_FILE/U261                  | A v -> Y v  | MX4XLM     | 0.225 | 0.479 |   5.028 |   19.708 | 
     | U11_REG_FILE/U260                  | A0 v -> Y v | AO22X1M    | 0.122 | 0.371 |   5.399 |   20.079 | 
     | U11_REG_FILE/\Rd_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.399 |   20.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.680 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.654 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.628 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.413 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.266 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.191 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.123 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.059 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.001 | 
     | U11_REG_FILE/\Rd_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -13.994 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[1] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[1] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.082
- Arrival Time                  5.394
= Slack Time                   14.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.687 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.713 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.738 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   14.954 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.101 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.176 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.242 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.309 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.368 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.909 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.211 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.511 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.746 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.844 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   16.961 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.232 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.441 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.693 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.044 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.223 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.565 | 
     | U11_REG_FILE/U32                   | S0 v -> Y v | MX4XLM     | 0.300 | 0.687 |   4.565 |   19.252 | 
     | U11_REG_FILE/U257                  | A v -> Y v  | MX4XLM     | 0.215 | 0.474 |   5.039 |   19.726 | 
     | U11_REG_FILE/U256                  | A0 v -> Y v | AO22X1M    | 0.111 | 0.356 |   5.394 |   20.082 | 
     | U11_REG_FILE/\Rd_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.394 |   20.082 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.687 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.662 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.636 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.420 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.273 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.199 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.131 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.067 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.009 | 
     | U11_REG_FILE/\Rd_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.065 | 0.008 |   0.687 |  -14.001 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[7] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[7] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.684
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.076
- Arrival Time                  5.330
= Slack Time                   14.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.746 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.772 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.797 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.013 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.160 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.235 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.301 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.368 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.427 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.968 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.269 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.570 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.805 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.903 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.020 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.290 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.500 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.752 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.103 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.282 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.624 | 
     | U11_REG_FILE/U278                  | S0 v -> Y v | MX4X1M     | 0.173 | 0.555 |   4.433 |   19.179 | 
     | U11_REG_FILE/U277                  | B v -> Y v  | MX4XLM     | 0.274 | 0.509 |   4.942 |   19.688 | 
     | U11_REG_FILE/U276                  | A0 v -> Y v | AO22X1M    | 0.125 | 0.388 |   5.330 |   20.076 | 
     | U11_REG_FILE/\Rd_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.125 | 0.000 |   5.330 |   20.076 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.721 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.695 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.479 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.332 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.258 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.190 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.126 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.068 | 
     | U11_REG_FILE/\Rd_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.065 | 0.005 |   0.684 |  -14.062 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[5] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[5] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.685
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  5.321
= Slack Time                   14.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.757 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.782 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.808 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.024 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.171 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.245 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.312 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.379 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.437 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.978 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.280 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.581 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.816 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.914 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.030 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.301 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.511 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.763 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.113 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.293 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.635 | 
     | U11_REG_FILE/U246                  | S0 v -> Y v | MX4X1M     | 0.233 | 0.614 |   4.491 |   19.249 | 
     | U11_REG_FILE/U271                  | C v -> Y v  | MX4XLM     | 0.198 | 0.466 |   4.957 |   19.714 | 
     | U11_REG_FILE/U270                  | A0 v -> Y v | AO22X1M    | 0.122 | 0.363 |   5.321 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.321 |   20.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.757 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.732 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.706 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.490 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.343 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.269 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.201 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.137 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.079 | 
     | U11_REG_FILE/\Rd_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.685 |  -14.072 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[0] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[0] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  5.319
= Slack Time                   14.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.759 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.785 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.811 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.026 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.173 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.248 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.314 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.381 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.440 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   15.981 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.283 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.583 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.818 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.916 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.033 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.304 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.513 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.765 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.116 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.295 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.637 | 
     | U11_REG_FILE/U26                   | S0 v -> Y v | MX4XLM     | 0.225 | 0.614 |   4.491 |   19.251 | 
     | U11_REG_FILE/U282                  | A v -> Y v  | MX4XLM     | 0.215 | 0.451 |   4.942 |   19.702 | 
     | U11_REG_FILE/U281                  | A0 v -> Y v | AO22X1M    | 0.130 | 0.377 |   5.319 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.130 | 0.000 |   5.319 |   20.078 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.760 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.734 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.708 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.492 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.346 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.271 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.203 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.139 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.081 | 
     | U11_REG_FILE/\Rd_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.687 |  -14.072 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[4] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[4] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.686
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  5.297
= Slack Time                   14.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.783 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.809 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.834 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.050 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.197 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.272 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.338 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.405 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.464 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.005 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.306 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.607 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.842 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.940 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.057 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.327 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.537 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.789 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.140 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.319 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.661 | 
     | U11_REG_FILE/U245                  | S0 v -> Y v | MX4X1M     | 0.197 | 0.583 |   4.460 |   19.244 | 
     | U11_REG_FILE/U268                  | C v -> Y v  | MX4XLM     | 0.221 | 0.478 |   4.938 |   19.721 | 
     | U11_REG_FILE/U267                  | A0 v -> Y v | AO22X1M    | 0.112 | 0.359 |   5.297 |   20.081 | 
     | U11_REG_FILE/\Rd_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.297 |   20.081 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.783 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.758 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.732 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.516 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.369 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.295 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.227 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.163 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.105 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.686 |  -14.098 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[6] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[6] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.685
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  5.273
= Slack Time                   14.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.806 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.831 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.023 | 0.026 |   0.051 |   14.857 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.073 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.219 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.294 | 
     | O_CLK1__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.360 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.428 | 
     | O_CLK1__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.486 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.027 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^  | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.329 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v  | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.629 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^  | NAND2X2M   | 0.235 | 0.235 |   2.059 |   16.864 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v  | NOR3X2M    | 0.088 | 0.098 |   2.156 |   16.962 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^  | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.079 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.350 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.191 | 0.210 |   2.754 |   17.559 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.333 | 0.252 |   3.005 |   17.811 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.253 | 0.351 |   3.356 |   18.162 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.186 | 0.180 |   3.536 |   18.341 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.507 | 0.342 |   3.878 |   18.683 | 
     | U11_REG_FILE/U247                  | S0 v -> Y v | MX4X1M     | 0.192 | 0.576 |   4.453 |   19.259 | 
     | U11_REG_FILE/U274                  | C v -> Y v  | MX4XLM     | 0.205 | 0.460 |   4.913 |   19.719 | 
     | U11_REG_FILE/U273                  | A0 v -> Y v | AO22X1M    | 0.117 | 0.360 |   5.273 |   20.078 | 
     | U11_REG_FILE/\Rd_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.273 |   20.079 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.806 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.780 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -14.754 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.539 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.392 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.317 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.249 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.185 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.058 |   0.679 |  -14.127 | 
     | U11_REG_FILE/\Rd_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.685 |  -14.121 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.517
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.972
- Arrival Time                  4.851
= Slack Time                   15.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.121 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.146 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.172 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.388 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.535 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.609 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.675 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.743 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.801 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.342 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.644 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.945 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.179 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.277 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.394 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.665 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   17.971 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.168 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.796 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.064 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.322 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.368 | 0.278 |   4.479 |   19.600 | 
     | U11_REG_FILE/U213                  | A1N v -> Y v | OAI2BB2X1M | 0.227 | 0.372 |   4.851 |   19.971 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2]   | D v          | SDFFSRX1M  | 0.227 | 0.000 |   4.851 |   19.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.121 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.095 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.069 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.854 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.707 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.632 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.566 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.501 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.437 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.432 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.684
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  4.927
= Slack Time                   15.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.129 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.154 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.180 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.396 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.543 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.617 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.683 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.751 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.809 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.350 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.652 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.953 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.188 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.285 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.402 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.673 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   17.979 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.258 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.526 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.656 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   18.952 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.288 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.662 | 
     | U11_REG_FILE/U170                  | A1N v -> Y v | OAI2BB2X1M | 0.226 | 0.393 |   4.926 |   20.055 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6]   | D v          | SDFFRQX2M  | 0.226 | 0.000 |   4.927 |   20.056 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.129 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.104 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.078 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.862 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.715 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.641 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.573 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.508 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.449 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | CK ^       | SDFFRQX2M  | 0.066 | 0.004 |   0.684 |  -14.445 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.514
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.975
- Arrival Time                  4.841
= Slack Time                   15.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.134 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.159 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.185 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.401 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.548 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.622 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.688 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.756 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.814 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.355 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.657 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.958 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.192 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.290 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.407 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.678 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   17.984 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.181 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.810 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.077 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.335 | 
     | U11_REG_FILE/U93                   | A ^ -> Y v   | NAND2X2M   | 0.368 | 0.278 |   4.479 |   19.613 | 
     | U11_REG_FILE/U214                  | A1N v -> Y v | OAI2BB2X1M | 0.212 | 0.362 |   4.841 |   19.975 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3]   | D v          | SDFFSRX1M  | 0.212 | 0.000 |   4.841 |   19.975 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.134 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.108 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.083 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.867 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.720 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.645 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.579 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.514 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.450 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.445 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.518
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.970
- Arrival Time                  4.833
= Slack Time                   15.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.138 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.163 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.189 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.405 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.552 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.626 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.692 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.760 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.818 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.359 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.661 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.962 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.196 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.294 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.411 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.682 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   17.988 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.186 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.814 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.081 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.186 |   19.324 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.370 | 0.271 |   4.457 |   19.595 | 
     | U11_REG_FILE/U210                  | A1N v -> Y v | OAI2BB2X1M | 0.231 | 0.375 |   4.832 |   19.970 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6]   | D v          | SDFFSRX1M  | 0.231 | 0.000 |   4.833 |   19.970 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.138 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.112 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.087 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.871 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.724 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.649 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.583 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.518 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.454 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.516
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.973
- Arrival Time                  4.818
= Slack Time                   15.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.155 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.180 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.206 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.422 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.569 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.643 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.709 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.777 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.835 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.376 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.678 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.979 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.214 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.312 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.428 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.699 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.006 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.203 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.831 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.099 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.186 |   19.341 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.370 | 0.271 |   4.457 |   19.612 | 
     | U11_REG_FILE/U208                  | A1N v -> Y v | OAI2BB2X1M | 0.220 | 0.361 |   4.818 |   19.973 | 
     | U11_REG_FILE/\REG_FILE_reg[2][4]   | D v          | SDFFSRX1M  | 0.220 | 0.000 |   4.818 |   19.973 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.155 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.130 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.104 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.888 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.741 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.667 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.601 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.536 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.471 | 
     | U11_REG_FILE/\REG_FILE_reg[2][4] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.689 |  -14.466 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.512
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.976
- Arrival Time                  4.810
= Slack Time                   15.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.166 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.191 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.217 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.433 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.580 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.654 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.720 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.788 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.846 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.387 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.689 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.990 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.224 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.322 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.439 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.710 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.016 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.214 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.842 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.109 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.186 |   19.352 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.370 | 0.271 |   4.457 |   19.623 | 
     | U11_REG_FILE/U206                  | A1N v -> Y v | OAI2BB2X1M | 0.202 | 0.353 |   4.810 |   19.976 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2]   | D v          | SDFFSRX1M  | 0.202 | 0.000 |   4.810 |   19.976 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.166 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.141 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.115 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.899 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.752 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.677 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.611 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.546 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.482 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   0.688 |  -14.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.070
- Arrival Time                  4.902
= Slack Time                   15.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.168 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.193 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.219 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.435 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.582 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.656 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.722 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.790 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.848 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.389 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.691 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.992 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.227 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.324 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.441 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.712 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.018 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.297 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.565 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.695 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   18.991 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.327 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.701 | 
     | U11_REG_FILE/U168                  | A1N v -> Y v | OAI2BB2X1M | 0.202 | 0.369 |   4.902 |   20.070 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4]   | D v          | SDFFRQX2M  | 0.202 | 0.000 |   4.902 |   20.070 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.168 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.143 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.117 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.901 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.754 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.680 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.611 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.552 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.482 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.068 | 0.007 |   0.693 |  -14.475 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  4.899
= Slack Time                   15.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.170 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.195 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.221 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.437 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.584 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.658 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.724 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.792 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.850 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.391 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.693 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   16.994 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.228 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.326 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.443 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.714 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.020 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.298 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.567 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.697 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   18.992 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.328 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.703 | 
     | U11_REG_FILE/U169                  | A1N v -> Y v | OAI2BB2X1M | 0.198 | 0.366 |   4.899 |   20.069 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5]   | D v          | SDFFRQX2M  | 0.198 | 0.000 |   4.899 |   20.069 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.170 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.145 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.119 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.903 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.756 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.682 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.613 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.554 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.484 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5] | CK ^       | SDFFRQX2M  | 0.068 | 0.006 |   0.691 |  -14.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.683
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.051
- Arrival Time                  4.875
= Slack Time                   15.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.176 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.201 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.227 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.443 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.590 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.664 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.730 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.798 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.856 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.397 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.699 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.000 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.234 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.332 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.449 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.720 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.026 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.224 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.852 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.119 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.377 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.388 | 0.291 |   4.492 |   19.668 | 
     | U11_REG_FILE/U203                  | A1N v -> Y v | OAI2BB2X1M | 0.243 | 0.382 |   4.875 |   20.051 | 
     | U11_REG_FILE/\REG_FILE_reg[3][4]   | D v          | SDFFRQX2M  | 0.243 | 0.000 |   4.875 |   20.051 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.176 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.151 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.125 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.909 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.762 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.687 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.619 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.555 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.496 | 
     | U11_REG_FILE/\REG_FILE_reg[3][4] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.683 |  -14.493 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.696
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  4.890
= Slack Time                   15.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.189 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.214 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.240 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.456 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.603 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.677 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.743 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.811 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.869 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.410 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.712 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.013 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.247 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.345 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.462 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.733 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.039 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.317 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.586 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.716 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.011 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.347 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.722 | 
     | U11_REG_FILE/U165                  | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.356 |   4.890 |   20.078 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1]   | D v          | SDFFRQX2M  | 0.173 | 0.000 |   4.890 |   20.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.189 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.164 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.138 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.922 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.775 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.700 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.632 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.572 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.503 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.493 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  4.869
= Slack Time                   15.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.195 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.221 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.247 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.462 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.609 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.684 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.750 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.817 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.876 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.417 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.719 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.019 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.254 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.352 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.469 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.740 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.046 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.243 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.871 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.139 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.396 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.388 | 0.291 |   4.493 |   19.688 | 
     | U11_REG_FILE/U200                  | A1N v -> Y v | OAI2BB2X1M | 0.223 | 0.376 |   4.868 |   20.064 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1]   | D v          | SDFFRQX2M  | 0.223 | 0.000 |   4.869 |   20.064 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.195 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.170 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.144 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.928 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.781 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.707 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.641 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.576 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.507 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.503 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  4.863
= Slack Time                   15.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.199 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.224 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.250 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.466 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.612 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.687 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.753 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.821 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.879 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.420 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.722 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.022 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.257 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.355 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.472 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.743 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.049 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.327 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.596 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.726 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.021 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.357 | 
     | U11_REG_FILE/U97                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.329 |   4.488 |   19.686 | 
     | U11_REG_FILE/U162                  | A1N v -> Y v | OAI2BB2X1M | 0.234 | 0.375 |   4.863 |   20.062 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5]   | D v          | SDFFRQX2M  | 0.234 | 0.000 |   4.863 |   20.062 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.199 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.173 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.147 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.932 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.785 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.710 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.644 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.579 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.510 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.507 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.081
- Arrival Time                  4.879
= Slack Time                   15.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.202 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.227 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.253 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.469 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.616 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.690 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.756 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.824 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.882 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.423 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.725 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.026 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.260 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.358 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.475 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.746 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.052 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.330 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.599 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.729 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.024 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.360 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.735 | 
     | U11_REG_FILE/U166                  | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.346 |   4.879 |   20.081 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2]   | D v          | SDFFRQX2M  | 0.161 | 0.000 |   4.879 |   20.081 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.202 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.177 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.151 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.935 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.788 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.714 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.645 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.586 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.516 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.506 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.045
- Arrival Time                  4.840
= Slack Time                   15.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.205 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.230 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.256 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.472 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.619 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.693 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.759 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.827 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.885 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.426 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.728 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.029 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.263 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.361 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.478 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.749 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.055 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.253 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.881 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.148 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.406 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.388 | 0.291 |   4.492 |   19.697 | 
     | U11_REG_FILE/U240                  | A1N v -> Y v | OAI2BB2X1M | 0.195 | 0.348 |   4.840 |   20.045 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5]   | D v          | SDFFSQX2M  | 0.195 | 0.000 |   4.840 |   20.045 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.205 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.179 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.154 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.938 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.791 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.716 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.650 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.585 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.516 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | CK ^       | SDFFSQX2M  | 0.066 | 0.003 |   0.691 |  -14.513 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.695
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  4.876
= Slack Time                   15.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.207 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.232 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.258 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.474 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.621 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.695 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.761 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.829 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.887 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.428 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.730 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.031 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.265 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.363 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.480 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.751 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.057 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.335 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.604 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.734 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.029 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.365 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.740 | 
     | U11_REG_FILE/U164                  | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.343 |   4.876 |   20.083 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0]   | D v          | SDFFRQX2M  | 0.154 | 0.000 |   4.876 |   20.083 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.207 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.181 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.156 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.940 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.793 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.718 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.650 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.590 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.521 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0] | CK ^       | SDFFRQX2M  | 0.069 | 0.010 |   0.696 |  -14.511 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][5] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.691
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.069
- Arrival Time                  4.861
= Slack Time                   15.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.208 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.234 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.260 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.475 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.622 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.697 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.763 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.830 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.889 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.430 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.732 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.032 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.267 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.365 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.482 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.753 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.059 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.337 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.606 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.735 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.031 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.184 |   19.392 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.374 | 0.333 |   4.517 |   19.725 | 
     | U11_REG_FILE/U141                  | A1N v -> Y v | OAI2BB2X1M | 0.192 | 0.344 |   4.861 |   20.069 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5]  | D v          | SDFFRQX2M  | 0.192 | 0.000 |   4.861 |   20.069 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.208 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.183 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.157 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.941 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.795 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.720 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.652 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.592 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.525 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5] | CK ^       | SDFFRQX2M  | 0.065 | 0.007 |   0.691 |  -14.518 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.690
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.079
- Arrival Time                  4.869
= Slack Time                   15.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.210 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.236 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.261 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.477 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.624 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.699 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.765 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.832 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.891 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.432 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.733 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.034 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.269 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.367 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.484 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.754 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.061 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.339 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.608 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.737 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.033 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.369 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.744 | 
     | U11_REG_FILE/U232                  | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.336 |   4.869 |   20.079 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7]   | D v          | SDFFRQX2M  | 0.143 | 0.000 |   4.869 |   20.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.210 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.185 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.159 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.943 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.796 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.722 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.654 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.594 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.525 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | CK ^       | SDFFRQX2M  | 0.068 | 0.004 |   0.690 |  -14.520 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.854
= Slack Time                   15.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.213 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.238 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.264 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.480 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.627 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.701 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.767 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.835 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.893 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.434 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.736 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.037 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.271 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.369 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.486 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.757 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.063 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.261 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.889 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.156 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.414 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.388 | 0.291 |   4.492 |   19.705 | 
     | U11_REG_FILE/U201                  | A1N v -> Y v | OAI2BB2X1M | 0.207 | 0.362 |   4.854 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[3][2]   | D v          | SDFFRQX2M  | 0.207 | 0.000 |   4.854 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.213 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.188 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.162 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.946 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.799 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.724 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.658 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.593 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   0.689 |  -14.524 | 
     | U11_REG_FILE/\REG_FILE_reg[3][2] | CK ^       | SDFFRQX2M  | 0.066 | 0.003 |   0.692 |  -14.521 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.690
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.073
- Arrival Time                  4.857
= Slack Time                   15.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.216 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.241 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.267 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.483 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.630 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.704 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.770 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.838 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.896 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.437 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.739 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.040 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.274 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.372 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.489 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.760 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.066 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.344 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.613 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.743 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.038 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.184 |   19.400 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.397 | 0.336 |   4.520 |   19.736 | 
     | U11_REG_FILE/U186                  | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.337 |   4.857 |   20.073 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1]   | D v          | SDFFRQX2M  | 0.168 | 0.000 |   4.857 |   20.073 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.216 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.191 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.165 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.949 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.802 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.728 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.659 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.600 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.532 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.690 |  -14.526 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.696
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.085
- Arrival Time                  4.866
= Slack Time                   15.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.219 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.244 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.270 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.486 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.632 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.707 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.773 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.841 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.899 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.440 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.742 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.042 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.277 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.375 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.492 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.763 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.069 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.347 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.616 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.746 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.041 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.402 | 0.336 |   4.159 |   19.377 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.375 |   4.533 |   19.752 | 
     | U11_REG_FILE/U167                  | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.333 |   4.866 |   20.085 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3]   | D v          | SDFFRQX1M  | 0.142 | 0.000 |   4.866 |   20.085 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.219 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.193 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.168 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.952 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.805 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.730 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.662 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.602 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   0.686 |  -14.533 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3] | CK ^       | SDFFRQX1M  | 0.069 | 0.010 |   0.696 |  -14.523 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][1] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.689
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.072
- Arrival Time                  4.852
= Slack Time                   15.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.219 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.245 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.271 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.486 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.633 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.708 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.774 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.841 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.900 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.441 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.743 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.043 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.278 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.376 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.493 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.764 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.070 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.348 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.617 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.746 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.042 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.184 |   19.403 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.374 | 0.333 |   4.517 |   19.736 | 
     | U11_REG_FILE/U137                  | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.335 |   4.852 |   20.071 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1]  | D v          | SDFFRQX2M  | 0.173 | 0.000 |   4.852 |   20.072 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.220 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.194 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.168 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.953 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.806 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.731 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.663 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.603 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.536 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1] | CK ^       | SDFFRQX2M  | 0.065 | 0.006 |   0.689 |  -14.530 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.687
- Setup                         0.449
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.038
- Arrival Time                  4.818
= Slack Time                   15.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.221 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.246 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.272 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.488 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.634 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.709 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.775 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.843 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.901 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.442 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.744 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.044 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.279 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.377 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.494 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.765 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.071 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.268 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.896 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.164 | 
     | U11_REG_FILE/U19                   | A ^ -> Y ^   | AND2X2M    | 0.195 | 0.243 |   4.186 |   19.407 | 
     | U11_REG_FILE/U92                   | A ^ -> Y v   | NAND2X2M   | 0.370 | 0.271 |   4.457 |   19.678 | 
     | U11_REG_FILE/U241                  | A1N v -> Y v | OAI2BB2X1M | 0.207 | 0.361 |   4.818 |   20.038 | 
     | U11_REG_FILE/\REG_FILE_reg[2][0]   | D v          | SDFFSQX2M  | 0.207 | 0.000 |   4.818 |   20.038 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.221 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.195 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.169 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.954 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.807 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.732 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.557 |  -14.664 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.064 |   0.621 |  -14.600 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.059 |   0.680 |  -14.541 | 
     | U11_REG_FILE/\REG_FILE_reg[2][0] | CK ^       | SDFFSQX2M  | 0.066 | 0.007 |   0.687 |  -14.533 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[3][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.688
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  4.845
= Slack Time                   15.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.222 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.247 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.273 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.489 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.636 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.710 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.776 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.844 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.902 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.443 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.745 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.046 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.280 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.378 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.495 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.766 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.072 | 
     | U10_SYS_CTRL/U20                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.210 | 0.197 |   3.048 |   18.270 | 
     | U10_SYS_CTRL/U19                   | A v -> Y v   | CLKBUFX2M  | 0.850 | 0.628 |   3.676 |   18.898 | 
     | U11_REG_FILE/U104                  | B v -> Y ^   | NOR2BX2M   | 0.257 | 0.268 |   3.944 |   19.165 | 
     | U11_REG_FILE/U18                   | A ^ -> Y ^   | AND2X2M    | 0.230 | 0.257 |   4.201 |   19.423 | 
     | U11_REG_FILE/U91                   | A ^ -> Y v   | NAND2X2M   | 0.388 | 0.291 |   4.492 |   19.714 | 
     | U11_REG_FILE/U199                  | A1N v -> Y v | OAI2BB2X1M | 0.191 | 0.352 |   4.845 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[3][0]   | D v          | SDFFRQX2M  | 0.191 | 0.000 |   4.845 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.222 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.196 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.171 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.955 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.808 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.733 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   0.554 |  -14.667 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   0.619 |  -14.602 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   0.684 |  -14.538 | 
     | U11_REG_FILE/\REG_FILE_reg[3][0] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   0.688 |  -14.533 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[1] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.078
- Arrival Time                  4.853
= Slack Time                   15.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   15.225 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.250 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.023 | 0.026 |   0.051 |   15.276 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.167 | 0.216 |   0.267 |   15.492 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.101 | 0.147 |   0.414 |   15.639 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.068 | 0.074 |   0.488 |   15.713 | 
     | O_CLK1__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.067 | 0.066 |   0.554 |   15.779 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.068 |   0.622 |   15.847 | 
     | O_CLK1__L5_I7                      | A v -> Y ^   | CLKINVX40M | 0.062 | 0.058 |   0.680 |   15.905 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^ -> Q v  | SDFFRQX2M  | 0.186 | 0.541 |   1.221 |   16.446 | 
     | U10_SYS_CTRL/U26                   | B v -> Y ^   | NOR2X2M    | 0.421 | 0.302 |   1.523 |   16.748 | 
     | U10_SYS_CTRL/U73                   | B ^ -> Y v   | NAND3X2M   | 0.348 | 0.301 |   1.824 |   17.049 | 
     | U10_SYS_CTRL/U42                   | B v -> Y ^   | NAND2X2M   | 0.235 | 0.235 |   2.059 |   17.284 | 
     | U10_SYS_CTRL/U41                   | B ^ -> Y v   | NOR3X2M    | 0.088 | 0.098 |   2.156 |   17.381 | 
     | U10_SYS_CTRL/U40                   | C v -> Y ^   | NAND3X2M   | 0.164 | 0.117 |   2.273 |   17.498 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.375 | 0.271 |   2.544 |   17.769 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.350 | 0.306 |   2.850 |   18.075 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.348 | 0.278 |   3.129 |   18.354 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.119 | 0.269 |   3.397 |   18.622 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.527 |   18.752 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.432 | 0.296 |   3.823 |   19.048 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.446 | 0.361 |   4.184 |   19.409 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.397 | 0.336 |   4.520 |   19.745 | 
     | U11_REG_FILE/U235                  | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.333 |   4.853 |   20.078 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7]   | D v          | SDFFRQX2M  | 0.157 | 0.000 |   4.853 |   20.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -15.225 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -15.200 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.023 | 0.026 |   0.051 |  -15.174 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.167 | 0.216 |   0.267 |  -14.958 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   0.414 |  -14.811 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   0.488 |  -14.737 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.556 |  -14.669 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   0.616 |  -14.609 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.067 |   0.683 |  -14.542 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.692 |  -14.533 | 
     +-------------------------------------------------------------------------------------------------+ 

