/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  reg [23:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_58z;
  wire [28:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[53] ? in_data[39] : in_data[36];
  assign celloutsig_0_4z = celloutsig_0_3z[3] ? celloutsig_0_1z : celloutsig_0_3z[3];
  assign celloutsig_1_13z = celloutsig_1_10z[10] ? celloutsig_1_12z : celloutsig_1_4z[2];
  assign celloutsig_0_25z = celloutsig_0_19z[0] ? celloutsig_0_11z[0] : celloutsig_0_12z;
  assign celloutsig_0_33z = celloutsig_0_28z[2] ? in_data[0] : celloutsig_0_7z[1];
  assign celloutsig_0_37z = ~(celloutsig_0_18z[1] | celloutsig_0_11z[3]);
  assign celloutsig_0_40z = ~(celloutsig_0_37z | celloutsig_0_33z);
  assign celloutsig_0_84z = ~(celloutsig_0_38z | celloutsig_0_4z);
  assign celloutsig_1_11z = ~(in_data[124] | celloutsig_1_9z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z[0] | celloutsig_1_0z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_10z[10] | celloutsig_0_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_13z | celloutsig_0_0z);
  assign celloutsig_0_20z = ~(celloutsig_0_18z[0] | celloutsig_0_16z[1]);
  assign celloutsig_1_2z = ~celloutsig_1_0z[4];
  assign celloutsig_1_14z = ~in_data[190];
  assign celloutsig_0_14z = ~celloutsig_0_0z;
  assign celloutsig_0_23z = ~celloutsig_0_11z[2];
  assign celloutsig_1_9z = in_data[146:129] % { 1'h1, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[107:97] % { 1'h1, in_data[136:127] };
  assign celloutsig_1_16z = { celloutsig_1_5z[6:2], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_13z } % { 1'h1, celloutsig_1_0z[4], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_1z[3:1] % { 1'h1, celloutsig_1_10z[3], celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_7z[12:11], celloutsig_0_8z } % { 1'h1, in_data[91], celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_9z[4:2] % { 1'h1, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_29z[1:0], celloutsig_0_24z } % { 1'h1, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[180] ? in_data[158:151] : in_data[116:109];
  assign celloutsig_0_35z = celloutsig_0_21z[7] ? { celloutsig_0_28z[12], celloutsig_0_13z, celloutsig_0_24z } : { celloutsig_0_16z[1], celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_6z = - { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = - { in_data[133], celloutsig_1_0z };
  assign celloutsig_1_4z = - { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = - in_data[155:151];
  assign celloutsig_0_9z = - celloutsig_0_5z[9:3];
  assign celloutsig_0_10z = - { celloutsig_0_6z[5:2], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = - celloutsig_0_15z[3:0];
  assign celloutsig_0_28z = - { in_data[95:93], celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_34z = - in_data[52:49];
  assign celloutsig_0_43z = ~ { celloutsig_0_6z[1:0], celloutsig_0_38z, celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_83z = ~ { celloutsig_0_58z[5:1], celloutsig_0_26z };
  assign celloutsig_1_5z = ~ { celloutsig_1_1z[8:6], celloutsig_1_0z };
  assign celloutsig_0_11z = ~ { celloutsig_0_10z[15:13], celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_0z } | celloutsig_0_2z[4:1];
  assign celloutsig_0_58z = { celloutsig_0_50z[12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_33z } | { celloutsig_0_5z[11:5], celloutsig_0_38z, celloutsig_0_52z };
  assign celloutsig_0_5z = { in_data[29:17], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } | { in_data[70:53], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z[9], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } | { in_data[89:83], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[51:47] | { in_data[30:29], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_29z, celloutsig_0_24z } | celloutsig_0_28z[4:1];
  assign celloutsig_0_38z = & { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_10z[14], in_data[60:57] };
  assign celloutsig_0_52z = & { celloutsig_0_43z[4:2], celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_33z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_5z[2:0] };
  assign celloutsig_1_3z = & in_data[115:96];
  assign celloutsig_1_12z = & in_data[124:122];
  assign celloutsig_0_12z = & { celloutsig_0_6z[7:3], celloutsig_0_4z };
  assign celloutsig_0_1z = & in_data[60:57];
  assign celloutsig_0_24z = & celloutsig_0_21z;
  assign celloutsig_0_26z = & celloutsig_0_19z[2:0];
  assign celloutsig_0_21z = { celloutsig_0_19z[3:1], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_16z } ^ { celloutsig_0_18z[1], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_21z[8], celloutsig_0_2z } ^ { in_data[78:74], celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_18z[2:0], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_30z } ^ { celloutsig_0_10z[14:7], celloutsig_0_3z };
  assign celloutsig_0_39z = ~((celloutsig_0_35z[1] & celloutsig_0_4z) | celloutsig_0_28z[12]);
  assign celloutsig_0_42z = ~((celloutsig_0_8z & celloutsig_0_5z[1]) | celloutsig_0_34z[3]);
  assign celloutsig_0_27z = ~((celloutsig_0_22z[2] & celloutsig_0_18z[0]) | celloutsig_0_9z[5]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_50z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_50z = { celloutsig_0_31z[8:2], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_2z[2:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_18z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_18z = { celloutsig_0_7z[9:6], celloutsig_0_1z, celloutsig_0_12z };
  assign { out_data[128], out_data[98:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
