# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Semana4-trabalhoS2.srcs/sources_1/new/TrabalhoS2.vhd" \

# Do not sort compile order
nosort
