/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [7:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z[1] ? in_data[107] : in_data[146];
  assign celloutsig_1_8z = celloutsig_1_4z ? celloutsig_1_2z[0] : celloutsig_1_3z;
  assign celloutsig_0_3z = !(in_data[49] ? celloutsig_0_1z[12] : celloutsig_0_1z[2]);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_5z : celloutsig_1_0z[13]);
  assign celloutsig_0_28z = ~(celloutsig_0_24z[1] | celloutsig_0_6z[6]);
  assign celloutsig_0_2z = celloutsig_0_0z[4] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_9z = in_data[113] | celloutsig_1_0z[11];
  assign celloutsig_1_19z = in_data[180] ^ celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_5z ^ celloutsig_0_10z[5];
  assign celloutsig_0_22z = celloutsig_0_11z[6] ^ celloutsig_0_13z;
  assign celloutsig_1_4z = ~(celloutsig_1_2z[0] ^ celloutsig_1_1z[4]);
  assign celloutsig_0_24z = { celloutsig_0_0z[21:9], celloutsig_0_19z } & { celloutsig_0_4z[8], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[126:119];
  assign celloutsig_0_6z = { celloutsig_0_0z[20:1], celloutsig_0_2z } / { 1'h1, in_data[56:37] };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z } >= celloutsig_1_1z[7:4];
  assign celloutsig_1_15z = { in_data[122:120], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z } >= { celloutsig_1_2z[0], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_14z[6:1], celloutsig_0_2z } >= celloutsig_0_0z[14:8];
  assign celloutsig_0_5z = celloutsig_0_4z[8:5] <= celloutsig_0_0z[19:16];
  assign celloutsig_0_7z = { in_data[34:31], celloutsig_0_2z } <= { celloutsig_0_4z[3:0], celloutsig_0_2z };
  assign celloutsig_0_25z = celloutsig_0_24z[12:7] <= celloutsig_0_6z[18:13];
  assign celloutsig_0_29z = { celloutsig_0_4z[8:7], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_25z } <= { celloutsig_0_14z[22:7], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_6z = celloutsig_1_5z & ~(in_data[182]);
  assign celloutsig_0_4z = celloutsig_0_1z[15:7] % { 1'h1, in_data[20:13] };
  assign celloutsig_1_0z = in_data[142:128] * in_data[139:125];
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } !== { celloutsig_0_9z[6:4], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_6z[15:13] !== celloutsig_0_1z[2:0];
  assign celloutsig_0_20z = celloutsig_0_5z !== celloutsig_0_16z;
  assign celloutsig_0_10z = ~ in_data[13:2];
  assign celloutsig_0_11z = ~ celloutsig_0_4z[6:0];
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z[2] };
  assign celloutsig_0_12z = & { celloutsig_0_5z, celloutsig_0_0z[18:15] };
  assign celloutsig_0_13z = & { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z[14:5], celloutsig_0_0z[18:15] };
  assign celloutsig_1_12z = | { in_data[143], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_10z[7:4], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[21:0] ~^ in_data[26:5];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z } ~^ { in_data[172:164], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[60:45] ~^ in_data[85:70];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_18z = { celloutsig_1_11z[22:21], celloutsig_1_15z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_9z = { celloutsig_0_1z[6:4], celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[155:148];
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_0z[0]) | (celloutsig_0_2z & celloutsig_0_1z[13]));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
