// Seed: 1945250250
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1'b0;
  generate
  endgenerate
  wire id_3, id_4;
  this id_5;
  wor id_6, id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  assign id_1 = 1;
  wire id_13;
  assign id_6 = -1;
  assign id_6 = -1;
  always @(posedge "" or -1)
    casez (-1)
      1'd0: ;
    endcase
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0
);
  logic [7:0] id_2;
  wire id_3;
  assign id_2["" : 1'b0] = id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
