// Seed: 2346276590
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    output tri1 id_4,
    input wire id_5,
    output supply1 id_6,
    output wire id_7,
    output wor id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    output wor id_12,
    output tri1 id_13
);
  tri0 id_15 = 1;
  assign id_8 = 1'h0 ? 1 : id_1 == 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output supply0 id_3,
    output tri id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_4,
      id_5,
      id_6,
      id_4,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_2 = 0;
  wire id_11;
endmodule
