{
  "cycle": 0,
  "seed": 1945938,
  "mutations_requested": 40,
  "mutations_done": 4,
  "linear_successes": 3,
  "cyclical_successes": 1,
  "build_ok": true,
  "run_ok": true,
  "verilator_rc": 0,
  "binary": "/module-fuzz/rewiring/runs_tb/cycle_0000/obj_dir/Vtb_top",
  "top_sv": "/module-fuzz/rewiring/runs_tb/cycle_0000/top.sv",
  "testbench_sv": "/module-fuzz/rewiring/runs_tb/cycle_0000/tb_top.sv",
  "time": 1755704029,
  "verilator": "/verilator/bin/verilator",
  "extra_sv": [
    "/module-fuzz/rewiring/test_library_structured/flattened/adder_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/multiplier_wrapper.sv",
    "/module-fuzz/rewiring/test_library_structured/flattened/subtractor_wrapper.sv"
  ]
}