
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002531    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007887    0.102737    0.181609   18.251621 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.102737    0.000234   18.251856 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004226    0.048995    0.091481   18.343336 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.048995    0.000027   18.343363 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.343363   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.006473   30.149033 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.278177   30.427210 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000647   30.427856 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.327858   clock uncertainty
                                  0.000000   30.327858   clock reconvergence pessimism
                                  0.484045   30.811905   library recovery time
                                             30.811905   data required time
---------------------------------------------------------------------------------------------
                                             30.811905   data required time
                                            -18.343363   data arrival time
---------------------------------------------------------------------------------------------
                                             12.468542   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002921    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840043    0.000022   10.180022 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002098    0.102732    1.537543   11.717566 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.102732    0.000012   11.717578 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004595    0.125879    1.226513   12.944092 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.125879    0.000084   12.944176 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014123    0.064029    0.302506   13.246682 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.064036    0.000755   13.247437 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.680384    1.743027   14.990464 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.680677    0.013902   15.004366 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             15.004366   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484   30.142559 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000533   30.143093 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356177   30.499269 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882   30.510151 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.410154   clock uncertainty
                                  0.000000   30.410154   clock reconvergence pessimism
                                 -0.761247   29.648907   library setup time
                                             29.648907   data required time
---------------------------------------------------------------------------------------------
                                             29.648907   data required time
                                            -15.004366   data arrival time
---------------------------------------------------------------------------------------------
                                             14.644540   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 33 unannotated drivers.
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[30]
 wbs_adr_i[31]
 SRAM_0/ScanOutCC
 SRAM_0_84/HI
 SRAM_0_85/HI
 SRAM_0_86/HI
 SRAM_0_87/HI
 SRAM_0_88/HI
 SRAM_0_89/HI
 SRAM_0_90/HI
 SRAM_0_91/LO
 SRAM_0_92/LO
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unconstrained endpoints.
  SRAM_0/SM
  SRAM_0/ScanInCC
  SRAM_0/ScanInDL
  SRAM_0/ScanInDR
  SRAM_0/TM
