//! **************************************************************************
// Written by: Map L.68 on Thu Jul 19 16:36:38 2012
//! **************************************************************************

SCHEMATIC START;
COMP "epb_rdy" LOCATE = SITE "K12" LEVEL 1;
COMP "adcmkid1_DRDY_I_n" LOCATE = SITE "H18" LEVEL 1;
COMP "adcmkid1_DRDY_I_p" LOCATE = SITE "H17" LEVEL 1;
COMP "epb_cs_n" LOCATE = SITE "K13" LEVEL 1;
COMP "epb_oe_n" LOCATE = SITE "AF21" LEVEL 1;
COMP "adcmkid1_ADC_ext_in_n" LOCATE = SITE "AD27" LEVEL 1;
COMP "adcmkid1_ADC_ext_in_p" LOCATE = SITE "AC28" LEVEL 1;
COMP "ppc_irq_n" LOCATE = SITE "G23" LEVEL 1;
COMP "epb_data<10>" LOCATE = SITE "AH12" LEVEL 1;
COMP "epb_data<11>" LOCATE = SITE "AG13" LEVEL 1;
COMP "epb_data<12>" LOCATE = SITE "AH20" LEVEL 1;
COMP "epb_data<13>" LOCATE = SITE "AH19" LEVEL 1;
COMP "epb_data<14>" LOCATE = SITE "AH14" LEVEL 1;
COMP "epb_data<15>" LOCATE = SITE "AH13" LEVEL 1;
COMP "epb_r_w_n" LOCATE = SITE "AF20" LEVEL 1;
COMP "epb_addr_gp<0>" LOCATE = SITE "L21" LEVEL 1;
COMP "epb_addr_gp<1>" LOCATE = SITE "G22" LEVEL 1;
COMP "epb_addr_gp<2>" LOCATE = SITE "K23" LEVEL 1;
COMP "epb_be_n<0>" LOCATE = SITE "AF14" LEVEL 1;
COMP "epb_be_n<1>" LOCATE = SITE "AF18" LEVEL 1;
COMP "epb_addr<0>" LOCATE = SITE "AE23" LEVEL 1;
COMP "epb_addr<1>" LOCATE = SITE "AE22" LEVEL 1;
COMP "epb_addr<2>" LOCATE = SITE "AG18" LEVEL 1;
COMP "epb_addr<3>" LOCATE = SITE "AG12" LEVEL 1;
COMP "epb_addr<4>" LOCATE = SITE "AG15" LEVEL 1;
COMP "epb_addr<5>" LOCATE = SITE "AG23" LEVEL 1;
COMP "epb_addr<6>" LOCATE = SITE "AF19" LEVEL 1;
COMP "epb_addr<7>" LOCATE = SITE "AE12" LEVEL 1;
COMP "epb_addr<8>" LOCATE = SITE "AG16" LEVEL 1;
COMP "epb_addr<9>" LOCATE = SITE "AF13" LEVEL 1;
COMP "epb_clk_in" LOCATE = SITE "AH18" LEVEL 1;
COMP "epb_data<0>" LOCATE = SITE "AF15" LEVEL 1;
COMP "epb_data<1>" LOCATE = SITE "AE16" LEVEL 1;
COMP "epb_data<2>" LOCATE = SITE "AE21" LEVEL 1;
COMP "epb_data<3>" LOCATE = SITE "AD20" LEVEL 1;
COMP "epb_data<4>" LOCATE = SITE "AF16" LEVEL 1;
COMP "epb_data<5>" LOCATE = SITE "AE17" LEVEL 1;
COMP "epb_data<6>" LOCATE = SITE "AE19" LEVEL 1;
COMP "epb_data<7>" LOCATE = SITE "AD19" LEVEL 1;
COMP "epb_data<8>" LOCATE = SITE "AG22" LEVEL 1;
COMP "epb_data<9>" LOCATE = SITE "AH22" LEVEL 1;
COMP "dly_clk_n" LOCATE = SITE "J17" LEVEL 1;
COMP "dly_clk_p" LOCATE = SITE "J16" LEVEL 1;
COMP "epb_addr<10>" LOCATE = SITE "AG20" LEVEL 1;
COMP "epb_addr<11>" LOCATE = SITE "AF23" LEVEL 1;
COMP "epb_addr<20>" LOCATE = SITE "K21" LEVEL 1;
COMP "epb_addr<12>" LOCATE = SITE "AH17" LEVEL 1;
COMP "epb_addr<21>" LOCATE = SITE "K16" LEVEL 1;
COMP "epb_addr<13>" LOCATE = SITE "AH15" LEVEL 1;
COMP "epb_addr<22>" LOCATE = SITE "J15" LEVEL 1;
COMP "epb_addr<14>" LOCATE = SITE "L20" LEVEL 1;
COMP "epb_addr<15>" LOCATE = SITE "J22" LEVEL 1;
COMP "epb_addr<16>" LOCATE = SITE "H22" LEVEL 1;
COMP "epb_addr<17>" LOCATE = SITE "L15" LEVEL 1;
COMP "epb_addr<18>" LOCATE = SITE "L16" LEVEL 1;
COMP "epb_addr<19>" LOCATE = SITE "K22" LEVEL 1;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<62>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<63>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8"
        PINNAME CLKAU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<62>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9"
        PINNAME CLKAL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<63>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9"
        PINNAME CLKAU;
TIMEGRP timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk = PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<63>"
        BEL "sys_block_inst/sys_block_inst/val_reqRR" BEL
        "sys_block_inst/sys_block_inst/Mshreg_val_reqRR" BEL
        "sys_block_inst/sys_block_inst/val_got" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_0" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_0" BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37/Mshreg_op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay4/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay4/Mshreg_op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/Mshreg_op_mem_20_24_0_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay12/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay10/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay1/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical3/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical1/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/mux1/pipe_16_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/relational/op_mem_32_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay41/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux1/pipe_16_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/logical3/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay1/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay2/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay30/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay4/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_requestRR"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/Mshreg_register_requestRR"
        BEL "timestamper_pulses_addr/timestamper_pulses_addr/register_ready"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_0"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_1"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_2"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_3"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_4"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_5"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_6"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_7"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_8"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_9"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_10"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_11"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_12"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_13"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_14"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_15"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_16"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_17"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_18"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_19"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_20"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_21"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_22"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_23"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_24"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_25"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_26"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_27"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_28"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_29"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_30"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_31"
        BEL "timestamper_seconds/timestamper_seconds/register_requestRR" BEL
        "timestamper_seconds/timestamper_seconds/Mshreg_register_requestRR"
        BEL "timestamper_seconds/timestamper_seconds/register_ready" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_0" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_1" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_2" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_3" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_4" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_5" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_6" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_7" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_8" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_9" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_10" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_11" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_12" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_13" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_14" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_15" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_16" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_17" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_18" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_19" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_20" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_21" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_22" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_23" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_24" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_25" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_26" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_27" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_28" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_29" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_30" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_31" BEL
        "timestamper_startBuffer/timestamper_startBuffer/register_readyRR" BEL
        "timestamper_startBuffer/timestamper_startBuffer/Mshreg_register_readyRR"
        BEL "timestamper_startBuffer/timestamper_startBuffer/register_done"
        BEL
        "timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_0";
TIMEGRP timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk_0 = PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<63>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<62>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<63>"
        BEL "sys_block_inst/sys_block_inst/val_reqRR" BEL
        "sys_block_inst/sys_block_inst/Mshreg_val_reqRR" BEL
        "sys_block_inst/sys_block_inst/val_got" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_reg_0" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_0" BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37/Mshreg_op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay4/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay4/Mshreg_op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/Mshreg_op_mem_20_24_0_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/op_mem_20_24_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3/Mshreg_op_mem_20_24_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay12/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay10/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay1/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical3/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical1/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/mux1/pipe_16_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/relational/op_mem_32_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay41/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_45"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_56"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_57"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_58"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_59"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_60"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_61"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_62"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2/pipe_16_22_0_63"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39/op_mem_20_24_0_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45/op_mem_20_24_0_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux1/pipe_16_22_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/logical3/latency_pipe_5_26_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay1/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay2/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay30/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay4/op_mem_20_24_0"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_31"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_29"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_28"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_26"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_25"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_24"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_23"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_22"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_21"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_20"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_19"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_18"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_17"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_16"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_15"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_13"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_12"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_11"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_10"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2"
        BEL
        "timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_requestRR"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/Mshreg_register_requestRR"
        BEL "timestamper_pulses_addr/timestamper_pulses_addr/register_ready"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_0"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_1"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_2"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_3"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_4"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_5"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_6"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_7"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_8"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_9"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_10"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_11"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_12"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_13"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_14"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_15"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_16"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_17"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_18"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_19"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_20"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_21"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_22"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_23"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_24"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_25"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_26"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_27"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_28"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_29"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_30"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/user_data_in_reg_31"
        BEL "timestamper_seconds/timestamper_seconds/register_requestRR" BEL
        "timestamper_seconds/timestamper_seconds/Mshreg_register_requestRR"
        BEL "timestamper_seconds/timestamper_seconds/register_ready" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_0" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_1" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_2" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_3" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_4" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_5" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_6" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_7" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_8" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_9" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_10" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_11" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_12" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_13" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_14" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_15" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_16" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_17" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_18" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_19" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_20" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_21" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_22" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_23" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_24" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_25" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_26" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_27" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_28" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_29" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_30" BEL
        "timestamper_seconds/timestamper_seconds/user_data_in_reg_31" BEL
        "timestamper_startBuffer/timestamper_startBuffer/register_readyRR" BEL
        "timestamper_startBuffer/timestamper_startBuffer/Mshreg_register_readyRR"
        BEL "timestamper_startBuffer/timestamper_startBuffer/register_done"
        BEL
        "timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_0";
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<64>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<65>
        = BEL
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8"
        PINNAME CLKBU;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<64>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9"
        PINNAME CLKBL;
PIN
        timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<65>
        = BEL
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9"
        PINNAME CLKBU;
TIMEGRP epb_clk = PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<65>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<64>"
        PIN
        "timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<65>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<64>"
        PIN
        "timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_pins<65>"
        BEL "reset_block_inst/reset_block_inst/reset_o" BEL
        "reset_block_inst/reset_block_inst/delay_counter_0" BEL
        "reset_block_inst/reset_block_inst/delay_counter_1" BEL
        "reset_block_inst/reset_block_inst/delay_counter_2" BEL
        "reset_block_inst/reset_block_inst/delay_counter_3" BEL
        "reset_block_inst/reset_block_inst/delay_counter_4" BEL
        "reset_block_inst/reset_block_inst/delay_counter_5" BEL
        "reset_block_inst/reset_block_inst/delay_counter_6" BEL
        "reset_block_inst/reset_block_inst/delay_counter_7" BEL
        "reset_block_inst/reset_block_inst/delay_counter_8" BEL
        "reset_block_inst/reset_block_inst/delay_counter_9" BEL
        "reset_block_inst/reset_block_inst/delay_counter_10" BEL
        "reset_block_inst/reset_block_inst/delay_counter_11" BEL
        "reset_block_inst/reset_block_inst/delay_counter_12" BEL
        "reset_block_inst/reset_block_inst/delay_counter_13" BEL
        "reset_block_inst/reset_block_inst/delay_counter_14" BEL
        "reset_block_inst/reset_block_inst/delay_counter_15" BEL
        "reset_block_inst/reset_block_inst/delay_counter_16" BEL
        "reset_block_inst/reset_block_inst/delay_counter_17" BEL
        "reset_block_inst/reset_block_inst/delay_counter_18" BEL
        "reset_block_inst/reset_block_inst/delay_counter_19" BEL
        "reset_block_inst/reset_block_inst/delay_counter_20" BEL
        "reset_block_inst/reset_block_inst/delay_counter_21" BEL
        "reset_block_inst/reset_block_inst/delay_counter_22" BEL
        "reset_block_inst/reset_block_inst/delay_counter_23" BEL
        "reset_block_inst/reset_block_inst/delay_counter_24" BEL
        "reset_block_inst/reset_block_inst/delay_counter_25" BEL
        "reset_block_inst/reset_block_inst/delay_counter_26" BEL
        "reset_block_inst/reset_block_inst/delay_counter_27" BEL
        "reset_block_inst/reset_block_inst/delay_counter_28" BEL
        "reset_block_inst/reset_block_inst/delay_counter_29" BEL
        "reset_block_inst/reset_block_inst/delay_counter_30" BEL
        "reset_block_inst/reset_block_inst/delay_counter_31" BEL
        "reset_block_inst/reset_block_inst/width_counter_0" BEL
        "reset_block_inst/reset_block_inst/width_counter_1" BEL
        "reset_block_inst/reset_block_inst/width_counter_2" BEL
        "reset_block_inst/reset_block_inst/width_counter_3" BEL
        "reset_block_inst/reset_block_inst/width_counter_4" BEL
        "reset_block_inst/reset_block_inst/width_counter_5" BEL
        "reset_block_inst/reset_block_inst/width_counter_6" BEL
        "reset_block_inst/reset_block_inst/width_counter_7" BEL
        "reset_block_inst/reset_block_inst/width_counter_8" BEL
        "reset_block_inst/reset_block_inst/width_counter_9" BEL
        "reset_block_inst/reset_block_inst/width_counter_10" BEL
        "reset_block_inst/reset_block_inst/width_counter_11" BEL
        "reset_block_inst/reset_block_inst/width_counter_12" BEL
        "reset_block_inst/reset_block_inst/width_counter_13" BEL
        "reset_block_inst/reset_block_inst/width_counter_14" BEL
        "reset_block_inst/reset_block_inst/width_counter_15" BEL
        "reset_block_inst/reset_block_inst/width_counter_16" BEL
        "reset_block_inst/reset_block_inst/width_counter_17" BEL
        "reset_block_inst/reset_block_inst/width_counter_18" BEL
        "reset_block_inst/reset_block_inst/width_counter_19" BEL
        "reset_block_inst/reset_block_inst/width_counter_20" BEL
        "reset_block_inst/reset_block_inst/width_counter_21" BEL
        "reset_block_inst/reset_block_inst/width_counter_22" BEL
        "reset_block_inst/reset_block_inst/width_counter_23" BEL
        "reset_block_inst/reset_block_inst/width_counter_24" BEL
        "reset_block_inst/reset_block_inst/width_counter_25" BEL
        "reset_block_inst/reset_block_inst/width_counter_26" BEL
        "reset_block_inst/reset_block_inst/width_counter_27" BEL
        "reset_block_inst/reset_block_inst/width_counter_28" BEL
        "reset_block_inst/reset_block_inst/width_counter_29" BEL
        "reset_block_inst/reset_block_inst/width_counter_30" BEL
        "reset_block_inst/reset_block_inst/width_counter_31" BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL "opb0/opb0/POR_FF_I" BEL "opb0/opb0/POR_SRL_I/SRL16E" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_cs_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_oe_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_16" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_17" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_18" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_19" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_20" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_21" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_22" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/M_select_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_10" BEL
        "sys_block_inst/sys_block_inst/val_gotRR" BEL
        "sys_block_inst/sys_block_inst/Mshreg_val_gotRR" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_1" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_0" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_4" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_2" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_3" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_7" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_5" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_6" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_10" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_8" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_9" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_13" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_11" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_12" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_16" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_14" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_15" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_19" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_17" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_18" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_22" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_20" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_21" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_25" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_23" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_24" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_28" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_26" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_27" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_31" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_29" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_30" BEL
        "sys_block_inst/sys_block_inst/Sl_xferAck" BEL
        "sys_block_inst/sys_block_inst/soft_reset" BEL
        "sys_block_inst/sys_block_inst/latch_start" BEL
        "sys_block_inst/sys_block_inst/bus_wait" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_31" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_0" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd1" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd2" BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_readyRR" BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/Mshreg_register_readyRR"
        BEL "timestamper_pulses_addr/timestamper_pulses_addr/register_request"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_0"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_1"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_2"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_3"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_4"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_5"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_6"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_7"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_8"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_9"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_10"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_11"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_12"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_13"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_14"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_15"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_16"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_17"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_18"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_19"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_20"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_21"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_22"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_23"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_24"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_25"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_26"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_27"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_28"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_29"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_30"
        BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/register_buffer_31"
        BEL "timestamper_pulses_addr/timestamper_pulses_addr/buf_lock" BEL
        "timestamper_pulses_addr/timestamper_pulses_addr/Sl_xferAck_reg" BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/ip2bus_rdack" BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL "timestamper_pulses_bram1/timestamper_pulses_bram1/ip2bus_rdack"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL "timestamper_seconds/timestamper_seconds/register_readyRR" BEL
        "timestamper_seconds/timestamper_seconds/Mshreg_register_readyRR" BEL
        "timestamper_seconds/timestamper_seconds/register_request" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_0" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_1" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_2" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_3" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_4" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_5" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_6" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_7" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_8" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_9" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_10" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_11" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_12" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_13" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_14" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_15" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_16" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_17" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_18" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_19" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_20" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_21" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_22" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_23" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_24" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_25" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_26" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_27" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_28" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_29" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_30" BEL
        "timestamper_seconds/timestamper_seconds/register_buffer_31" BEL
        "timestamper_seconds/timestamper_seconds/buf_lock" BEL
        "timestamper_seconds/timestamper_seconds/Sl_xferAck_reg" BEL
        "timestamper_startBuffer/timestamper_startBuffer/register_doneRR" BEL
        "timestamper_startBuffer/timestamper_startBuffer/Mshreg_register_doneRR"
        BEL "timestamper_startBuffer/timestamper_startBuffer/Sl_xferAck_reg"
        BEL "timestamper_startBuffer/timestamper_startBuffer/register_ready"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_30"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_31"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_27"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_29"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_28"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_26"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_25"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_22"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_24"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_23"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_21"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_20"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_17"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_19"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_18"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_16"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_15"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_12"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_14"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_13"
        BEL "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_9" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_11" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_10" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_6" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_8" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_7" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_5" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_4" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_1" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_3" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_2" BEL
        "timestamper_startBuffer/timestamper_startBuffer/reg_buffer_0";
PIN timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM_pins<2> = BEL
        "timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM" PINNAME CLKIN;
TIMEGRP adcmkid1_DRDY_I_p = PIN
        "timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM_pins<2>";
TIMEGRP adcmkid1_DRDY_I_n = PIN
        "timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM_pins<2>";
NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;
NET "timestamper_adc_mkid/timestamper_adc_mkid/drdy_clk" PERIOD = 3.9062 ns
        HIGH 50%;
NET "timestamper_adc_mkid/timestamper_adc_mkid/drdy_clk" PERIOD = 3.9062 ns
        HIGH 50%;
TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;
TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP "adcmkid1_DRDY_I_p" 3.906 ns HIGH 50%;
TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP "adcmkid1_DRDY_I_n" 3.906 ns HIGH 50%;
TS_timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk = PERIOD TIMEGRP
        "timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk"
        TS_adcmkid1_DRDY_I_p HIGH 50%;
TS_timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP
        "timestamper_adc_mkid_timestamper_adc_mkid_dcm_clk_0"
        TS_adcmkid1_DRDY_I_n HIGH 50%;
SCHEMATIC END;

