#ifndef __TX_MSCALER_REGS_H__
#define __TX_MSCALER_REGS_H__

#if (defined(CONFIG_SOC_T30) || defined(CONFIG_SOC_T21))
#define MSCA_CTRL			(0x0000)
#define MSCA_CH_EN			(0x0004)
#define MSCA_CH_STAT		(0x0008)
#define MSCA_IRQ_STAT		(0x000c)
#define MSCA_IRQ_MASK		(0x0010)
#define MSCA_CLR_IRQ		(0x0014)
#define DMA_OUT_ARB			(0x0018)
#define CLK_GATE_EN			(0x001c)
#define CLK_DIS				(0x0020)

#define GLO_RSZ_COEF_WR		(0x0080)
#define MSCA_SRC_IN			(0x00a0)
#define MSCA_SRC_SIZE		(0x00a4)
#define MSCA_SRC_Y_ADDR		(0x00a8)
#define MSCA_SRC_Y_STRI		(0x00ac)
#define MSCA_SRC_UV_ADDR	(0x00b0)
#define MSCA_SRC_UV_STRI	(0x00b4)

#define CHx_RSZ_OSIZE(n)				((0x0100*(n))+0x100)
#define CHx_RSZ_STEP(n)					((0x0100*(n))+0x104)
#define CHx_Y_HRSZ_COEF_WR(n)			((0x0100*(n))+0x108)
#define CHx_Y_HRSZ_COEF_RD(n)			((0x0100*(n))+0x10c)
#define CHx_Y_VRSZ_COEF_WR(n)			((0x0100*(n))+0x110)
#define CHx_Y_VRSZ_COEF_RD(n)			((0x0100*(n))+0x114)
#define CHx_UV_HRSZ_COEF_WR(n)			((0x0100*(n))+0x118)
#define CHx_UV_HRSZ_COEF_RD(n)			((0x0100*(n))+0x11c)
#define CHx_UV_VRSZ_COEF_WR(n)			((0x0100*(n))+0x120)
#define CHx_UV_VRSZ_COEF_RD(n)			((0x0100*(n))+0x124)
#define CHx_CROP_OPOS(n)				((0x0100*(n))+0x128)
#define CHx_CROP_OSIZE(n)				((0x0100*(n))+0x12c)
#define CHx_FRA_CTRL_LOOP(n)			((0x0100*(n))+0x130)
#define CHx_FRA_CTRL_MASK(n)			((0x0100*(n))+0x134)
#define CHx_MS0_POS(n)					((0x0100*(n))+0x138)
#define CHx_MS0_SIZE(n)					((0x0100*(n))+0x13c)
#define CHx_MS0_VALUE(n)				((0x0100*(n))+0x140)
#define CHx_MS1_POS(n)					((0x0100*(n))+0x144)
#define CHx_MS1_SIZE(n)					((0x0100*(n))+0x148)
#define CHx_MS1_VALUE(n)				((0x0100*(n))+0x14c)
#define CHx_MS2_POS(n)					((0x0100*(n))+0x150)
#define CHx_MS2_SIZE(n)					((0x0100*(n))+0x154)
#define CHx_MS2_VALUE(n)				((0x0100*(n))+0x158)
#define CHx_MS3_POS(n)					((0x0100*(n))+0x15c)
#define CHx_MS3_SIZE(n)					((0x0100*(n))+0x160)
#define CHx_MS3_VALUE(n)				((0x0100*(n))+0x164)
#define CHx_OUT_FMT(n)					((0x0100*(n))+0x168)
#define CHx_DMAOUT_Y_ADDR(n)			((0x0100*(n))+0x16c)
#define CHx_Y_ADDR_FIFO_STA(n)			((0x0100*(n))+0x170)
#define CHx_DMAOUT_Y_LAST_ADDR(n)		((0x0100*(n))+0x174)
#define CHx_DMAOUT_Y_LAST_STATS_NUM(n)	((0x0100*(n))+0x178)
#define CHx_Y_LAST_ADDR_FIFO_STA(n)		((0x0100*(n))+0x17c)
#define CHx_DMAOUT_Y_STRI(n)			((0x0100*(n))+0x180)
#define CHx_DMAOUT_UV_ADDR(n)			((0x0100*(n))+0x184)
#define CHx_UV_ADDR_FIFO_STA(n)			((0x0100*(n))+0x188)
#define CHx_DMAOUT_UV_LAST_ADDR(n)		((0x0100*(n))+0x18c)
#define CHx_DMAOUT_UV_LAST_STATS_NUM(n)	((0x0100*(n))+0x190)
#define CHx_UV_LAST_ADDR_FIFO_STA(n)	((0x0100*(n))+0x194)
#define CHx_DMAOUT_UV_STRI(n)			((0x0100*(n))+0x198)
#define CHx_DMAOUT_Y_ADDR_CLR(n)		((0x0100*(n))+0x19c)
#define CHx_DMAOUT_UV_ADDR_CLR(n)		((0x0100*(n))+0x1a0)
#define CHx_DMAOUT_Y_LAST_ADDR_CLR(n)	((0x0100*(n))+0x1a4)
#define CHx_DMAOUT_UV_LAST_ADDR_CLR(n)	((0x0100*(n))+0x1a8)

#define CH1_RSZ_OSIZE				(0x0200)
#define CH1_RSZ_STEP				(0x0204)
#define CH1_Y_HRSZ_COEF_WR			(0x0208)
#define CH1_Y_HRSZ_COEF_RD			(0x020c)
#define CH1_Y_VRSZ_COEF_WR			(0x0210)
#define CH1_Y_VRSZ_COEF_RD			(0x0214)
#define CH1_UV_HRSZ_COEF_WR			(0x0218)
#define CH1_UV_HRSZ_COEF_RD			(0x021c)
#define CH1_UV_VRSZ_COEF_WR			(0x0220)
#define CH1_UV_VRSZ_COEF_RD			(0x0224)
#define CH1_CROP_OPOS				(0x0228)
#define CH1_CROP_OSIZE				(0x022c)
#define CH1_FRA_CTRL_LOOP			(0x0230)
#define CH1_FRA_CTRL_MASK			(0x0234)
#define CH1_MS0_POS					(0x0238)
#define CH1_MS0_SIZE				(0x023c)
#define CH1_MS0_VALUE				(0x0240)
#define CH1_MS1_POS					(0x0244)
#define CH1_MS1_SIZE				(0x0248)
#define CH1_MS1_VALUE				(0x024c)
#define CH1_MS2_POS					(0x0250)
#define CH1_MS2_SIZE				(0x0254)
#define CH1_MS2_VALUE				(0x0258)
#define CH1_MS3_POS					(0x025c)
#define CH1_MS3_SIZE				(0x0260)
#define CH1_MS3_VALUE				(0x0264)
#define CH1_OUT_FMT					(0x0268)
#define CH1_DMAOUT_Y_ADDR			(0x026c)
#define CH1_Y_ADDR_FIFO_STA			(0x0270)
#define CH1_DMAOUT_Y_LAST_ADDR		(0x0274)
#define CH1_DMAOUT_Y_LAST_STATS_NUM	(0x0278)
#define CH1_Y_LAST_ADDR_FIFO_STA	(0x027c)
#define CH1_DMAOUT_Y_STRI			(0x0280)
#define CH1_DMAOUT_UV_ADDR			(0x0284)
#define CH1_UV_ADDR_FIFO_STA		(0x0288)
#define CH1_DMAOUT_UV_LAST_ADDR		(0x028c)
#define CH1_DMAOUT_UV_LAST_STATS_NUM	(0x0290)
#define CH1_UV_LAST_ADDR_FIFO_STA	(0x0294)
#define CH1_DMAOUT_UV_STRI			(0x0298)
#define CH1_DMAOUT_Y_ADDR_CLR		(0x029c)
#define CH1_DMAOUT_UV_ADDR_CLR		(0x02a0)
#define CH1_DMAOUT_Y_LAST_ADDR_CLR	(0x02a4)
#define CH1_DMAOUT_UV_LAST_ADDR_CLR	(0x02a8)

#define CH2_RSZ_OSIZE				(0x0300)
#define CH2_RSZ_STEP				(0x0304)
#define CH2_Y_HRSZ_COEF_WR			(0x0308)
#define CH2_Y_HRSZ_COEF_RD			(0x030c)
#define CH2_Y_VRSZ_COEF_WR			(0x0310)
#define CH2_Y_VRSZ_COEF_RD			(0x0314)
#define CH2_UV_HRSZ_COEF_WR			(0x0318)
#define CH2_UV_HRSZ_COEF_RD			(0x031c)
#define CH2_UV_VRSZ_COEF_WR			(0x0320)
#define CH2_UV_VRSZ_COEF_RD			(0x0324)
#define CH2_CROP_OPOS				(0x0328)
#define CH2_CROP_OSIZE				(0x032c)
#define CH2_FRA_CTRL_LOOP			(0x0330)
#define CH2_FRA_CTRL_MASK			(0x0334)
#define CH2_MS0_POS					(0x0338)
#define CH2_MS0_SIZE				(0x033c)
#define CH2_MS0_VALUE				(0x0340)
#define CH2_MS1_POS					(0x0344)
#define CH2_MS1_SIZE				(0x0348)
#define CH2_MS1_VALUE				(0x034c)
#define CH2_MS2_POS					(0x0350)
#define CH2_MS2_SIZE				(0x0354)
#define CH2_MS2_VALUE				(0x0358)
#define CH2_MS3_POS					(0x035c)
#define CH2_MS3_SIZE				(0x0360)
#define CH2_MS3_VALUE				(0x0364)
#define CH2_OUT_FMT					(0x0368)
#define CH2_DMAOUT_Y_ADDR			(0x036c)
#define CH2_Y_ADDR_FIFO_STA			(0x0370)
#define CH2_DMAOUT_Y_LAST_ADDR		(0x0374)
#define CH2_DMAOUT_Y_LAST_STATS_NUM	(0x0378)
#define CH2_Y_LAST_ADDR_FIFO_STA	(0x037c)
#define CH2_DMAOUT_Y_STRI			(0x0380)
#define CH2_DMAOUT_UV_ADDR			(0x0384)
#define CH2_UV_ADDR_FIFO_STA		(0x0388)
#define CH2_DMAOUT_UV_LAST_ADDR		(0x038c)
#define CH2_DMAOUT_UV_LAST_STATS_NUM	(0x0390)
#define CH2_UV_LAST_ADDR_FIFO_STA	(0x0394)
#define CH2_DMAOUT_UV_STRI			(0x0398)
#define CH2_DMAOUT_Y_ADDR_CLR		(0x039c)
#define CH2_DMAOUT_UV_ADDR_CLR		(0x03a0)
#define CH2_DMAOUT_Y_LAST_ADDR_CLR	(0x03a4)
#define CH2_DMAOUT_UV_LAST_ADDR_CLR	(0x03a8)

#define CSC_C0_COEF					(0x0400)
#define CSC_C1_COEF					(0x0404)
#define CSC_C2_COEF					(0x0408)
#define CSC_C3_COEF					(0x040c)
#define CSC_C4_COEF					(0x0410)
#define CSC_OFFSET_PARA				(0x0414)
#define CSC_GLO_ALPHA				(0x0418)

#define SYS_PRO_CLK_EN				(0x0430)
#define CH0_CLK_NUM					(0x0434)
#define CH1_CLK_NUM					(0x0438)
#define CH2_CLK_NUM					(0x043c)


#define MSCALER_INPUT_MAX_WIDTH 2592
#define MSCALER_INPUT_MAX_HEIGHT 2048

#define MSCALER_OUTPUT0_MAX_WIDTH 2592
#define MSCALER_OUTPUT0_MAX_HEIGHT 2048

#define MSCALER_OUTPUT1_MAX_WIDTH 1920
#define MSCALER_OUTPUT1_MAX_HEIGHT 1080

#define MSCALER_OUTPUT2_MAX_WIDTH 1920
#define MSCALER_OUTPUT2_MAX_HEIGHT 1080

/* the format of mscaler output */
#define MSCALER_OUTPUT_FMTS 4

#define MSCALER_OUTPUT_NV12 (0x0)
#define MSCALER_OUTPUT_NV21 (0x1)
#define MSCALER_OUTPUT_BGR32 (0x2)
#define MSCALER_OUTPUT_RGB565 (0x1f)

/* interrupt mask bit */
#define MS_IRQ_MAX_BIT 			(0x9)
#define MS_IRQ_OVF_BIT 			(0x8)
#define MS_IRQ_CSC_BIT 			(0x7)
#define MS_IRQ_FRM_BIT 			(0x6)
#define MS_IRQ_CH2_CROP_BIT 	(0x5)
#define MS_IRQ_CH1_CROP_BIT 	(0x4)
#define MS_IRQ_CH0_CROP_BIT 	(0x3)
#define MS_IRQ_CH2_DONE_BIT 	(0x2)
#define MS_IRQ_CH1_DONE_BIT 	(0x1)
#define MS_IRQ_CH0_DONE_BIT 	(0x0)

/* the state of the address of dma buffer fifo */
#define CH_ADDR_FIFO_EMPTY (0x1<<0)
#define CH_ADDR_FIFO_FULL (0x1<<1)
#define CH_ADDR_FIFO_ENTRYS(n) (((n) & (0x7 << 2)) >> 2)

#endif/* CONFIG_SOC_T30 */
#endif/* __TX_MSCALER_REG_H__ */
