vendor_name = ModelSim
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM.v
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Adjust_module.v
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Jitter_Elimination_module.v
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/PWM_Generate_module.v
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/Display_module.v
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/mult_mbt.tdf
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/intelfpga/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_3jm.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_rlh.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a7f.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/add_sub_7pc.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/add_sub_8pc.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_m9m.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_bkh.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_a4f.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_jhm.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/lpm_divide_mhm.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/sign_div_unsign_ekh.tdf
source_file = 1, D:/Desktop/undergraduate/Embedded/FPGA/code/14 PWM/db/alt_u_div_g4f.tdf
design_name = PWM
instance = comp, \Digitron_Out[0]~output , Digitron_Out[0]~output, PWM, 1
instance = comp, \Digitron_Out[1]~output , Digitron_Out[1]~output, PWM, 1
instance = comp, \Digitron_Out[2]~output , Digitron_Out[2]~output, PWM, 1
instance = comp, \Digitron_Out[3]~output , Digitron_Out[3]~output, PWM, 1
instance = comp, \Digitron_Out[4]~output , Digitron_Out[4]~output, PWM, 1
instance = comp, \Digitron_Out[5]~output , Digitron_Out[5]~output, PWM, 1
instance = comp, \Digitron_Out[6]~output , Digitron_Out[6]~output, PWM, 1
instance = comp, \Digitron_Out[7]~output , Digitron_Out[7]~output, PWM, 1
instance = comp, \DigitronCS_Out[0]~output , DigitronCS_Out[0]~output, PWM, 1
instance = comp, \DigitronCS_Out[1]~output , DigitronCS_Out[1]~output, PWM, 1
instance = comp, \DigitronCS_Out[2]~output , DigitronCS_Out[2]~output, PWM, 1
instance = comp, \DigitronCS_Out[3]~output , DigitronCS_Out[3]~output, PWM, 1
instance = comp, \DigOutA[0]~output , DigOutA[0]~output, PWM, 1
instance = comp, \DigOutA[1]~output , DigOutA[1]~output, PWM, 1
instance = comp, \DigOutA[2]~output , DigOutA[2]~output, PWM, 1
instance = comp, \DigOutA[3]~output , DigOutA[3]~output, PWM, 1
instance = comp, \DigOutB[0]~output , DigOutB[0]~output, PWM, 1
instance = comp, \DigOutB[1]~output , DigOutB[1]~output, PWM, 1
instance = comp, \DigOutB[2]~output , DigOutB[2]~output, PWM, 1
instance = comp, \DigOutB[3]~output , DigOutB[3]~output, PWM, 1
instance = comp, \PWM_LED_Out~output , PWM_LED_Out~output, PWM, 1
instance = comp, \CLK~input , CLK~input, PWM, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, PWM, 1
instance = comp, \AddDuty~input , AddDuty~input, PWM, 1
instance = comp, \U1|U1|neg1~0 , U1|U1|neg1~0, PWM, 1
instance = comp, \Rstn~input , Rstn~input, PWM, 1
instance = comp, \U1|U1|neg1 , U1|U1|neg1, PWM, 1
instance = comp, \U1|U1|neg2~feeder , U1|U1|neg2~feeder, PWM, 1
instance = comp, \U1|U1|neg2 , U1|U1|neg2, PWM, 1
instance = comp, \U1|U1|Button_Out , U1|U1|Button_Out, PWM, 1
instance = comp, \U1|Duty[1]~7 , U1|Duty[1]~7, PWM, 1
instance = comp, \U1|Duty[2]~9 , U1|Duty[2]~9, PWM, 1
instance = comp, \U1|Duty[3]~11 , U1|Duty[3]~11, PWM, 1
instance = comp, \U1|Duty[3]~feeder , U1|Duty[3]~feeder, PWM, 1
instance = comp, \U1|Duty[3] , U1|Duty[3], PWM, 1
instance = comp, \U1|Duty[4]~13 , U1|Duty[4]~13, PWM, 1
instance = comp, \U1|Duty[4]~feeder , U1|Duty[4]~feeder, PWM, 1
instance = comp, \U1|Duty[4] , U1|Duty[4], PWM, 1
instance = comp, \U1|Duty[5]~15 , U1|Duty[5]~15, PWM, 1
instance = comp, \U1|Duty[5] , U1|Duty[5], PWM, 1
instance = comp, \U1|Duty[6]~17 , U1|Duty[6]~17, PWM, 1
instance = comp, \U1|Duty[6]~feeder , U1|Duty[6]~feeder, PWM, 1
instance = comp, \U1|Duty[6] , U1|Duty[6], PWM, 1
instance = comp, \U1|Duty[7]~19 , U1|Duty[7]~19, PWM, 1
instance = comp, \U1|Duty[7] , U1|Duty[7], PWM, 1
instance = comp, \U1|Equal1~0 , U1|Equal1~0, PWM, 1
instance = comp, \U1|Duty~22 , U1|Duty~22, PWM, 1
instance = comp, \SubDuty~input , SubDuty~input, PWM, 1
instance = comp, \U1|U2|neg1~0 , U1|U2|neg1~0, PWM, 1
instance = comp, \U1|U2|neg1 , U1|U2|neg1, PWM, 1
instance = comp, \U1|U2|neg2~feeder , U1|U2|neg2~feeder, PWM, 1
instance = comp, \U1|U2|neg2 , U1|U2|neg2, PWM, 1
instance = comp, \U1|Duty~21 , U1|Duty~21, PWM, 1
instance = comp, \U1|Duty~23 , U1|Duty~23, PWM, 1
instance = comp, \U1|Duty[1] , U1|Duty[1], PWM, 1
instance = comp, \U1|Duty[2] , U1|Duty[2], PWM, 1
instance = comp, \AddPeriod~input , AddPeriod~input, PWM, 1
instance = comp, \U1|U3|neg1~0 , U1|U3|neg1~0, PWM, 1
instance = comp, \U1|U3|neg1 , U1|U3|neg1, PWM, 1
instance = comp, \U1|U3|neg2 , U1|U3|neg2, PWM, 1
instance = comp, \U1|U3|Button_Out , U1|U3|Button_Out, PWM, 1
instance = comp, \U1|Count_P[4]~20 , U1|Count_P[4]~20, PWM, 1
instance = comp, \U1|Count_P~24 , U1|Count_P~24, PWM, 1
instance = comp, \U1|Count_P~23 , U1|Count_P~23, PWM, 1
instance = comp, \U1|Count_P[18]~53 , U1|Count_P[18]~53, PWM, 1
instance = comp, \U1|Count_P[19]~55 , U1|Count_P[19]~55, PWM, 1
instance = comp, \U1|Count_P[19] , U1|Count_P[19], PWM, 1
instance = comp, \U1|Count_P[20]~57 , U1|Count_P[20]~57, PWM, 1
instance = comp, \U1|Count_P[20] , U1|Count_P[20], PWM, 1
instance = comp, \U1|Count_P[21]~59 , U1|Count_P[21]~59, PWM, 1
instance = comp, \U1|Count_P[21] , U1|Count_P[21], PWM, 1
instance = comp, \U1|Count_P[22]~61 , U1|Count_P[22]~61, PWM, 1
instance = comp, \U1|Count_P[22] , U1|Count_P[22], PWM, 1
instance = comp, \U1|Count_P[23]~63 , U1|Count_P[23]~63, PWM, 1
instance = comp, \U1|Count_P[23] , U1|Count_P[23], PWM, 1
instance = comp, \U1|Equal3~0 , U1|Equal3~0, PWM, 1
instance = comp, \U1|Equal3~1 , U1|Equal3~1, PWM, 1
instance = comp, \U1|Equal3~2 , U1|Equal3~2, PWM, 1
instance = comp, \U1|Equal3~3 , U1|Equal3~3, PWM, 1
instance = comp, \U1|Count_P~25 , U1|Count_P~25, PWM, 1
instance = comp, \SubPeriod~input , SubPeriod~input, PWM, 1
instance = comp, \U1|U4|neg1~0 , U1|U4|neg1~0, PWM, 1
instance = comp, \U1|U4|neg1 , U1|U4|neg1, PWM, 1
instance = comp, \U1|U4|neg2~feeder , U1|U4|neg2~feeder, PWM, 1
instance = comp, \U1|U4|neg2 , U1|U4|neg2, PWM, 1
instance = comp, \U1|Count_P~22 , U1|Count_P~22, PWM, 1
instance = comp, \U1|Count_P~26 , U1|Count_P~26, PWM, 1
instance = comp, \U1|Count_P[4] , U1|Count_P[4], PWM, 1
instance = comp, \U1|Count_P[5]~27 , U1|Count_P[5]~27, PWM, 1
instance = comp, \U1|Count_P[5] , U1|Count_P[5], PWM, 1
instance = comp, \U1|Count_P[6]~29 , U1|Count_P[6]~29, PWM, 1
instance = comp, \U1|Count_P[6]~feeder , U1|Count_P[6]~feeder, PWM, 1
instance = comp, \U1|Count_P[6] , U1|Count_P[6], PWM, 1
instance = comp, \U1|Count_P[7]~31 , U1|Count_P[7]~31, PWM, 1
instance = comp, \U1|Count_P[7] , U1|Count_P[7], PWM, 1
instance = comp, \U1|Count_P[8]~33 , U1|Count_P[8]~33, PWM, 1
instance = comp, \U1|Count_P[8] , U1|Count_P[8], PWM, 1
instance = comp, \U1|Count_P[9]~35 , U1|Count_P[9]~35, PWM, 1
instance = comp, \U1|Count_P[9] , U1|Count_P[9], PWM, 1
instance = comp, \U1|Count_P[10]~37 , U1|Count_P[10]~37, PWM, 1
instance = comp, \U1|Count_P[10] , U1|Count_P[10], PWM, 1
instance = comp, \U1|Count_P[11]~39 , U1|Count_P[11]~39, PWM, 1
instance = comp, \U1|Count_P[11] , U1|Count_P[11], PWM, 1
instance = comp, \U1|Count_P[12]~41 , U1|Count_P[12]~41, PWM, 1
instance = comp, \U1|Count_P[12] , U1|Count_P[12], PWM, 1
instance = comp, \U1|Count_P[13]~43 , U1|Count_P[13]~43, PWM, 1
instance = comp, \U1|Count_P[13] , U1|Count_P[13], PWM, 1
instance = comp, \U1|Count_P[14]~45 , U1|Count_P[14]~45, PWM, 1
instance = comp, \U1|Count_P[14] , U1|Count_P[14], PWM, 1
instance = comp, \U1|Count_P[15]~47 , U1|Count_P[15]~47, PWM, 1
instance = comp, \U1|Count_P[15] , U1|Count_P[15], PWM, 1
instance = comp, \U1|Count_P[16]~49 , U1|Count_P[16]~49, PWM, 1
instance = comp, \U1|Count_P[16] , U1|Count_P[16], PWM, 1
instance = comp, \U1|Count_P[17]~51 , U1|Count_P[17]~51, PWM, 1
instance = comp, \U1|Count_P[17] , U1|Count_P[17], PWM, 1
instance = comp, \U1|Count_P[18] , U1|Count_P[18], PWM, 1
instance = comp, \U2|Mult0|auto_generated|mac_mult3 , U2|Mult0|auto_generated|mac_mult3, PWM, 1
instance = comp, \U2|Mult0|auto_generated|mac_out4 , U2|Mult0|auto_generated|mac_out4, PWM, 1
instance = comp, \U2|Mult0|auto_generated|mac_mult1 , U2|Mult0|auto_generated|mac_mult1, PWM, 1
instance = comp, \U2|Mult0|auto_generated|mac_out2 , U2|Mult0|auto_generated|mac_out2, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~0 , U2|Mult0|auto_generated|op_1~0, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~2 , U2|Mult0|auto_generated|op_1~2, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~4 , U2|Mult0|auto_generated|op_1~4, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~6 , U2|Mult0|auto_generated|op_1~6, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~8 , U2|Mult0|auto_generated|op_1~8, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~10 , U2|Mult0|auto_generated|op_1~10, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~12 , U2|Mult0|auto_generated|op_1~12, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~14 , U2|Mult0|auto_generated|op_1~14, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~16 , U2|Mult0|auto_generated|op_1~16, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~18 , U2|Mult0|auto_generated|op_1~18, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~20 , U2|Mult0|auto_generated|op_1~20, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~22 , U2|Mult0|auto_generated|op_1~22, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~24 , U2|Mult0|auto_generated|op_1~24, PWM, 1
instance = comp, \U2|Mult0|auto_generated|op_1~26 , U2|Mult0|auto_generated|op_1~26, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[54]~419 , U2|Div0|auto_generated|divider|divider|StageOut[54]~419, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[54]~418 , U2|Div0|auto_generated|divider|divider|StageOut[54]~418, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[53]~421 , U2|Div0|auto_generated|divider|divider|StageOut[53]~421, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[53]~420 , U2|Div0|auto_generated|divider|divider|StageOut[53]~420, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[52]~423 , U2|Div0|auto_generated|divider|divider|StageOut[52]~423, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[52]~422 , U2|Div0|auto_generated|divider|divider|StageOut[52]~422, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[51]~425 , U2|Div0|auto_generated|divider|divider|StageOut[51]~425, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[51]~424 , U2|Div0|auto_generated|divider|divider|StageOut[51]~424, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[50]~427 , U2|Div0|auto_generated|divider|divider|StageOut[50]~427, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[50]~426 , U2|Div0|auto_generated|divider|divider|StageOut[50]~426, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[49]~428 , U2|Div0|auto_generated|divider|divider|StageOut[49]~428, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[49]~429 , U2|Div0|auto_generated|divider|divider|StageOut[49]~429, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[61]~680 , U2|Div0|auto_generated|divider|divider|StageOut[61]~680, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[61]~431 , U2|Div0|auto_generated|divider|divider|StageOut[61]~431, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[60]~432 , U2|Div0|auto_generated|divider|divider|StageOut[60]~432, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[60]~681 , U2|Div0|auto_generated|divider|divider|StageOut[60]~681, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[59]~433 , U2|Div0|auto_generated|divider|divider|StageOut[59]~433, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[59]~682 , U2|Div0|auto_generated|divider|divider|StageOut[59]~682, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[58]~434 , U2|Div0|auto_generated|divider|divider|StageOut[58]~434, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[58]~435 , U2|Div0|auto_generated|divider|divider|StageOut[58]~435, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[57]~437 , U2|Div0|auto_generated|divider|divider|StageOut[57]~437, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[57]~436 , U2|Div0|auto_generated|divider|divider|StageOut[57]~436, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[62]~430 , U2|Div0|auto_generated|divider|divider|StageOut[62]~430, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[62]~679 , U2|Div0|auto_generated|divider|divider|StageOut[62]~679, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[70]~438 , U2|Div0|auto_generated|divider|divider|StageOut[70]~438, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[70]~604 , U2|Div0|auto_generated|divider|divider|StageOut[70]~604, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[69]~439 , U2|Div0|auto_generated|divider|divider|StageOut[69]~439, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[69]~605 , U2|Div0|auto_generated|divider|divider|StageOut[69]~605, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[68]~440 , U2|Div0|auto_generated|divider|divider|StageOut[68]~440, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[68]~606 , U2|Div0|auto_generated|divider|divider|StageOut[68]~606, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[67]~683 , U2|Div0|auto_generated|divider|divider|StageOut[67]~683, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[67]~441 , U2|Div0|auto_generated|divider|divider|StageOut[67]~441, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[66]~684 , U2|Div0|auto_generated|divider|divider|StageOut[66]~684, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[66]~442 , U2|Div0|auto_generated|divider|divider|StageOut[66]~442, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[65]~444 , U2|Div0|auto_generated|divider|divider|StageOut[65]~444, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[65]~443 , U2|Div0|auto_generated|divider|divider|StageOut[65]~443, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[78]~607 , U2|Div0|auto_generated|divider|divider|StageOut[78]~607, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[78]~445 , U2|Div0|auto_generated|divider|divider|StageOut[78]~445, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[77]~446 , U2|Div0|auto_generated|divider|divider|StageOut[77]~446, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[77]~608 , U2|Div0|auto_generated|divider|divider|StageOut[77]~608, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[76]~609 , U2|Div0|auto_generated|divider|divider|StageOut[76]~609, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[76]~447 , U2|Div0|auto_generated|divider|divider|StageOut[76]~447, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[75]~705 , U2|Div0|auto_generated|divider|divider|StageOut[75]~705, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[75]~448 , U2|Div0|auto_generated|divider|divider|StageOut[75]~448, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[74]~449 , U2|Div0|auto_generated|divider|divider|StageOut[74]~449, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[74]~685 , U2|Div0|auto_generated|divider|divider|StageOut[74]~685, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[73]~451 , U2|Div0|auto_generated|divider|divider|StageOut[73]~451, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[73]~450 , U2|Div0|auto_generated|divider|divider|StageOut[73]~450, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[85]~611 , U2|Div0|auto_generated|divider|divider|StageOut[85]~611, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[85]~453 , U2|Div0|auto_generated|divider|divider|StageOut[85]~453, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[84]~454 , U2|Div0|auto_generated|divider|divider|StageOut[84]~454, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[84]~612 , U2|Div0|auto_generated|divider|divider|StageOut[84]~612, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[83]~706 , U2|Div0|auto_generated|divider|divider|StageOut[83]~706, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[83]~455 , U2|Div0|auto_generated|divider|divider|StageOut[83]~455, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[82]~686 , U2|Div0|auto_generated|divider|divider|StageOut[82]~686, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[82]~456 , U2|Div0|auto_generated|divider|divider|StageOut[82]~456, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[81]~458 , U2|Div0|auto_generated|divider|divider|StageOut[81]~458, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[81]~457 , U2|Div0|auto_generated|divider|divider|StageOut[81]~457, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[86]~610 , U2|Div0|auto_generated|divider|divider|StageOut[86]~610, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[86]~452 , U2|Div0|auto_generated|divider|divider|StageOut[86]~452, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[94]~459 , U2|Div0|auto_generated|divider|divider|StageOut[94]~459, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[94]~613 , U2|Div0|auto_generated|divider|divider|StageOut[94]~613, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[93]~614 , U2|Div0|auto_generated|divider|divider|StageOut[93]~614, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[93]~460 , U2|Div0|auto_generated|divider|divider|StageOut[93]~460, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[92]~615 , U2|Div0|auto_generated|divider|divider|StageOut[92]~615, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[92]~461 , U2|Div0|auto_generated|divider|divider|StageOut[92]~461, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[91]~707 , U2|Div0|auto_generated|divider|divider|StageOut[91]~707, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[91]~462 , U2|Div0|auto_generated|divider|divider|StageOut[91]~462, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[90]~687 , U2|Div0|auto_generated|divider|divider|StageOut[90]~687, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[90]~463 , U2|Div0|auto_generated|divider|divider|StageOut[90]~463, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[89]~464 , U2|Div0|auto_generated|divider|divider|StageOut[89]~464, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[89]~465 , U2|Div0|auto_generated|divider|divider|StageOut[89]~465, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[102]~616 , U2|Div0|auto_generated|divider|divider|StageOut[102]~616, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[102]~466 , U2|Div0|auto_generated|divider|divider|StageOut[102]~466, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[101]~617 , U2|Div0|auto_generated|divider|divider|StageOut[101]~617, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[101]~467 , U2|Div0|auto_generated|divider|divider|StageOut[101]~467, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[100]~468 , U2|Div0|auto_generated|divider|divider|StageOut[100]~468, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[100]~618 , U2|Div0|auto_generated|divider|divider|StageOut[100]~618, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[99]~469 , U2|Div0|auto_generated|divider|divider|StageOut[99]~469, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[99]~708 , U2|Div0|auto_generated|divider|divider|StageOut[99]~708, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[98]~688 , U2|Div0|auto_generated|divider|divider|StageOut[98]~688, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[98]~470 , U2|Div0|auto_generated|divider|divider|StageOut[98]~470, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[97]~471 , U2|Div0|auto_generated|divider|divider|StageOut[97]~471, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[88]~473 , U2|Div0|auto_generated|divider|divider|StageOut[88]~473, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[88]~472 , U2|Div0|auto_generated|divider|divider|StageOut[88]~472, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[97]~474 , U2|Div0|auto_generated|divider|divider|StageOut[97]~474, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[110]~619 , U2|Div0|auto_generated|divider|divider|StageOut[110]~619, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[110]~475 , U2|Div0|auto_generated|divider|divider|StageOut[110]~475, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[109]~476 , U2|Div0|auto_generated|divider|divider|StageOut[109]~476, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[109]~620 , U2|Div0|auto_generated|divider|divider|StageOut[109]~620, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[108]~621 , U2|Div0|auto_generated|divider|divider|StageOut[108]~621, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[108]~477 , U2|Div0|auto_generated|divider|divider|StageOut[108]~477, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[107]~478 , U2|Div0|auto_generated|divider|divider|StageOut[107]~478, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[107]~709 , U2|Div0|auto_generated|divider|divider|StageOut[107]~709, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[106]~479 , U2|Div0|auto_generated|divider|divider|StageOut[106]~479, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[106]~689 , U2|Div0|auto_generated|divider|divider|StageOut[106]~689, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[105]~481 , U2|Div0|auto_generated|divider|divider|StageOut[105]~481, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[105]~480 , U2|Div0|auto_generated|divider|divider|StageOut[105]~480, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[118]~622 , U2|Div0|auto_generated|divider|divider|StageOut[118]~622, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[118]~482 , U2|Div0|auto_generated|divider|divider|StageOut[118]~482, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[117]~623 , U2|Div0|auto_generated|divider|divider|StageOut[117]~623, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[117]~483 , U2|Div0|auto_generated|divider|divider|StageOut[117]~483, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[116]~484 , U2|Div0|auto_generated|divider|divider|StageOut[116]~484, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[116]~624 , U2|Div0|auto_generated|divider|divider|StageOut[116]~624, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[115]~485 , U2|Div0|auto_generated|divider|divider|StageOut[115]~485, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[115]~625 , U2|Div0|auto_generated|divider|divider|StageOut[115]~625, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[114]~486 , U2|Div0|auto_generated|divider|divider|StageOut[114]~486, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[114]~690 , U2|Div0|auto_generated|divider|divider|StageOut[114]~690, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[113]~487 , U2|Div0|auto_generated|divider|divider|StageOut[113]~487, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[113]~488 , U2|Div0|auto_generated|divider|divider|StageOut[113]~488, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[126]~489 , U2|Div0|auto_generated|divider|divider|StageOut[126]~489, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[126]~626 , U2|Div0|auto_generated|divider|divider|StageOut[126]~626, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[125]~627 , U2|Div0|auto_generated|divider|divider|StageOut[125]~627, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[125]~490 , U2|Div0|auto_generated|divider|divider|StageOut[125]~490, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[124]~491 , U2|Div0|auto_generated|divider|divider|StageOut[124]~491, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[124]~628 , U2|Div0|auto_generated|divider|divider|StageOut[124]~628, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[123]~492 , U2|Div0|auto_generated|divider|divider|StageOut[123]~492, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[123]~710 , U2|Div0|auto_generated|divider|divider|StageOut[123]~710, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[122]~691 , U2|Div0|auto_generated|divider|divider|StageOut[122]~691, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[122]~493 , U2|Div0|auto_generated|divider|divider|StageOut[122]~493, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[121]~494 , U2|Div0|auto_generated|divider|divider|StageOut[121]~494, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[121]~495 , U2|Div0|auto_generated|divider|divider|StageOut[121]~495, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[134]~496 , U2|Div0|auto_generated|divider|divider|StageOut[134]~496, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[134]~629 , U2|Div0|auto_generated|divider|divider|StageOut[134]~629, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[133]~630 , U2|Div0|auto_generated|divider|divider|StageOut[133]~630, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[133]~497 , U2|Div0|auto_generated|divider|divider|StageOut[133]~497, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[132]~498 , U2|Div0|auto_generated|divider|divider|StageOut[132]~498, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[132]~631 , U2|Div0|auto_generated|divider|divider|StageOut[132]~631, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[131]~499 , U2|Div0|auto_generated|divider|divider|StageOut[131]~499, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[131]~711 , U2|Div0|auto_generated|divider|divider|StageOut[131]~711, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[130]~692 , U2|Div0|auto_generated|divider|divider|StageOut[130]~692, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[130]~500 , U2|Div0|auto_generated|divider|divider|StageOut[130]~500, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[129]~501 , U2|Div0|auto_generated|divider|divider|StageOut[129]~501, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[129]~502 , U2|Div0|auto_generated|divider|divider|StageOut[129]~502, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[140]~634 , U2|Div0|auto_generated|divider|divider|StageOut[140]~634, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[142]~503 , U2|Div0|auto_generated|divider|divider|StageOut[142]~503, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[142]~632 , U2|Div0|auto_generated|divider|divider|StageOut[142]~632, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[141]~504 , U2|Div0|auto_generated|divider|divider|StageOut[141]~504, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[141]~633 , U2|Div0|auto_generated|divider|divider|StageOut[141]~633, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[140]~505 , U2|Div0|auto_generated|divider|divider|StageOut[140]~505, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[139]~712 , U2|Div0|auto_generated|divider|divider|StageOut[139]~712, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[139]~506 , U2|Div0|auto_generated|divider|divider|StageOut[139]~506, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[138]~693 , U2|Div0|auto_generated|divider|divider|StageOut[138]~693, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[138]~507 , U2|Div0|auto_generated|divider|divider|StageOut[138]~507, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[137]~508 , U2|Div0|auto_generated|divider|divider|StageOut[137]~508, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[137]~509 , U2|Div0|auto_generated|divider|divider|StageOut[137]~509, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[149]~636 , U2|Div0|auto_generated|divider|divider|StageOut[149]~636, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[149]~511 , U2|Div0|auto_generated|divider|divider|StageOut[149]~511, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[148]~512 , U2|Div0|auto_generated|divider|divider|StageOut[148]~512, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[148]~637 , U2|Div0|auto_generated|divider|divider|StageOut[148]~637, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[147]~713 , U2|Div0|auto_generated|divider|divider|StageOut[147]~713, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[147]~513 , U2|Div0|auto_generated|divider|divider|StageOut[147]~513, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[146]~694 , U2|Div0|auto_generated|divider|divider|StageOut[146]~694, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[146]~514 , U2|Div0|auto_generated|divider|divider|StageOut[146]~514, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[136]~516 , U2|Div0|auto_generated|divider|divider|StageOut[136]~516, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[136]~517 , U2|Div0|auto_generated|divider|divider|StageOut[136]~517, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[145]~518 , U2|Div0|auto_generated|divider|divider|StageOut[145]~518, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[145]~515 , U2|Div0|auto_generated|divider|divider|StageOut[145]~515, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[150]~635 , U2|Div0|auto_generated|divider|divider|StageOut[150]~635, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[150]~510 , U2|Div0|auto_generated|divider|divider|StageOut[150]~510, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[158]~519 , U2|Div0|auto_generated|divider|divider|StageOut[158]~519, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[158]~638 , U2|Div0|auto_generated|divider|divider|StageOut[158]~638, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[157]~639 , U2|Div0|auto_generated|divider|divider|StageOut[157]~639, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[157]~520 , U2|Div0|auto_generated|divider|divider|StageOut[157]~520, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[156]~521 , U2|Div0|auto_generated|divider|divider|StageOut[156]~521, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[156]~640 , U2|Div0|auto_generated|divider|divider|StageOut[156]~640, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[155]~714 , U2|Div0|auto_generated|divider|divider|StageOut[155]~714, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[155]~522 , U2|Div0|auto_generated|divider|divider|StageOut[155]~522, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[154]~695 , U2|Div0|auto_generated|divider|divider|StageOut[154]~695, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[154]~523 , U2|Div0|auto_generated|divider|divider|StageOut[154]~523, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[153]~524 , U2|Div0|auto_generated|divider|divider|StageOut[153]~524, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[153]~525 , U2|Div0|auto_generated|divider|divider|StageOut[153]~525, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~12, PWM, 1
instance = comp, \U3|Add1~0 , U3|Add1~0, PWM, 1
instance = comp, \U3|Count[0] , U3|Count[0], PWM, 1
instance = comp, \U3|Add1~2 , U3|Add1~2, PWM, 1
instance = comp, \U3|Count[1] , U3|Count[1], PWM, 1
instance = comp, \U3|Add1~4 , U3|Add1~4, PWM, 1
instance = comp, \U3|Count[2] , U3|Count[2], PWM, 1
instance = comp, \U3|Equal0~0 , U3|Equal0~0, PWM, 1
instance = comp, \U3|Add1~6 , U3|Add1~6, PWM, 1
instance = comp, \U3|Count~0 , U3|Count~0, PWM, 1
instance = comp, \U3|Count[3] , U3|Count[3], PWM, 1
instance = comp, \U3|Add1~8 , U3|Add1~8, PWM, 1
instance = comp, \U3|Count[4] , U3|Count[4], PWM, 1
instance = comp, \U3|Add1~10 , U3|Add1~10, PWM, 1
instance = comp, \U3|Count[5] , U3|Count[5], PWM, 1
instance = comp, \U3|Add1~12 , U3|Add1~12, PWM, 1
instance = comp, \U3|Count~1 , U3|Count~1, PWM, 1
instance = comp, \U3|Count[6] , U3|Count[6], PWM, 1
instance = comp, \U3|Add1~14 , U3|Add1~14, PWM, 1
instance = comp, \U3|Count~2 , U3|Count~2, PWM, 1
instance = comp, \U3|Count[7] , U3|Count[7], PWM, 1
instance = comp, \U3|Equal0~1 , U3|Equal0~1, PWM, 1
instance = comp, \U3|cnt[0]~1 , U3|cnt[0]~1, PWM, 1
instance = comp, \U3|cnt[0] , U3|cnt[0], PWM, 1
instance = comp, \U3|cnt[1]~0 , U3|cnt[1]~0, PWM, 1
instance = comp, \U3|cnt[1] , U3|cnt[1], PWM, 1
instance = comp, \U3|Selector0~0 , U3|Selector0~0, PWM, 1
instance = comp, \U3|Selector0~1 , U3|Selector0~1, PWM, 1
instance = comp, \U3|W_DigitronCS_Out.0111~0 , U3|W_DigitronCS_Out.0111~0, PWM, 1
instance = comp, \Count_D_Display~input , Count_D_Display~input, PWM, 1
instance = comp, \Count_P_Display~input , Count_P_Display~input, PWM, 1
instance = comp, \U3|SingleNum~5 , U3|SingleNum~5, PWM, 1
instance = comp, \U3|SingleNum[4]~22 , U3|SingleNum[4]~22, PWM, 1
instance = comp, \U3|Selector0~2 , U3|Selector0~2, PWM, 1
instance = comp, \U3|Selector0~3 , U3|Selector0~3, PWM, 1
instance = comp, \U3|SingleNum[3]~25 , U3|SingleNum[3]~25, PWM, 1
instance = comp, \U3|SingleNum[3]~26 , U3|SingleNum[3]~26, PWM, 1
instance = comp, \U3|SingleNum[3] , U3|SingleNum[3], PWM, 1
instance = comp, \U3|SingleNum~7 , U3|SingleNum~7, PWM, 1
instance = comp, \U3|SingleNum~6 , U3|SingleNum~6, PWM, 1
instance = comp, \U3|SingleNum~14 , U3|SingleNum~14, PWM, 1
instance = comp, \U3|SingleNum~15 , U3|SingleNum~15, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, PWM, 1
instance = comp, \U3|SingleNum~28 , U3|SingleNum~28, PWM, 1
instance = comp, \U3|DigOutB[0]~0 , U3|DigOutB[0]~0, PWM, 1
instance = comp, \U3|W_DigitronCS_Out.0111~1 , U3|W_DigitronCS_Out.0111~1, PWM, 1
instance = comp, \U3|Selector2~2 , U3|Selector2~2, PWM, 1
instance = comp, \U3|Selector2~3 , U3|Selector2~3, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[166]~526 , U2|Div0|auto_generated|divider|divider|StageOut[166]~526, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[166]~641 , U2|Div0|auto_generated|divider|divider|StageOut[166]~641, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[165]~642 , U2|Div0|auto_generated|divider|divider|StageOut[165]~642, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[165]~527 , U2|Div0|auto_generated|divider|divider|StageOut[165]~527, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[164]~528 , U2|Div0|auto_generated|divider|divider|StageOut[164]~528, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[164]~643 , U2|Div0|auto_generated|divider|divider|StageOut[164]~643, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[163]~529 , U2|Div0|auto_generated|divider|divider|StageOut[163]~529, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[163]~644 , U2|Div0|auto_generated|divider|divider|StageOut[163]~644, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[162]~530 , U2|Div0|auto_generated|divider|divider|StageOut[162]~530, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[162]~696 , U2|Div0|auto_generated|divider|divider|StageOut[162]~696, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[161]~531 , U2|Div0|auto_generated|divider|divider|StageOut[161]~531, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[152]~532 , U2|Div0|auto_generated|divider|divider|StageOut[152]~532, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[152]~533 , U2|Div0|auto_generated|divider|divider|StageOut[152]~533, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[161]~534 , U2|Div0|auto_generated|divider|divider|StageOut[161]~534, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[174]~535 , U2|Div0|auto_generated|divider|divider|StageOut[174]~535, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[174]~645 , U2|Div0|auto_generated|divider|divider|StageOut[174]~645, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[173]~646 , U2|Div0|auto_generated|divider|divider|StageOut[173]~646, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[173]~536 , U2|Div0|auto_generated|divider|divider|StageOut[173]~536, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[172]~537 , U2|Div0|auto_generated|divider|divider|StageOut[172]~537, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[172]~647 , U2|Div0|auto_generated|divider|divider|StageOut[172]~647, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[171]~715 , U2|Div0|auto_generated|divider|divider|StageOut[171]~715, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[171]~538 , U2|Div0|auto_generated|divider|divider|StageOut[171]~538, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[170]~697 , U2|Div0|auto_generated|divider|divider|StageOut[170]~697, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[170]~539 , U2|Div0|auto_generated|divider|divider|StageOut[170]~539, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[169]~540 , U2|Div0|auto_generated|divider|divider|StageOut[169]~540, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[160]~541 , U2|Div0|auto_generated|divider|divider|StageOut[160]~541, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[160]~542 , U2|Div0|auto_generated|divider|divider|StageOut[160]~542, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[169]~543 , U2|Div0|auto_generated|divider|divider|StageOut[169]~543, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~12, PWM, 1
instance = comp, \U3|Selector2~0 , U3|Selector2~0, PWM, 1
instance = comp, \U3|Selector2~1 , U3|Selector2~1, PWM, 1
instance = comp, \U3|SingleNum[1]~20 , U3|SingleNum[1]~20, PWM, 1
instance = comp, \U3|SingleNum[1]~21 , U3|SingleNum[1]~21, PWM, 1
instance = comp, \U3|SingleNum[1] , U3|SingleNum[1], PWM, 1
instance = comp, \U3|SingleNum~10 , U3|SingleNum~10, PWM, 1
instance = comp, \U3|SingleNum~11 , U3|SingleNum~11, PWM, 1
instance = comp, \U3|Selector1~2 , U3|Selector1~2, PWM, 1
instance = comp, \U3|Selector1~3 , U3|Selector1~3, PWM, 1
instance = comp, \U3|Selector1~0 , U3|Selector1~0, PWM, 1
instance = comp, \U3|Selector1~1 , U3|Selector1~1, PWM, 1
instance = comp, \U3|SingleNum[2]~23 , U3|SingleNum[2]~23, PWM, 1
instance = comp, \U3|SingleNum[2]~24 , U3|SingleNum[2]~24, PWM, 1
instance = comp, \U3|SingleNum[2] , U3|SingleNum[2], PWM, 1
instance = comp, \U3|SingleNum~12 , U3|SingleNum~12, PWM, 1
instance = comp, \U3|SingleNum~13 , U3|SingleNum~13, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[54]~1 , U3|Div1|auto_generated|divider|divider|StageOut[54]~1, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[54]~0 , U3|Div1|auto_generated|divider|divider|StageOut[54]~0, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[53]~2 , U3|Div1|auto_generated|divider|divider|StageOut[53]~2, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[53]~3 , U3|Div1|auto_generated|divider|divider|StageOut[53]~3, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[52]~4 , U3|Div1|auto_generated|divider|divider|StageOut[52]~4, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[52]~5 , U3|Div1|auto_generated|divider|divider|StageOut[52]~5, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[51]~6 , U3|Div1|auto_generated|divider|divider|StageOut[51]~6, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[51]~7 , U3|Div1|auto_generated|divider|divider|StageOut[51]~7, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[50]~8 , U3|Div1|auto_generated|divider|divider|StageOut[50]~8, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[50]~9 , U3|Div1|auto_generated|divider|divider|StageOut[50]~9, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[49]~10 , U3|Div1|auto_generated|divider|divider|StageOut[49]~10, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[49]~11 , U3|Div1|auto_generated|divider|divider|StageOut[49]~11, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~1 , U3|Div1|auto_generated|divider|divider|op_6~1, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~3 , U3|Div1|auto_generated|divider|divider|op_6~3, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~5 , U3|Div1|auto_generated|divider|divider|op_6~5, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~7 , U3|Div1|auto_generated|divider|divider|op_6~7, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~9 , U3|Div1|auto_generated|divider|divider|op_6~9, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~11 , U3|Div1|auto_generated|divider|divider|op_6~11, PWM, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_6~12 , U3|Div1|auto_generated|divider|divider|op_6~12, PWM, 1
instance = comp, \U3|SingleNum~27 , U3|SingleNum~27, PWM, 1
instance = comp, \U3|Selector3~2 , U3|Selector3~2, PWM, 1
instance = comp, \U3|Selector3~3 , U3|Selector3~3, PWM, 1
instance = comp, \U3|Selector3~0 , U3|Selector3~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[182]~648 , U2|Div0|auto_generated|divider|divider|StageOut[182]~648, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[182]~544 , U2|Div0|auto_generated|divider|divider|StageOut[182]~544, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[181]~649 , U2|Div0|auto_generated|divider|divider|StageOut[181]~649, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[181]~545 , U2|Div0|auto_generated|divider|divider|StageOut[181]~545, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[180]~650 , U2|Div0|auto_generated|divider|divider|StageOut[180]~650, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[180]~546 , U2|Div0|auto_generated|divider|divider|StageOut[180]~546, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[179]~547 , U2|Div0|auto_generated|divider|divider|StageOut[179]~547, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[179]~651 , U2|Div0|auto_generated|divider|divider|StageOut[179]~651, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[178]~698 , U2|Div0|auto_generated|divider|divider|StageOut[178]~698, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[178]~548 , U2|Div0|auto_generated|divider|divider|StageOut[178]~548, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[177]~550 , U2|Div0|auto_generated|divider|divider|StageOut[177]~550, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[177]~549 , U2|Div0|auto_generated|divider|divider|StageOut[177]~549, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~12, PWM, 1
instance = comp, \U3|Selector3~1 , U3|Selector3~1, PWM, 1
instance = comp, \U3|SingleNum[0]~18 , U3|SingleNum[0]~18, PWM, 1
instance = comp, \U3|SingleNum[0]~19 , U3|SingleNum[0]~19, PWM, 1
instance = comp, \U3|SingleNum[0] , U3|SingleNum[0], PWM, 1
instance = comp, \U3|SingleNum~8 , U3|SingleNum~8, PWM, 1
instance = comp, \U3|SingleNum~9 , U3|SingleNum~9, PWM, 1
instance = comp, \U3|Mux3~0 , U3|Mux3~0, PWM, 1
instance = comp, \U3|W_DigitronCS_Out.1101~0 , U3|W_DigitronCS_Out.1101~0, PWM, 1
instance = comp, \U3|SingleNum[4] , U3|SingleNum[4], PWM, 1
instance = comp, \U3|SingleNum~16 , U3|SingleNum~16, PWM, 1
instance = comp, \U3|SingleNum~17 , U3|SingleNum~17, PWM, 1
instance = comp, \U3|Mux3~1 , U3|Mux3~1, PWM, 1
instance = comp, \U3|W_Digitron_Out[6]~0 , U3|W_Digitron_Out[6]~0, PWM, 1
instance = comp, \U3|W_Digitron_Out[6]~1 , U3|W_Digitron_Out[6]~1, PWM, 1
instance = comp, \U3|W_Digitron_Out[6]~1clkctrl , U3|W_Digitron_Out[6]~1clkctrl, PWM, 1
instance = comp, \U3|W_Digitron_Out[0] , U3|W_Digitron_Out[0], PWM, 1
instance = comp, \U3|Mux2~0 , U3|Mux2~0, PWM, 1
instance = comp, \U3|W_Digitron_Out[1] , U3|W_Digitron_Out[1], PWM, 1
instance = comp, \U3|Mux1~0 , U3|Mux1~0, PWM, 1
instance = comp, \U3|W_Digitron_Out[2] , U3|W_Digitron_Out[2], PWM, 1
instance = comp, \U3|Mux0~0 , U3|Mux0~0, PWM, 1
instance = comp, \U3|W_Digitron_Out[3] , U3|W_Digitron_Out[3], PWM, 1
instance = comp, \U3|Mux4~0 , U3|Mux4~0, PWM, 1
instance = comp, \U3|Mux4~1 , U3|Mux4~1, PWM, 1
instance = comp, \U3|W_Digitron_Out[4] , U3|W_Digitron_Out[4], PWM, 1
instance = comp, \U3|Mux5~0 , U3|Mux5~0, PWM, 1
instance = comp, \U3|Mux5~1 , U3|Mux5~1, PWM, 1
instance = comp, \U3|W_Digitron_Out[5] , U3|W_Digitron_Out[5], PWM, 1
instance = comp, \U3|Mux6~0 , U3|Mux6~0, PWM, 1
instance = comp, \U3|Mux6~1 , U3|Mux6~1, PWM, 1
instance = comp, \U3|W_Digitron_Out[6] , U3|W_Digitron_Out[6], PWM, 1
instance = comp, \U3|W_DigitronCS_Out.1110~0 , U3|W_DigitronCS_Out.1110~0, PWM, 1
instance = comp, \U3|W_DigitronCS_Out.1011~0 , U3|W_DigitronCS_Out.1011~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[190]~652 , U2|Div0|auto_generated|divider|divider|StageOut[190]~652, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[190]~551 , U2|Div0|auto_generated|divider|divider|StageOut[190]~551, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[189]~552 , U2|Div0|auto_generated|divider|divider|StageOut[189]~552, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[189]~653 , U2|Div0|auto_generated|divider|divider|StageOut[189]~653, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[188]~553 , U2|Div0|auto_generated|divider|divider|StageOut[188]~553, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[188]~654 , U2|Div0|auto_generated|divider|divider|StageOut[188]~654, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[187]~554 , U2|Div0|auto_generated|divider|divider|StageOut[187]~554, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[187]~655 , U2|Div0|auto_generated|divider|divider|StageOut[187]~655, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[186]~555 , U2|Div0|auto_generated|divider|divider|StageOut[186]~555, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[186]~699 , U2|Div0|auto_generated|divider|divider|StageOut[186]~699, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[176]~557 , U2|Div0|auto_generated|divider|divider|StageOut[176]~557, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[176]~558 , U2|Div0|auto_generated|divider|divider|StageOut[176]~558, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[185]~559 , U2|Div0|auto_generated|divider|divider|StageOut[185]~559, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[185]~556 , U2|Div0|auto_generated|divider|divider|StageOut[185]~556, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[192]~574 , U2|Div0|auto_generated|divider|divider|StageOut[192]~574, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[192]~573 , U2|Div0|auto_generated|divider|divider|StageOut[192]~573, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~14 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~14, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[198]~656 , U2|Div0|auto_generated|divider|divider|StageOut[198]~656, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[198]~560 , U2|Div0|auto_generated|divider|divider|StageOut[198]~560, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[197]~561 , U2|Div0|auto_generated|divider|divider|StageOut[197]~561, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[197]~657 , U2|Div0|auto_generated|divider|divider|StageOut[197]~657, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[196]~562 , U2|Div0|auto_generated|divider|divider|StageOut[196]~562, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[196]~658 , U2|Div0|auto_generated|divider|divider|StageOut[196]~658, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[195]~716 , U2|Div0|auto_generated|divider|divider|StageOut[195]~716, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[195]~563 , U2|Div0|auto_generated|divider|divider|StageOut[195]~563, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[194]~564 , U2|Div0|auto_generated|divider|divider|StageOut[194]~564, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[194]~700 , U2|Div0|auto_generated|divider|divider|StageOut[194]~700, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[193]~566 , U2|Div0|auto_generated|divider|divider|StageOut[193]~566, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[193]~565 , U2|Div0|auto_generated|divider|divider|StageOut[193]~565, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[201]~575 , U2|Div0|auto_generated|divider|divider|StageOut[201]~575, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[201]~572 , U2|Div0|auto_generated|divider|divider|StageOut[201]~572, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[206]~659 , U2|Div0|auto_generated|divider|divider|StageOut[206]~659, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[206]~567 , U2|Div0|auto_generated|divider|divider|StageOut[206]~567, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[205]~568 , U2|Div0|auto_generated|divider|divider|StageOut[205]~568, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[205]~660 , U2|Div0|auto_generated|divider|divider|StageOut[205]~660, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[204]~661 , U2|Div0|auto_generated|divider|divider|StageOut[204]~661, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[204]~569 , U2|Div0|auto_generated|divider|divider|StageOut[204]~569, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[203]~570 , U2|Div0|auto_generated|divider|divider|StageOut[203]~570, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[203]~662 , U2|Div0|auto_generated|divider|divider|StageOut[203]~662, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[202]~571 , U2|Div0|auto_generated|divider|divider|StageOut[202]~571, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[202]~701 , U2|Div0|auto_generated|divider|divider|StageOut[202]~701, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~11 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~12 , U2|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[210]~702 , U2|Div0|auto_generated|divider|divider|StageOut[210]~702, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[214]~576 , U2|Div0|auto_generated|divider|divider|StageOut[214]~576, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[214]~663 , U2|Div0|auto_generated|divider|divider|StageOut[214]~663, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[213]~664 , U2|Div0|auto_generated|divider|divider|StageOut[213]~664, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[213]~577 , U2|Div0|auto_generated|divider|divider|StageOut[213]~577, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[212]~665 , U2|Div0|auto_generated|divider|divider|StageOut[212]~665, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[212]~578 , U2|Div0|auto_generated|divider|divider|StageOut[212]~578, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[211]~579 , U2|Div0|auto_generated|divider|divider|StageOut[211]~579, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[211]~717 , U2|Div0|auto_generated|divider|divider|StageOut[211]~717, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[210]~580 , U2|Div0|auto_generated|divider|divider|StageOut[210]~580, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[209]~581 , U2|Div0|auto_generated|divider|divider|StageOut[209]~581, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[209]~582 , U2|Div0|auto_generated|divider|divider|StageOut[209]~582, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~0 , U2|Div0|auto_generated|divider|divider|op_19~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~2 , U2|Div0|auto_generated|divider|divider|op_19~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~4 , U2|Div0|auto_generated|divider|divider|op_19~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~6 , U2|Div0|auto_generated|divider|divider|op_19~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~8 , U2|Div0|auto_generated|divider|divider|op_19~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~11 , U2|Div0|auto_generated|divider|divider|op_19~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_19~12 , U2|Div0|auto_generated|divider|divider|op_19~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[219]~669 , U2|Div0|auto_generated|divider|divider|StageOut[219]~669, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[219]~586 , U2|Div0|auto_generated|divider|divider|StageOut[219]~586, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[218]~587 , U2|Div0|auto_generated|divider|divider|StageOut[218]~587, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[218]~703 , U2|Div0|auto_generated|divider|divider|StageOut[218]~703, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[217]~588 , U2|Div0|auto_generated|divider|divider|StageOut[217]~588, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[217]~589 , U2|Div0|auto_generated|divider|divider|StageOut[217]~589, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~0 , U2|Div0|auto_generated|divider|divider|op_20~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~2 , U2|Div0|auto_generated|divider|divider|op_20~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~4 , U2|Div0|auto_generated|divider|divider|op_20~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[222]~583 , U2|Div0|auto_generated|divider|divider|StageOut[222]~583, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[222]~666 , U2|Div0|auto_generated|divider|divider|StageOut[222]~666, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[221]~584 , U2|Div0|auto_generated|divider|divider|StageOut[221]~584, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[221]~667 , U2|Div0|auto_generated|divider|divider|StageOut[221]~667, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[220]~668 , U2|Div0|auto_generated|divider|divider|StageOut[220]~668, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[220]~585 , U2|Div0|auto_generated|divider|divider|StageOut[220]~585, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~6 , U2|Div0|auto_generated|divider|divider|op_20~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~8 , U2|Div0|auto_generated|divider|divider|op_20~8, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~11 , U2|Div0|auto_generated|divider|divider|op_20~11, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_20~12 , U2|Div0|auto_generated|divider|divider|op_20~12, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[228]~592 , U2|Div0|auto_generated|divider|divider|StageOut[228]~592, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[228]~672 , U2|Div0|auto_generated|divider|divider|StageOut[228]~672, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[227]~718 , U2|Div0|auto_generated|divider|divider|StageOut[227]~718, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[227]~593 , U2|Div0|auto_generated|divider|divider|StageOut[227]~593, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[226]~704 , U2|Div0|auto_generated|divider|divider|StageOut[226]~704, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[226]~594 , U2|Div0|auto_generated|divider|divider|StageOut[226]~594, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~0 , U2|Div0|auto_generated|divider|divider|op_21~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~2 , U2|Div0|auto_generated|divider|divider|op_21~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~4 , U2|Div0|auto_generated|divider|divider|op_21~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[230]~590 , U2|Div0|auto_generated|divider|divider|StageOut[230]~590, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[230]~670 , U2|Div0|auto_generated|divider|divider|StageOut[230]~670, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[229]~671 , U2|Div0|auto_generated|divider|divider|StageOut[229]~671, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[229]~591 , U2|Div0|auto_generated|divider|divider|StageOut[229]~591, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~6 , U2|Div0|auto_generated|divider|divider|op_21~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~9 , U2|Div0|auto_generated|divider|divider|op_21~9, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_21~10 , U2|Div0|auto_generated|divider|divider|op_21~10, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[237]~674 , U2|Div0|auto_generated|divider|divider|StageOut[237]~674, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[238]~595 , U2|Div0|auto_generated|divider|divider|StageOut[238]~595, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[238]~673 , U2|Div0|auto_generated|divider|divider|StageOut[238]~673, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[237]~596 , U2|Div0|auto_generated|divider|divider|StageOut[237]~596, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[236]~675 , U2|Div0|auto_generated|divider|divider|StageOut[236]~675, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[236]~597 , U2|Div0|auto_generated|divider|divider|StageOut[236]~597, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[235]~719 , U2|Div0|auto_generated|divider|divider|StageOut[235]~719, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[235]~598 , U2|Div0|auto_generated|divider|divider|StageOut[235]~598, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~0 , U2|Div0|auto_generated|divider|divider|op_23~0, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~2 , U2|Div0|auto_generated|divider|divider|op_23~2, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~4 , U2|Div0|auto_generated|divider|divider|op_23~4, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~6 , U2|Div0|auto_generated|divider|divider|op_23~6, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~9 , U2|Div0|auto_generated|divider|divider|op_23~9, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_23~10 , U2|Div0|auto_generated|divider|divider|op_23~10, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[246]~676 , U2|Div0|auto_generated|divider|divider|StageOut[246]~676, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[246]~599 , U2|Div0|auto_generated|divider|divider|StageOut[246]~599, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[245]~600 , U2|Div0|auto_generated|divider|divider|StageOut[245]~600, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[245]~677 , U2|Div0|auto_generated|divider|divider|StageOut[245]~677, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[244]~678 , U2|Div0|auto_generated|divider|divider|StageOut[244]~678, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[244]~601 , U2|Div0|auto_generated|divider|divider|StageOut[244]~601, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[243]~603 , U2|Div0|auto_generated|divider|divider|StageOut[243]~603, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[243]~602 , U2|Div0|auto_generated|divider|divider|StageOut[243]~602, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~1 , U2|Div0|auto_generated|divider|divider|op_24~1, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~3 , U2|Div0|auto_generated|divider|divider|op_24~3, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~5 , U2|Div0|auto_generated|divider|divider|op_24~5, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~7 , U2|Div0|auto_generated|divider|divider|op_24~7, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~9 , U2|Div0|auto_generated|divider|divider|op_24~9, PWM, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|op_24~10 , U2|Div0|auto_generated|divider|divider|op_24~10, PWM, 1
instance = comp, \U3|DigOutA[0]~12 , U3|DigOutA[0]~12, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[18]~31 , U3|Mod0|auto_generated|divider|divider|StageOut[18]~31, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[18]~30 , U3|Mod0|auto_generated|divider|divider|StageOut[18]~30, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[17]~33 , U3|Mod0|auto_generated|divider|divider|StageOut[17]~33, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[17]~32 , U3|Mod0|auto_generated|divider|divider|StageOut[17]~32, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[16]~35 , U3|Mod0|auto_generated|divider|divider|StageOut[16]~35, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[16]~34 , U3|Mod0|auto_generated|divider|divider|StageOut[16]~34, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , U3|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[15]~37 , U3|Mod0|auto_generated|divider|divider|StageOut[15]~37, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[15]~36 , U3|Mod0|auto_generated|divider|divider|StageOut[15]~36, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[22]~39 , U3|Mod0|auto_generated|divider|divider|StageOut[22]~39, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[22]~40 , U3|Mod0|auto_generated|divider|divider|StageOut[22]~40, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[21]~60 , U3|Mod0|auto_generated|divider|divider|StageOut[21]~60, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[21]~41 , U3|Mod0|auto_generated|divider|divider|StageOut[21]~41, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[20]~42 , U3|Mod0|auto_generated|divider|divider|StageOut[20]~42, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[20]~43 , U3|Mod0|auto_generated|divider|divider|StageOut[20]~43, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[23]~38 , U3|Mod0|auto_generated|divider|divider|StageOut[23]~38, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[23]~59 , U3|Mod0|auto_generated|divider|divider|StageOut[23]~59, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[28]~44 , U3|Mod0|auto_generated|divider|divider|StageOut[28]~44, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[28]~56 , U3|Mod0|auto_generated|divider|divider|StageOut[28]~56, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[27]~57 , U3|Mod0|auto_generated|divider|divider|StageOut[27]~57, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[27]~45 , U3|Mod0|auto_generated|divider|divider|StageOut[27]~45, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[26]~46 , U3|Mod0|auto_generated|divider|divider|StageOut[26]~46, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[26]~47 , U3|Mod0|auto_generated|divider|divider|StageOut[26]~47, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[25]~49 , U3|Mod0|auto_generated|divider|divider|StageOut[25]~49, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[25]~48 , U3|Mod0|auto_generated|divider|divider|StageOut[25]~48, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[30]~50 , U3|Mod0|auto_generated|divider|divider|StageOut[30]~50, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~10, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[30]~51 , U3|Mod0|auto_generated|divider|divider|StageOut[30]~51, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|op_6~0 , U3|Mod0|auto_generated|divider|divider|op_6~0, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[33]~52 , U3|Mod0|auto_generated|divider|divider|StageOut[33]~52, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[33]~58 , U3|Mod0|auto_generated|divider|divider|StageOut[33]~58, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[32]~53 , U3|Mod0|auto_generated|divider|divider|StageOut[32]~53, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[32]~61 , U3|Mod0|auto_generated|divider|divider|StageOut[32]~61, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[31]~54 , U3|Mod0|auto_generated|divider|divider|StageOut[31]~54, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[31]~55 , U3|Mod0|auto_generated|divider|divider|StageOut[31]~55, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|op_6~2 , U3|Mod0|auto_generated|divider|divider|op_6~2, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|op_6~4 , U3|Mod0|auto_generated|divider|divider|op_6~4, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|op_6~7 , U3|Mod0|auto_generated|divider|divider|op_6~7, PWM, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|op_6~8 , U3|Mod0|auto_generated|divider|divider|op_6~8, PWM, 1
instance = comp, \U3|DigOutA[1]~13 , U3|DigOutA[1]~13, PWM, 1
instance = comp, \U3|DigOutA[1]~16 , U3|DigOutA[1]~16, PWM, 1
instance = comp, \U3|DigOutA[1]~17 , U3|DigOutA[1]~17, PWM, 1
instance = comp, \U3|DigOutA[2]~14 , U3|DigOutA[2]~14, PWM, 1
instance = comp, \U3|DigOutA[2]~18 , U3|DigOutA[2]~18, PWM, 1
instance = comp, \U3|DigOutA[2]~19 , U3|DigOutA[2]~19, PWM, 1
instance = comp, \U3|DigOutA[3]~15 , U3|DigOutA[3]~15, PWM, 1
instance = comp, \U3|DigOutA[3]~20 , U3|DigOutA[3]~20, PWM, 1
instance = comp, \U3|DigOutA[3]~21 , U3|DigOutA[3]~21, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 , U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[18]~31 , U3|Div0|auto_generated|divider|divider|StageOut[18]~31, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[18]~30 , U3|Div0|auto_generated|divider|divider|StageOut[18]~30, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[17]~33 , U3|Div0|auto_generated|divider|divider|StageOut[17]~33, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[17]~32 , U3|Div0|auto_generated|divider|divider|StageOut[17]~32, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[16]~34 , U3|Div0|auto_generated|divider|divider|StageOut[16]~34, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[16]~35 , U3|Div0|auto_generated|divider|divider|StageOut[16]~35, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[15]~36 , U3|Div0|auto_generated|divider|divider|StageOut[15]~36, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8 , U3|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[15]~37 , U3|Div0|auto_generated|divider|divider|StageOut[15]~37, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , U3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[23]~38 , U3|Div0|auto_generated|divider|divider|StageOut[23]~38, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[23]~59 , U3|Div0|auto_generated|divider|divider|StageOut[23]~59, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[22]~40 , U3|Div0|auto_generated|divider|divider|StageOut[22]~40, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[22]~39 , U3|Div0|auto_generated|divider|divider|StageOut[22]~39, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[21]~41 , U3|Div0|auto_generated|divider|divider|StageOut[21]~41, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[21]~60 , U3|Div0|auto_generated|divider|divider|StageOut[21]~60, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[20]~43 , U3|Div0|auto_generated|divider|divider|StageOut[20]~43, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[20]~42 , U3|Div0|auto_generated|divider|divider|StageOut[20]~42, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[33]~1 , U3|Mod1|auto_generated|divider|divider|StageOut[33]~1, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[33]~0 , U3|Mod1|auto_generated|divider|divider|StageOut[33]~0, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[32]~3 , U3|Mod1|auto_generated|divider|divider|StageOut[32]~3, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[32]~2 , U3|Mod1|auto_generated|divider|divider|StageOut[32]~2, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[31]~4 , U3|Mod1|auto_generated|divider|divider|StageOut[31]~4, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[31]~5 , U3|Mod1|auto_generated|divider|divider|StageOut[31]~5, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[28]~44 , U3|Div0|auto_generated|divider|divider|StageOut[28]~44, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[28]~56 , U3|Div0|auto_generated|divider|divider|StageOut[28]~56, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[27]~57 , U3|Div0|auto_generated|divider|divider|StageOut[27]~57, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[27]~45 , U3|Div0|auto_generated|divider|divider|StageOut[27]~45, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[26]~46 , U3|Div0|auto_generated|divider|divider|StageOut[26]~46, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[26]~47 , U3|Div0|auto_generated|divider|divider|StageOut[26]~47, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[25]~49 , U3|Div0|auto_generated|divider|divider|StageOut[25]~49, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[25]~48 , U3|Div0|auto_generated|divider|divider|StageOut[25]~48, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , U3|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[30]~7 , U3|Mod1|auto_generated|divider|divider|StageOut[30]~7, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|StageOut[30]~6 , U3|Mod1|auto_generated|divider|divider|StageOut[30]~6, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[33]~58 , U3|Div0|auto_generated|divider|divider|StageOut[33]~58, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[33]~50 , U3|Div0|auto_generated|divider|divider|StageOut[33]~50, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[32]~51 , U3|Div0|auto_generated|divider|divider|StageOut[32]~51, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[32]~61 , U3|Div0|auto_generated|divider|divider|StageOut[32]~61, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[31]~52 , U3|Div0|auto_generated|divider|divider|StageOut[31]~52, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[31]~53 , U3|Div0|auto_generated|divider|divider|StageOut[31]~53, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[30]~55 , U3|Div0|auto_generated|divider|divider|StageOut[30]~55, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[30]~54 , U3|Div0|auto_generated|divider|divider|StageOut[30]~54, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_6~1 , U3|Div0|auto_generated|divider|divider|op_6~1, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_6~3 , U3|Div0|auto_generated|divider|divider|op_6~3, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_6~5 , U3|Div0|auto_generated|divider|divider|op_6~5, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_6~7 , U3|Div0|auto_generated|divider|divider|op_6~7, PWM, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_6~8 , U3|Div0|auto_generated|divider|divider|op_6~8, PWM, 1
instance = comp, \U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , U3|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, PWM, 1
instance = comp, \U3|DigOutB[0]~2 , U3|DigOutB[0]~2, PWM, 1
instance = comp, \U3|DigOutB[0]~3 , U3|DigOutB[0]~3, PWM, 1
instance = comp, \U3|DigOutB[0]~4 , U3|DigOutB[0]~4, PWM, 1
instance = comp, \U3|DigOutB[1]~5 , U3|DigOutB[1]~5, PWM, 1
instance = comp, \U3|DigOutB[1]~6 , U3|DigOutB[1]~6, PWM, 1
instance = comp, \U3|DigOutB[3]~1 , U3|DigOutB[3]~1, PWM, 1
instance = comp, \U3|SingleNum~4 , U3|SingleNum~4, PWM, 1
instance = comp, \U3|DigOutB[1]~7 , U3|DigOutB[1]~7, PWM, 1
instance = comp, \U3|DigOutB[2]~8 , U3|DigOutB[2]~8, PWM, 1
instance = comp, \U3|DigOutB[2]~9 , U3|DigOutB[2]~9, PWM, 1
instance = comp, \U3|DigOutB[2]~10 , U3|DigOutB[2]~10, PWM, 1
instance = comp, \U3|DigOutB[3]~11 , U3|DigOutB[3]~11, PWM, 1
instance = comp, \U3|DigOutB[3]~12 , U3|DigOutB[3]~12, PWM, 1
instance = comp, \U3|DigOutB[3]~13 , U3|DigOutB[3]~13, PWM, 1
instance = comp, \U2|cnt[0]~24 , U2|cnt[0]~24, PWM, 1
instance = comp, \U2|Add0~1 , U2|Add0~1, PWM, 1
instance = comp, \U2|Add0~2 , U2|Add0~2, PWM, 1
instance = comp, \U2|Add0~4 , U2|Add0~4, PWM, 1
instance = comp, \U2|Add0~6 , U2|Add0~6, PWM, 1
instance = comp, \U2|Add0~8 , U2|Add0~8, PWM, 1
instance = comp, \U2|Add0~10 , U2|Add0~10, PWM, 1
instance = comp, \U2|Add0~12 , U2|Add0~12, PWM, 1
instance = comp, \U2|Add0~14 , U2|Add0~14, PWM, 1
instance = comp, \U2|Add0~16 , U2|Add0~16, PWM, 1
instance = comp, \U2|Add0~18 , U2|Add0~18, PWM, 1
instance = comp, \U2|Add0~20 , U2|Add0~20, PWM, 1
instance = comp, \U2|Add0~22 , U2|Add0~22, PWM, 1
instance = comp, \U2|Add0~24 , U2|Add0~24, PWM, 1
instance = comp, \U2|Add0~26 , U2|Add0~26, PWM, 1
instance = comp, \U2|Add0~28 , U2|Add0~28, PWM, 1
instance = comp, \U2|Add0~30 , U2|Add0~30, PWM, 1
instance = comp, \U2|Add0~32 , U2|Add0~32, PWM, 1
instance = comp, \U2|Add0~34 , U2|Add0~34, PWM, 1
instance = comp, \U2|Equal0~10 , U2|Equal0~10, PWM, 1
instance = comp, \U2|Add0~36 , U2|Add0~36, PWM, 1
instance = comp, \U2|Add0~38 , U2|Add0~38, PWM, 1
instance = comp, \U2|Equal0~11 , U2|Equal0~11, PWM, 1
instance = comp, \U2|Equal0~12 , U2|Equal0~12, PWM, 1
instance = comp, \U2|Equal0~13 , U2|Equal0~13, PWM, 1
instance = comp, \U2|Equal0~0 , U2|Equal0~0, PWM, 1
instance = comp, \U2|Equal0~2 , U2|Equal0~2, PWM, 1
instance = comp, \U2|Equal0~3 , U2|Equal0~3, PWM, 1
instance = comp, \U2|Equal0~1 , U2|Equal0~1, PWM, 1
instance = comp, \U2|Equal0~4 , U2|Equal0~4, PWM, 1
instance = comp, \U2|Equal0~5 , U2|Equal0~5, PWM, 1
instance = comp, \U2|Equal0~7 , U2|Equal0~7, PWM, 1
instance = comp, \U2|Equal0~8 , U2|Equal0~8, PWM, 1
instance = comp, \U2|Equal0~6 , U2|Equal0~6, PWM, 1
instance = comp, \U2|Equal0~9 , U2|Equal0~9, PWM, 1
instance = comp, \U2|Equal0~14 , U2|Equal0~14, PWM, 1
instance = comp, \U2|cnt[0] , U2|cnt[0], PWM, 1
instance = comp, \U2|cnt[1]~26 , U2|cnt[1]~26, PWM, 1
instance = comp, \U2|cnt[1] , U2|cnt[1], PWM, 1
instance = comp, \U2|cnt[2]~28 , U2|cnt[2]~28, PWM, 1
instance = comp, \U2|cnt[2] , U2|cnt[2], PWM, 1
instance = comp, \U2|cnt[3]~30 , U2|cnt[3]~30, PWM, 1
instance = comp, \U2|cnt[3] , U2|cnt[3], PWM, 1
instance = comp, \U2|cnt[4]~32 , U2|cnt[4]~32, PWM, 1
instance = comp, \U2|cnt[4] , U2|cnt[4], PWM, 1
instance = comp, \U2|cnt[5]~34 , U2|cnt[5]~34, PWM, 1
instance = comp, \U2|cnt[5] , U2|cnt[5], PWM, 1
instance = comp, \U2|cnt[6]~36 , U2|cnt[6]~36, PWM, 1
instance = comp, \U2|cnt[6] , U2|cnt[6], PWM, 1
instance = comp, \U2|cnt[7]~38 , U2|cnt[7]~38, PWM, 1
instance = comp, \U2|cnt[7] , U2|cnt[7], PWM, 1
instance = comp, \U2|cnt[8]~40 , U2|cnt[8]~40, PWM, 1
instance = comp, \U2|cnt[8] , U2|cnt[8], PWM, 1
instance = comp, \U2|cnt[9]~42 , U2|cnt[9]~42, PWM, 1
instance = comp, \U2|cnt[9] , U2|cnt[9], PWM, 1
instance = comp, \U2|cnt[10]~44 , U2|cnt[10]~44, PWM, 1
instance = comp, \U2|cnt[10] , U2|cnt[10], PWM, 1
instance = comp, \U2|cnt[11]~46 , U2|cnt[11]~46, PWM, 1
instance = comp, \U2|cnt[11] , U2|cnt[11], PWM, 1
instance = comp, \U2|cnt[12]~48 , U2|cnt[12]~48, PWM, 1
instance = comp, \U2|cnt[12] , U2|cnt[12], PWM, 1
instance = comp, \U2|cnt[13]~50 , U2|cnt[13]~50, PWM, 1
instance = comp, \U2|cnt[13] , U2|cnt[13], PWM, 1
instance = comp, \U2|cnt[14]~52 , U2|cnt[14]~52, PWM, 1
instance = comp, \U2|cnt[14] , U2|cnt[14], PWM, 1
instance = comp, \U2|cnt[15]~54 , U2|cnt[15]~54, PWM, 1
instance = comp, \U2|cnt[15] , U2|cnt[15], PWM, 1
instance = comp, \U2|cnt[16]~56 , U2|cnt[16]~56, PWM, 1
instance = comp, \U2|cnt[16] , U2|cnt[16], PWM, 1
instance = comp, \U2|cnt[17]~58 , U2|cnt[17]~58, PWM, 1
instance = comp, \U2|cnt[17] , U2|cnt[17], PWM, 1
instance = comp, \U2|cnt[18]~60 , U2|cnt[18]~60, PWM, 1
instance = comp, \U2|cnt[18] , U2|cnt[18], PWM, 1
instance = comp, \U2|cnt[19]~62 , U2|cnt[19]~62, PWM, 1
instance = comp, \U2|cnt[19] , U2|cnt[19], PWM, 1
instance = comp, \U2|cnt[20]~64 , U2|cnt[20]~64, PWM, 1
instance = comp, \U2|cnt[20] , U2|cnt[20], PWM, 1
instance = comp, \U2|cnt[21]~66 , U2|cnt[21]~66, PWM, 1
instance = comp, \U2|cnt[21] , U2|cnt[21], PWM, 1
instance = comp, \U2|cnt[22]~68 , U2|cnt[22]~68, PWM, 1
instance = comp, \U2|cnt[22] , U2|cnt[22], PWM, 1
instance = comp, \U2|cnt[23]~70 , U2|cnt[23]~70, PWM, 1
instance = comp, \U2|cnt[23] , U2|cnt[23], PWM, 1
instance = comp, \U2|LessThan0~1 , U2|LessThan0~1, PWM, 1
instance = comp, \U2|LessThan0~3 , U2|LessThan0~3, PWM, 1
instance = comp, \U2|LessThan0~5 , U2|LessThan0~5, PWM, 1
instance = comp, \U2|LessThan0~7 , U2|LessThan0~7, PWM, 1
instance = comp, \U2|LessThan0~9 , U2|LessThan0~9, PWM, 1
instance = comp, \U2|LessThan0~11 , U2|LessThan0~11, PWM, 1
instance = comp, \U2|LessThan0~13 , U2|LessThan0~13, PWM, 1
instance = comp, \U2|LessThan0~15 , U2|LessThan0~15, PWM, 1
instance = comp, \U2|LessThan0~17 , U2|LessThan0~17, PWM, 1
instance = comp, \U2|LessThan0~19 , U2|LessThan0~19, PWM, 1
instance = comp, \U2|LessThan0~21 , U2|LessThan0~21, PWM, 1
instance = comp, \U2|LessThan0~23 , U2|LessThan0~23, PWM, 1
instance = comp, \U2|LessThan0~25 , U2|LessThan0~25, PWM, 1
instance = comp, \U2|LessThan0~27 , U2|LessThan0~27, PWM, 1
instance = comp, \U2|LessThan0~29 , U2|LessThan0~29, PWM, 1
instance = comp, \U2|LessThan0~31 , U2|LessThan0~31, PWM, 1
instance = comp, \U2|LessThan0~33 , U2|LessThan0~33, PWM, 1
instance = comp, \U2|LessThan0~35 , U2|LessThan0~35, PWM, 1
instance = comp, \U2|LessThan0~37 , U2|LessThan0~37, PWM, 1
instance = comp, \U2|LessThan0~39 , U2|LessThan0~39, PWM, 1
instance = comp, \U2|LessThan0~41 , U2|LessThan0~41, PWM, 1
instance = comp, \U2|LessThan0~43 , U2|LessThan0~43, PWM, 1
instance = comp, \U2|LessThan0~45 , U2|LessThan0~45, PWM, 1
instance = comp, \U2|LessThan0~46 , U2|LessThan0~46, PWM, 1
instance = comp, \U2|PWM_LED_Out~0 , U2|PWM_LED_Out~0, PWM, 1
instance = comp, \U2|PWM_LED_Out , U2|PWM_LED_Out, PWM, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
