{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/pipeline/stages/decode/ex_mem_data_input_mux/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid632358.json",
   "__class__": "Path"
  },
  1645143659.6437578,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/pipeline/stages/decode/ex_mem_data_input_mux/ex_mem_data_input_mux.v",
     "__class__": "Path"
    },
    "mtime": 1645144164.265796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/pipeline/stages/decode/ex_mem_data_input_mux/ex_mem_data_input_mux.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimgC9UQu/tmp03mf0rzx.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimgC9UQu/tmphhegymca.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/pipeline/stages/decode/ex_mem_data_input_mux/ex_mem_data_input_mux.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ex_mem_data_input_mux",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}