/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_ssgnp0p81v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssgnp0p81v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p81v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 21994.300000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003932 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.606026, 0.613665, 0.620229, 0.629218, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.606026, 0.613665, 0.620229, 0.629218, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013373" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015196" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003932 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.606026, 0.613665, 0.620229, 0.629218, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.606026, 0.613665, 0.620229, 0.629218, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.013373" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015196" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004803, 0.004803, 0.004803, 0.004803, 0.004803" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004803, 0.004803, 0.004803, 0.004803, 0.004803" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.372175, 0.390355, 0.407477, 0.441045, 0.506491",\
              "0.380216, 0.398396, 0.415518, 0.449086, 0.514531",\
              "0.386489, 0.404669, 0.421791, 0.455359, 0.520805",\
              "0.393903, 0.412083, 0.429205, 0.462773, 0.528219",\
              "0.407095, 0.425275, 0.442398, 0.475966, 0.541411"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.372175, 0.390355, 0.407477, 0.441045, 0.506491",\
              "0.380216, 0.398396, 0.415518, 0.449086, 0.514531",\
              "0.386489, 0.404669, 0.421791, 0.455359, 0.520805",\
              "0.393903, 0.412083, 0.429205, 0.462773, 0.528219",\
              "0.407095, 0.425275, 0.442398, 0.475966, 0.541411"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077",\
              "0.015394, 0.044171, 0.077804, 0.148564, 0.287077"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.430772, 0.454024, 0.474150, 0.511002, 0.581253",\
              "0.440020, 0.463272, 0.483399, 0.520251, 0.590501",\
              "0.446924, 0.470176, 0.490303, 0.527154, 0.597405",\
              "0.455639, 0.478891, 0.499018, 0.535869, 0.606120",\
              "0.471033, 0.494285, 0.514412, 0.551264, 0.621514"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.430772, 0.454024, 0.474150, 0.511002, 0.581253",\
              "0.440020, 0.463272, 0.483399, 0.520251, 0.590501",\
              "0.446924, 0.470176, 0.490303, 0.527154, 0.597405",\
              "0.455639, 0.478891, 0.499018, 0.535869, 0.606120",\
              "0.471033, 0.494285, 0.514412, 0.551264, 0.621514"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927",\
              "0.021991, 0.054026, 0.090805, 0.162568, 0.310927"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003272 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.156168, 0.165543, 0.172559, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.235999, 0.245500, 0.252720, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.673362, 0.681850, 0.689143, 0.699131, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "1.966704" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.078067" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "2.516306" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.078775" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.073289" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001751 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.027459" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.023239" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107806, 0.116353, 0.126403, 0.140105, 0.161477",\
              "0.098990, 0.107537, 0.117587, 0.131289, 0.152661",\
              "0.092077, 0.100624, 0.110674, 0.124376, 0.145748",\
              "0.083721, 0.092267, 0.102318, 0.116020, 0.137392",\
              "0.069459, 0.078006, 0.088056, 0.101758, 0.123130"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107806, 0.116353, 0.126403, 0.140105, 0.161477",\
              "0.098990, 0.107537, 0.117587, 0.131289, 0.152661",\
              "0.092077, 0.100624, 0.110674, 0.124376, 0.145748",\
              "0.083721, 0.092267, 0.102318, 0.116020, 0.137392",\
              "0.069459, 0.078006, 0.088056, 0.101758, 0.123130"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109007, 0.101608, 0.096904, 0.091124, 0.084329",\
              "0.118611, 0.111212, 0.106508, 0.100728, 0.093933",\
              "0.126748, 0.119349, 0.114645, 0.108865, 0.102070",\
              "0.136948, 0.129549, 0.124845, 0.119065, 0.112270",\
              "0.151610, 0.144211, 0.139507, 0.133727, 0.126932"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109007, 0.101608, 0.096904, 0.091124, 0.084329",\
              "0.118611, 0.111212, 0.106508, 0.100728, 0.093933",\
              "0.126748, 0.119349, 0.114645, 0.108865, 0.102070",\
              "0.136948, 0.129549, 0.124845, 0.119065, 0.112270",\
              "0.151610, 0.144211, 0.139507, 0.133727, 0.126932"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001489 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.013373" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015196" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070982, 0.078295, 0.086759, 0.096809, 0.111316",\
              "0.062294, 0.069607, 0.078070, 0.088121, 0.102628",\
              "0.055249, 0.062562, 0.071025, 0.081076, 0.095583",\
              "0.046756, 0.054069, 0.062533, 0.072583, 0.087090",\
              "0.032590, 0.039903, 0.048367, 0.058418, 0.072924"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070982, 0.078295, 0.086759, 0.096809, 0.111316",\
              "0.062294, 0.069607, 0.078070, 0.088121, 0.102628",\
              "0.055249, 0.062562, 0.071025, 0.081076, 0.095583",\
              "0.046756, 0.054069, 0.062533, 0.072583, 0.087090",\
              "0.032590, 0.039903, 0.048367, 0.058418, 0.072924"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114991, 0.108780, 0.103212, 0.095757, 0.087583",\
              "0.124268, 0.118057, 0.112489, 0.105034, 0.096860",\
              "0.132268, 0.126057, 0.120489, 0.113034, 0.104860",\
              "0.142120, 0.135909, 0.130341, 0.122886, 0.114712",\
              "0.157647, 0.151436, 0.145868, 0.138413, 0.130239"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114991, 0.108780, 0.103212, 0.095757, 0.087583",\
              "0.124268, 0.118057, 0.112489, 0.105034, 0.096860",\
              "0.132268, 0.126057, 0.120489, 0.113034, 0.104860",\
              "0.142120, 0.135909, 0.130341, 0.122886, 0.114712",\
              "0.157647, 0.151436, 0.145868, 0.138413, 0.130239"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001525 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007225" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007468" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070792, 0.078588, 0.087998, 0.100320, 0.120523",\
              "0.062016, 0.069812, 0.079222, 0.091543, 0.111746",\
              "0.055137, 0.062933, 0.072343, 0.084665, 0.104868",\
              "0.046639, 0.054435, 0.063845, 0.076167, 0.096370",\
              "0.032412, 0.040208, 0.049618, 0.061940, 0.082143"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070792, 0.078588, 0.087998, 0.100320, 0.120523",\
              "0.062016, 0.069812, 0.079222, 0.091543, 0.111746",\
              "0.055137, 0.062933, 0.072343, 0.084665, 0.104868",\
              "0.046639, 0.054435, 0.063845, 0.076167, 0.096370",\
              "0.032412, 0.040208, 0.049618, 0.061940, 0.082143"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124859, 0.118722, 0.114696, 0.109074, 0.103751",\
              "0.134599, 0.128462, 0.124435, 0.118813, 0.113490",\
              "0.142087, 0.135950, 0.131922, 0.126301, 0.120979",\
              "0.151501, 0.145364, 0.141337, 0.135714, 0.130392",\
              "0.167410, 0.161273, 0.157247, 0.151624, 0.146303"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124859, 0.118722, 0.114696, 0.109074, 0.103751",\
              "0.134599, 0.128462, 0.124435, 0.118813, 0.113490",\
              "0.142087, 0.135950, 0.131922, 0.126301, 0.120979",\
              "0.151501, 0.145364, 0.141337, 0.135714, 0.130392",\
              "0.167410, 0.161273, 0.157247, 0.151624, 0.146303"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001342 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003483" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004933" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.016802, 0.027932, 0.043933, 0.067935",\
              "0.010000, 0.010000, 0.019418, 0.035420, 0.059422",\
              "0.010000, 0.010000, 0.012507, 0.028508, 0.052510",\
              "0.010000, 0.010000, 0.010000, 0.020323, 0.044325",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030225"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.016802, 0.027932, 0.043933, 0.067935",\
              "0.010000, 0.010000, 0.019418, 0.035420, 0.059422",\
              "0.010000, 0.010000, 0.012507, 0.028508, 0.052510",\
              "0.010000, 0.010000, 0.010000, 0.020323, 0.044325",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030225"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.148732, 0.152146, 0.159838, 0.178354, 0.223423",\
              "0.169180, 0.172594, 0.180286, 0.198802, 0.243871",\
              "0.192068, 0.195482, 0.203174, 0.221690, 0.266759",\
              "0.231658, 0.235072, 0.242764, 0.261280, 0.306349",\
              "0.308053, 0.311467, 0.319159, 0.337675, 0.382744"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.148732, 0.152146, 0.159838, 0.178354, 0.223423",\
              "0.169180, 0.172594, 0.180286, 0.198802, 0.243871",\
              "0.192068, 0.195482, 0.203174, 0.221690, 0.266759",\
              "0.231658, 0.235072, 0.242764, 0.261280, 0.306349",\
              "0.308053, 0.311467, 0.319159, 0.337675, 0.382744"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 15.515793 ;
    }
}
}
