
****** PlanAhead v14.6
  **** Build 269223 by xbuild on Wed Jun  5 11:07:01 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/aom/Work/ver/Atlys/Gmii_receive/pa.fromNetlist.tcl
# create_project -name Gmii_receive -dir "/home/aom/Work/ver/Atlys/Gmii_receive/planAhead_run_3" -part xc6slx45csg324-3
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.344 ; gain = 34.020
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/aom/Work/ver/Atlys/Gmii_receive/vtc_demo.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/aom/Work/ver/Atlys/Gmii_receive} {core/fifo} {ipcore_dir} }
# set_property target_constrs_file "/home/aom/Work/ver/Atlys/Gmii_receive/boards/atlys/synthesis/gmii_atlys.ucf" [current_fileset -constrset]
Adding file '/home/aom/Work/ver/Atlys/Gmii_receive/boards/atlys/synthesis/gmii_atlys.ucf' to fileset 'constrs_1'
# add_files [list {/home/aom/Work/ver/Atlys/Gmii_receive/boards/atlys/synthesis/gmii_atlys.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vtc_demo.ngc ...
WARNING:NetListWriters:298 - No output is written to vtc_demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dout<27 : 0> on block vtc_demo is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hsblnk<10 : 5> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hssync<6 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hesync<10 : 3> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_heblnk<10 : 0> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_veblnk<9 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus enc0/encr/c1_reg_decision3_mux_54_OUT<4
   : 1> on block vtc_demo is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file vtc_demo.edif ...
ngc2edif: Total memory usage is 32768 kilobytes

Parsing EDIF File [./planAhead_run_3/Gmii_receive.data/cache/vtc_demo_ngc_935ddc1d.edif]
Finished Parsing EDIF File [./planAhead_run_3/Gmii_receive.data/cache/vtc_demo_ngc_935ddc1d.edif]
Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo29_32767.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo29_32767.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo29_32767.edif ...
ngc2edif: Total memory usage is 33608 kilobytes

Reading core file '/home/aom/Work/ver/Atlys/Gmii_receive/core/fifo/fifo29_32767.ngc' for (cell view 'fifo29_32767', library 'vtc_demo_lib', file 'vtc_demo.ngc')
Parsing EDIF File [./planAhead_run_3/Gmii_receive.data/cache/fifo29_32767_ngc_733bffee.edif]
Finished Parsing EDIF File [./planAhead_run_3/Gmii_receive.data/cache/fifo29_32767_ngc_733bffee.edif]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/aom/Work/ver/Atlys/Gmii_receive/boards/atlys/synthesis/gmii_atlys.ucf]
Finished Parsing UCF File [/home/aom/Work/ver/Atlys/Gmii_receive/boards/atlys/synthesis/gmii_atlys.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 30 instances

Phase 0 | Netlist Checksum: 4e98aed7
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1127.277 ; gain = 103.922
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 18 13:39:33 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
