--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 1233463853 paths analyzed, 9642 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  58.764ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_11 (SLICE_X35Y28.SR), 2783 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.265ns (Levels of Logic = 18)
  Clock Path Skew:      -0.117ns (0.564 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.F3      net (fanout=26)       2.386   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq0067
                                                       cpu0_ialu_Result1_cmp_eq00672
    SLICE_X31Y16.F1      net (fanout=20)       1.765   cpu0_ialu_Result1_cmp_eq0067
    SLICE_X31Y16.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X31Y15.G1      net (fanout=3)        0.497   cpu0_ialu_N84
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X35Y28.SR      net (fanout=2)        0.924   cpu0_ialu_N113
    SLICE_X35Y28.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     29.265ns (13.188ns logic, 16.077ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.409ns (Levels of Logic = 18)
  Clock Path Skew:      -0.117ns (0.564 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.G1      net (fanout=26)       2.510   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.Y       Tilo                  0.648   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq006911
    SLICE_X43Y13.F4      net (fanout=6)        0.102   cpu0_ialu_N218
    SLICE_X43Y13.X       Tilo                  0.643   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq00692
    SLICE_X31Y15.G2      net (fanout=14)       1.224   cpu0_ialu_Result1_cmp_eq0069
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X35Y28.SR      net (fanout=2)        0.924   cpu0_ialu_N113
    SLICE_X35Y28.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     28.409ns (13.144ns logic, 15.265ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.211ns (Levels of Logic = 17)
  Clock Path Skew:      -0.117ns (0.564 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.G2       net (fanout=26)       2.793   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.Y        Tilo                  0.707   cpu0_ialu_Result1_mux0006<2>336
                                                       cpu0_ialu_Result1_cmp_eq00551
    SLICE_X31Y15.G4      net (fanout=28)       1.429   cpu0_ialu_Result1_cmp_eq0055
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X35Y28.SR      net (fanout=2)        0.924   cpu0_ialu_N113
    SLICE_X35Y28.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     28.211ns (12.560ns logic, 15.651ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_10 (SLICE_X32Y29.SR), 2783 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.227ns (Levels of Logic = 18)
  Clock Path Skew:      -0.090ns (0.591 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.F3      net (fanout=26)       2.386   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq0067
                                                       cpu0_ialu_Result1_cmp_eq00672
    SLICE_X31Y16.F1      net (fanout=20)       1.765   cpu0_ialu_Result1_cmp_eq0067
    SLICE_X31Y16.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X31Y15.G1      net (fanout=3)        0.497   cpu0_ialu_N84
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X32Y29.SR      net (fanout=2)        0.886   cpu0_ialu_N113
    SLICE_X32Y29.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     29.227ns (13.188ns logic, 16.039ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.371ns (Levels of Logic = 18)
  Clock Path Skew:      -0.090ns (0.591 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.G1      net (fanout=26)       2.510   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.Y       Tilo                  0.648   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq006911
    SLICE_X43Y13.F4      net (fanout=6)        0.102   cpu0_ialu_N218
    SLICE_X43Y13.X       Tilo                  0.643   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq00692
    SLICE_X31Y15.G2      net (fanout=14)       1.224   cpu0_ialu_Result1_cmp_eq0069
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X32Y29.SR      net (fanout=2)        0.886   cpu0_ialu_N113
    SLICE_X32Y29.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     28.371ns (13.144ns logic, 15.227ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.173ns (Levels of Logic = 17)
  Clock Path Skew:      -0.090ns (0.591 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.G2       net (fanout=26)       2.793   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.Y        Tilo                  0.707   cpu0_ialu_Result1_mux0006<2>336
                                                       cpu0_ialu_Result1_cmp_eq00551
    SLICE_X31Y15.G4      net (fanout=28)       1.429   cpu0_ialu_Result1_cmp_eq0055
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X34Y24.G1      net (fanout=5)        0.278   cpu0_ialu_N105
    SLICE_X34Y24.Y       Tilo                  0.707   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X32Y29.SR      net (fanout=2)        0.886   cpu0_ialu_N113
    SLICE_X32Y29.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     28.173ns (12.560ns logic, 15.613ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_12 (SLICE_X41Y30.SR), 2749 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      29.043ns (Levels of Logic = 18)
  Clock Path Skew:      -0.114ns (0.567 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.F3      net (fanout=26)       2.386   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X42Y14.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq0067
                                                       cpu0_ialu_Result1_cmp_eq00672
    SLICE_X31Y16.F1      net (fanout=20)       1.765   cpu0_ialu_Result1_cmp_eq0067
    SLICE_X31Y16.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X31Y15.G1      net (fanout=3)        0.497   cpu0_ialu_N84
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X35Y25.F4      net (fanout=5)        0.157   cpu0_ialu_N105
    SLICE_X35Y25.X       Tilo                  0.643   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X41Y30.SR      net (fanout=2)        0.887   cpu0_ialu_N114
    SLICE_X41Y30.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     29.043ns (13.124ns logic, 15.919ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.187ns (Levels of Logic = 18)
  Clock Path Skew:      -0.114ns (0.567 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.G1      net (fanout=26)       2.510   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X43Y13.Y       Tilo                  0.648   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq006911
    SLICE_X43Y13.F4      net (fanout=6)        0.102   cpu0_ialu_N218
    SLICE_X43Y13.X       Tilo                  0.643   cpu0_ialu_Result1_cmp_eq0069
                                                       cpu0_ialu_Result1_cmp_eq00692
    SLICE_X31Y15.G2      net (fanout=14)       1.224   cpu0_ialu_Result1_cmp_eq0069
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X35Y25.F4      net (fanout=5)        0.157   cpu0_ialu_N105
    SLICE_X35Y25.X       Tilo                  0.643   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X41Y30.SR      net (fanout=2)        0.887   cpu0_ialu_N114
    SLICE_X41Y30.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     28.187ns (13.080ns logic, 15.107ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_24 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      27.989ns (Levels of Logic = 17)
  Clock Path Skew:      -0.114ns (0.567 - 0.681)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_24 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.YQ      Tcko                  0.676   cpu0_alu_op2<25>
                                                       cpu0_alu_op2_24
    SLICE_X33Y35.F4      net (fanout=14)       4.454   cpu0_alu_op2<24>
    SLICE_X33Y35.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X33Y36.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X33Y37.XB      Tcinxb                0.296   cpu0_alu_op2_31_1
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.G2       net (fanout=26)       2.793   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X24Y8.Y        Tilo                  0.707   cpu0_ialu_Result1_mux0006<2>336
                                                       cpu0_ialu_Result1_cmp_eq00551
    SLICE_X31Y15.G4      net (fanout=28)       1.429   cpu0_ialu_Result1_cmp_eq0055
    SLICE_X31Y15.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X31Y15.F4      net (fanout=3)        0.049   cpu0_ialu_N69
    SLICE_X31Y15.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X27Y21.G4      net (fanout=3)        0.859   cpu0_ialu_N57
    SLICE_X27Y21.Y       Tilo                  0.648   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X27Y21.F4      net (fanout=3)        0.061   cpu0_ialu_N42
    SLICE_X27Y21.X       Tilo                  0.643   cpu0_ialu_N30
                                                       cpu0_ialu_Result1_mux0006<27>11
    SLICE_X24Y20.G2      net (fanout=3)        0.519   cpu0_ialu_N30
    SLICE_X24Y20.Y       Tilo                  0.707   cpu0_ialu_Result1_or0005
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X25Y25.G3      net (fanout=4)        0.391   cpu0_ialu_N18
    SLICE_X25Y25.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X25Y25.F1      net (fanout=4)        0.622   cpu0_ialu_N23
    SLICE_X25Y25.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X26Y25.G2      net (fanout=2)        0.520   cpu0_ialu_N45
    SLICE_X26Y25.Y       Tilo                  0.707   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X28Y24.G2      net (fanout=4)        0.552   cpu0_ialu_N51
    SLICE_X28Y24.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X28Y24.F1      net (fanout=2)        0.467   cpu0_ialu_N72
    SLICE_X28Y24.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X33Y20.G4      net (fanout=4)        1.040   cpu0_ialu_N78
    SLICE_X33Y20.Y       Tilo                  0.648   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X35Y25.G3      net (fanout=3)        0.693   cpu0_ialu_N99
    SLICE_X35Y25.Y       Tilo                  0.648   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X35Y25.F4      net (fanout=5)        0.157   cpu0_ialu_N105
    SLICE_X35Y25.X       Tilo                  0.643   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X41Y30.SR      net (fanout=2)        0.887   cpu0_ialu_N114
    SLICE_X41Y30.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     27.989ns (12.496ns logic, 15.493ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu0_Mram_RAM3_ren6.SLICEM_F (SLICE_X22Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu0_MEMWR_decodeRegOut_29 (FF)
  Destination:          cpu0_Mram_RAM3_ren6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.670 - 0.579)
  Source Clock:         Clk_BUFGP falling at 93.750ns
  Destination Clock:    Clk_BUFGP falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu0_MEMWR_decodeRegOut_29 to cpu0_Mram_RAM3_ren6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.XQ      Tcko                  0.473   cpu0_MEMWR_decodeRegOut<29>
                                                       cpu0_MEMWR_decodeRegOut_29
    SLICE_X22Y63.BY      net (fanout=6)        0.427   cpu0_MEMWR_decodeRegOut<29>
    SLICE_X22Y63.CLK     Tdh         (-Th)     0.126   cpu0_alu_op2_varindex0000<5>
                                                       cpu0_Mram_RAM3_ren6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.347ns logic, 0.427ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_Mram_RAM3_ren6.SLICEM_G (SLICE_X22Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu0_MEMWR_decodeRegOut_29 (FF)
  Destination:          cpu0_Mram_RAM3_ren6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.670 - 0.579)
  Source Clock:         Clk_BUFGP falling at 93.750ns
  Destination Clock:    Clk_BUFGP falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu0_MEMWR_decodeRegOut_29 to cpu0_Mram_RAM3_ren6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.XQ      Tcko                  0.473   cpu0_MEMWR_decodeRegOut<29>
                                                       cpu0_MEMWR_decodeRegOut_29
    SLICE_X22Y63.BY      net (fanout=6)        0.427   cpu0_MEMWR_decodeRegOut<29>
    SLICE_X22Y63.CLK     Tdh         (-Th)     0.126   cpu0_alu_op2_varindex0000<5>
                                                       cpu0_Mram_RAM3_ren6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.347ns logic, 0.427ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar7.SLICEM_F (SLICE_X0Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_8 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.289 - 0.238)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_8 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<8>
                                                       mcs0/U0/iomodule_0/write_data_8
    SLICE_X0Y20.BY       net (fanout=3)        0.394   mcs0/U0/iomodule_0/write_data<8>
    SLICE_X0Y20.CLK      Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<6>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.347ns logic, 0.394ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   20.623|   29.382|   16.301|   26.799|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1233463853 paths, 0 nets, and 27644 connections

Design statistics:
   Minimum period:  58.764ns{1}   (Maximum frequency:  17.017MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 06:18:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



