# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mips.srcs/sources_1/new" \
"../../../../mips.srcs/sources_1/new/alu.v" \
"../../../../mips.srcs/sources_1/new/mem.v" \
"../../../../mips.srcs/sources_1/new/pc.v" \
"../../../../mips.srcs/sources_1/new/regfile.v" \
"../../../../mips.srcs/sources_1/new/cntrl_fsm.v" \
"../../../../mips.srcs/sim_1/new/cf.v" \
"../../../../mips.ip_user_files/bd/calc/ip/calc_alu_0_0/calc_alu_0_0_sim_netlist.v" \
"../../../../mips.ip_user_files/bd/calc/ip/calc_mem_0_0/calc_mem_0_0_sim_netlist.v" \
"../../../../mips.ip_user_files/bd/calc/ip/calc_pc_0_0/calc_pc_0_0_sim_netlist.v" \
"../../../../mips.ip_user_files/bd/calc/ip/calc_cntrl_fsm_0_1/calc_cntrl_fsm_0_1_sim_netlist.v" \
"../../../../mips.ip_user_files/bd/calc/ip/calc_cf_0_0/calc_cf_0_0_sim_netlist.v" \
"../../../../mips.ip_user_files/bd/calc/sim/calc.v" \
"../../../../mips.srcs/sources_1/new/cpu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
