
STM32F407VET6_RTOS_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcf4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  0800be84  0800be84  0000ce84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf88  0800bf88  0000d150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf88  0800bf88  0000cf88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf90  0800bf90  0000d150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf90  0800bf90  0000cf90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf94  0800bf94  0000cf94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800bf98  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d150  2**0
                  CONTENTS
 10 .bss          00006fa0  20000150  20000150  0000d150  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200070f0  200070f0  0000d150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d150  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002184a  00000000  00000000  0000d180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f2b  00000000  00000000  0002e9ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001af8  00000000  00000000  000338f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001491  00000000  00000000  000353f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000063eb  00000000  00000000  00036881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020a34  00000000  00000000  0003cc6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e46da  00000000  00000000  0005d6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00141d7a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000073b0  00000000  00000000  00141dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00149170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be6c 	.word	0x0800be6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800be6c 	.word	0x0800be6c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f000 febc 	bl	800127c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f83e 	bl	8000584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 fb08 	bl	8000b1c <MX_GPIO_Init>
  MX_DMA_Init();
 800050c:	f000 fae6 	bl	8000adc <MX_DMA_Init>
  MX_TIM7_Init();
 8000510:	f000 faae 	bl	8000a70 <MX_TIM7_Init>
  MX_TIM3_Init();
 8000514:	f000 fa04 	bl	8000920 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000518:	f000 f906 	bl	8000728 <MX_TIM1_Init>
  MX_TIM4_Init();
 800051c:	f000 fa54 	bl	80009c8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000520:	f000 f9aa 	bl	8000878 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000524:	f000 f896 	bl	8000654 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000528:	f008 f81e 	bl	8008568 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of USB_queue */
  USB_queueHandle = osMessageQueueNew (16, sizeof(uint16_t), &USB_queue_attributes);
 800052c:	4a0d      	ldr	r2, [pc, #52]	@ (8000564 <main+0x68>)
 800052e:	2102      	movs	r1, #2
 8000530:	2010      	movs	r0, #16
 8000532:	f008 f910 	bl	8008756 <osMessageQueueNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a0b      	ldr	r2, [pc, #44]	@ (8000568 <main+0x6c>)
 800053a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of main_thread */
  main_threadHandle = osThreadNew(main_task, NULL, &main_thread_attributes);
 800053c:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <main+0x70>)
 800053e:	2100      	movs	r1, #0
 8000540:	480b      	ldr	r0, [pc, #44]	@ (8000570 <main+0x74>)
 8000542:	f008 f85b 	bl	80085fc <osThreadNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a0a      	ldr	r2, [pc, #40]	@ (8000574 <main+0x78>)
 800054a:	6013      	str	r3, [r2, #0]

  /* creation of PWM_thread */
  PWM_threadHandle = osThreadNew(pwm_task, NULL, &PWM_thread_attributes);
 800054c:	4a0a      	ldr	r2, [pc, #40]	@ (8000578 <main+0x7c>)
 800054e:	2100      	movs	r1, #0
 8000550:	480a      	ldr	r0, [pc, #40]	@ (800057c <main+0x80>)
 8000552:	f008 f853 	bl	80085fc <osThreadNew>
 8000556:	4603      	mov	r3, r0
 8000558:	4a09      	ldr	r2, [pc, #36]	@ (8000580 <main+0x84>)
 800055a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800055c:	f008 f828 	bl	80085b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000560:	bf00      	nop
 8000562:	e7fd      	b.n	8000560 <main+0x64>
 8000564:	0800bf50 	.word	0x0800bf50
 8000568:	200008d4 	.word	0x200008d4
 800056c:	0800bf08 	.word	0x0800bf08
 8000570:	08000c11 	.word	0x08000c11
 8000574:	2000037c 	.word	0x2000037c
 8000578:	0800bf2c 	.word	0x0800bf2c
 800057c:	08000c61 	.word	0x08000c61
 8000580:	20000628 	.word	0x20000628

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b094      	sub	sp, #80	@ 0x50
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	f107 0320 	add.w	r3, r7, #32
 800058e:	2230      	movs	r2, #48	@ 0x30
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f00b fb7a 	bl	800bc8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000598:	f107 030c 	add.w	r3, r7, #12
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	4b27      	ldr	r3, [pc, #156]	@ (800064c <SystemClock_Config+0xc8>)
 80005ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b0:	4a26      	ldr	r2, [pc, #152]	@ (800064c <SystemClock_Config+0xc8>)
 80005b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b8:	4b24      	ldr	r3, [pc, #144]	@ (800064c <SystemClock_Config+0xc8>)
 80005ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a20      	ldr	r2, [pc, #128]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005d2:	6013      	str	r3, [r2, #0]
 80005d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <SystemClock_Config+0xcc>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005e0:	2301      	movs	r3, #1
 80005e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005f4:	2304      	movs	r3, #4
 80005f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80005f8:	2348      	movs	r3, #72	@ 0x48
 80005fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fc:	2302      	movs	r3, #2
 80005fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000600:	2303      	movs	r3, #3
 8000602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000604:	f107 0320 	add.w	r3, r7, #32
 8000608:	4618      	mov	r0, r3
 800060a:	f003 f8ed 	bl	80037e8 <HAL_RCC_OscConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000614:	f000 fb46 	bl	8000ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000618:	230f      	movs	r3, #15
 800061a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061c:	2302      	movs	r3, #2
 800061e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000624:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000628:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	2102      	movs	r1, #2
 8000634:	4618      	mov	r0, r3
 8000636:	f003 fb4f 	bl	8003cd8 <HAL_RCC_ClockConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000640:	f000 fb30 	bl	8000ca4 <Error_Handler>
  }
}
 8000644:	bf00      	nop
 8000646:	3750      	adds	r7, #80	@ 0x50
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000

08000654 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800065a:	463b      	mov	r3, r7
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000666:	4b2d      	ldr	r3, [pc, #180]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000668:	4a2d      	ldr	r2, [pc, #180]	@ (8000720 <MX_ADC1_Init+0xcc>)
 800066a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800066c:	4b2b      	ldr	r3, [pc, #172]	@ (800071c <MX_ADC1_Init+0xc8>)
 800066e:	2200      	movs	r2, #0
 8000670:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000672:	4b2a      	ldr	r3, [pc, #168]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000678:	4b28      	ldr	r3, [pc, #160]	@ (800071c <MX_ADC1_Init+0xc8>)
 800067a:	2201      	movs	r2, #1
 800067c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800067e:	4b27      	ldr	r3, [pc, #156]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000680:	2200      	movs	r2, #0
 8000682:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000684:	4b25      	ldr	r3, [pc, #148]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000686:	2200      	movs	r2, #0
 8000688:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800068c:	4b23      	ldr	r3, [pc, #140]	@ (800071c <MX_ADC1_Init+0xc8>)
 800068e:	2200      	movs	r2, #0
 8000690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000692:	4b22      	ldr	r3, [pc, #136]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000694:	4a23      	ldr	r2, [pc, #140]	@ (8000724 <MX_ADC1_Init+0xd0>)
 8000696:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000698:	4b20      	ldr	r3, [pc, #128]	@ (800071c <MX_ADC1_Init+0xc8>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800069e:	4b1f      	ldr	r3, [pc, #124]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006a0:	2203      	movs	r2, #3
 80006a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006a4:	4b1d      	ldr	r3, [pc, #116]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006ac:	4b1b      	ldr	r3, [pc, #108]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b2:	481a      	ldr	r0, [pc, #104]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006b4:	f000 fe48 	bl	8001348 <HAL_ADC_Init>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80006be:	f000 faf1 	bl	8000ca4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006c2:	2303      	movs	r3, #3
 80006c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006c6:	2301      	movs	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ce:	463b      	mov	r3, r7
 80006d0:	4619      	mov	r1, r3
 80006d2:	4812      	ldr	r0, [pc, #72]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006d4:	f000 fe7c 	bl	80013d0 <HAL_ADC_ConfigChannel>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80006de:	f000 fae1 	bl	8000ca4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e6:	463b      	mov	r3, r7
 80006e8:	4619      	mov	r1, r3
 80006ea:	480c      	ldr	r0, [pc, #48]	@ (800071c <MX_ADC1_Init+0xc8>)
 80006ec:	f000 fe70 	bl	80013d0 <HAL_ADC_ConfigChannel>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80006f6:	f000 fad5 	bl	8000ca4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 80006fa:	2303      	movs	r3, #3
 80006fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006fe:	463b      	mov	r3, r7
 8000700:	4619      	mov	r1, r3
 8000702:	4806      	ldr	r0, [pc, #24]	@ (800071c <MX_ADC1_Init+0xc8>)
 8000704:	f000 fe64 	bl	80013d0 <HAL_ADC_ConfigChannel>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800070e:	f000 fac9 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	2000016c 	.word	0x2000016c
 8000720:	40012000 	.word	0x40012000
 8000724:	0f000001 	.word	0x0f000001

08000728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b092      	sub	sp, #72	@ 0x48
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800072e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000738:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]
 8000746:	611a      	str	r2, [r3, #16]
 8000748:	615a      	str	r2, [r3, #20]
 800074a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2220      	movs	r2, #32
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f00b fa9a 	bl	800bc8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000758:	4b45      	ldr	r3, [pc, #276]	@ (8000870 <MX_TIM1_Init+0x148>)
 800075a:	4a46      	ldr	r2, [pc, #280]	@ (8000874 <MX_TIM1_Init+0x14c>)
 800075c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800075e:	4b44      	ldr	r3, [pc, #272]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000764:	4b42      	ldr	r3, [pc, #264]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000766:	2260      	movs	r2, #96	@ 0x60
 8000768:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1665;
 800076a:	4b41      	ldr	r3, [pc, #260]	@ (8000870 <MX_TIM1_Init+0x148>)
 800076c:	f240 6281 	movw	r2, #1665	@ 0x681
 8000770:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000772:	4b3f      	ldr	r3, [pc, #252]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000778:	4b3d      	ldr	r3, [pc, #244]	@ (8000870 <MX_TIM1_Init+0x148>)
 800077a:	2200      	movs	r2, #0
 800077c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800077e:	4b3c      	ldr	r3, [pc, #240]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000784:	483a      	ldr	r0, [pc, #232]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000786:	f003 fda5 	bl	80042d4 <HAL_TIM_PWM_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000790:	f000 fa88 	bl	8000ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000794:	2300      	movs	r3, #0
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800079c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007a0:	4619      	mov	r1, r3
 80007a2:	4833      	ldr	r0, [pc, #204]	@ (8000870 <MX_TIM1_Init+0x148>)
 80007a4:	f004 fabc 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80007ae:	f000 fa79 	bl	8000ca4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007b2:	2360      	movs	r3, #96	@ 0x60
 80007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007ba:	2300      	movs	r3, #0
 80007bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007be:	2300      	movs	r3, #0
 80007c0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c2:	2300      	movs	r3, #0
 80007c4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c6:	2300      	movs	r3, #0
 80007c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ca:	2300      	movs	r3, #0
 80007cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d2:	2200      	movs	r2, #0
 80007d4:	4619      	mov	r1, r3
 80007d6:	4826      	ldr	r0, [pc, #152]	@ (8000870 <MX_TIM1_Init+0x148>)
 80007d8:	f003 ff62 	bl	80046a0 <HAL_TIM_PWM_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80007e2:	f000 fa5f 	bl	8000ca4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ea:	2204      	movs	r2, #4
 80007ec:	4619      	mov	r1, r3
 80007ee:	4820      	ldr	r0, [pc, #128]	@ (8000870 <MX_TIM1_Init+0x148>)
 80007f0:	f003 ff56 	bl	80046a0 <HAL_TIM_PWM_ConfigChannel>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80007fa:	f000 fa53 	bl	8000ca4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80007fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000802:	2208      	movs	r2, #8
 8000804:	4619      	mov	r1, r3
 8000806:	481a      	ldr	r0, [pc, #104]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000808:	f003 ff4a 	bl	80046a0 <HAL_TIM_PWM_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000812:	f000 fa47 	bl	8000ca4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800081a:	220c      	movs	r2, #12
 800081c:	4619      	mov	r1, r3
 800081e:	4814      	ldr	r0, [pc, #80]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000820:	f003 ff3e 	bl	80046a0 <HAL_TIM_PWM_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800082a:	f000 fa3b 	bl	8000ca4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000842:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000846:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000848:	2300      	movs	r3, #0
 800084a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800084c:	1d3b      	adds	r3, r7, #4
 800084e:	4619      	mov	r1, r3
 8000850:	4807      	ldr	r0, [pc, #28]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000852:	f004 fae1 	bl	8004e18 <HAL_TIMEx_ConfigBreakDeadTime>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800085c:	f000 fa22 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <MX_TIM1_Init+0x148>)
 8000862:	f000 fbdf 	bl	8001024 <HAL_TIM_MspPostInit>

}
 8000866:	bf00      	nop
 8000868:	3748      	adds	r7, #72	@ 0x48
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000214 	.word	0x20000214
 8000874:	40010000 	.word	0x40010000

08000878 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08c      	sub	sp, #48	@ 0x30
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	2224      	movs	r2, #36	@ 0x24
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f00b fa00 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000894:	4b21      	ldr	r3, [pc, #132]	@ (800091c <MX_TIM2_Init+0xa4>)
 8000896:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800089a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800089c:	4b1f      	ldr	r3, [pc, #124]	@ (800091c <MX_TIM2_Init+0xa4>)
 800089e:	2200      	movs	r2, #0
 80008a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a2:	4b1e      	ldr	r3, [pc, #120]	@ (800091c <MX_TIM2_Init+0xa4>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008a8:	4b1c      	ldr	r3, [pc, #112]	@ (800091c <MX_TIM2_Init+0xa4>)
 80008aa:	f04f 32ff 	mov.w	r2, #4294967295
 80008ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b0:	4b1a      	ldr	r3, [pc, #104]	@ (800091c <MX_TIM2_Init+0xa4>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b6:	4b19      	ldr	r3, [pc, #100]	@ (800091c <MX_TIM2_Init+0xa4>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80008bc:	2301      	movs	r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008c0:	2300      	movs	r3, #0
 80008c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008c4:	2301      	movs	r3, #1
 80008c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80008d4:	2301      	movs	r3, #1
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80008d8:	2300      	movs	r3, #0
 80008da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4619      	mov	r1, r3
 80008e6:	480d      	ldr	r0, [pc, #52]	@ (800091c <MX_TIM2_Init+0xa4>)
 80008e8:	f003 fd43 	bl	8004372 <HAL_TIM_Encoder_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80008f2:	f000 f9d7 	bl	8000ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f6:	2300      	movs	r3, #0
 80008f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fa:	2300      	movs	r3, #0
 80008fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	4806      	ldr	r0, [pc, #24]	@ (800091c <MX_TIM2_Init+0xa4>)
 8000904:	f004 fa0c 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800090e:	f000 f9c9 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	3730      	adds	r7, #48	@ 0x30
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	2000025c 	.word	0x2000025c

08000920 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08c      	sub	sp, #48	@ 0x30
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	2224      	movs	r2, #36	@ 0x24
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f00b f9ac 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800093c:	4b20      	ldr	r3, [pc, #128]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 800093e:	4a21      	ldr	r2, [pc, #132]	@ (80009c4 <MX_TIM3_Init+0xa4>)
 8000940:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000942:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 8000944:	2200      	movs	r2, #0
 8000946:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b1d      	ldr	r3, [pc, #116]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800094e:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 8000950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000954:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000956:	4b1a      	ldr	r3, [pc, #104]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800095c:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 800095e:	2200      	movs	r2, #0
 8000960:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000962:	2301      	movs	r3, #1
 8000964:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800096a:	2301      	movs	r3, #1
 800096c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000976:	2300      	movs	r3, #0
 8000978:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800097a:	2301      	movs	r3, #1
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000986:	f107 030c 	add.w	r3, r7, #12
 800098a:	4619      	mov	r1, r3
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 800098e:	f003 fcf0 	bl	8004372 <HAL_TIM_Encoder_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000998:	f000 f984 	bl	8000ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800099c:	2300      	movs	r3, #0
 800099e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	4619      	mov	r1, r3
 80009a8:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_TIM3_Init+0xa0>)
 80009aa:	f004 f9b9 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80009b4:	f000 f976 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	3730      	adds	r7, #48	@ 0x30
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200002a4 	.word	0x200002a4
 80009c4:	40000400 	.word	0x40000400

080009c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08c      	sub	sp, #48	@ 0x30
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	2224      	movs	r2, #36	@ 0x24
 80009d4:	2100      	movs	r1, #0
 80009d6:	4618      	mov	r0, r3
 80009d8:	f00b f958 	bl	800bc8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80009e4:	4b20      	ldr	r3, [pc, #128]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 80009e6:	4a21      	ldr	r2, [pc, #132]	@ (8000a6c <MX_TIM4_Init+0xa4>)
 80009e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80009ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80009f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 80009f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a04:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a12:	2301      	movs	r3, #1
 8000a14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a22:	2301      	movs	r3, #1
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	4619      	mov	r1, r3
 8000a34:	480c      	ldr	r0, [pc, #48]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 8000a36:	f003 fc9c 	bl	8004372 <HAL_TIM_Encoder_Init>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000a40:	f000 f930 	bl	8000ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <MX_TIM4_Init+0xa0>)
 8000a52:	f004 f965 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000a5c:	f000 f922 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	3730      	adds	r7, #48	@ 0x30
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	200002ec 	.word	0x200002ec
 8000a6c:	40000800 	.word	0x40000800

08000a70 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a76:	463b      	mov	r3, r7
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000a80:	4a15      	ldr	r2, [pc, #84]	@ (8000ad8 <MX_TIM7_Init+0x68>)
 8000a82:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 50-1;
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000a86:	2231      	movs	r2, #49	@ 0x31
 8000a88:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000a92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a96:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000a9e:	480d      	ldr	r0, [pc, #52]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000aa0:	f003 fb58 	bl	8004154 <HAL_TIM_Base_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000aaa:	f000 f8fb 	bl	8000ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000ab6:	463b      	mov	r3, r7
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <MX_TIM7_Init+0x64>)
 8000abc:	f004 f930 	bl	8004d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000ac6:	f000 f8ed 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000334 	.word	0x20000334
 8000ad8:	40001400 	.word	0x40001400

08000adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a0b      	ldr	r2, [pc, #44]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000aec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_DMA_Init+0x3c>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2105      	movs	r1, #5
 8000b02:	2038      	movs	r0, #56	@ 0x38
 8000b04:	f000 ff3a 	bl	800197c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b08:	2038      	movs	r0, #56	@ 0x38
 8000b0a:	f000 ff53 	bl	80019b4 <HAL_NVIC_EnableIRQ>

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800

08000b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08c      	sub	sp, #48	@ 0x30
 8000b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b22:	f107 031c 	add.w	r3, r7, #28
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
 8000b30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	61bb      	str	r3, [r7, #24]
 8000b36:	4b34      	ldr	r3, [pc, #208]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a33      	ldr	r2, [pc, #204]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b31      	ldr	r3, [pc, #196]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b4a:	61bb      	str	r3, [r7, #24]
 8000b4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	4b2d      	ldr	r3, [pc, #180]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a2c      	ldr	r2, [pc, #176]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	613b      	str	r3, [r7, #16]
 8000b6e:	4b26      	ldr	r3, [pc, #152]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b74:	f043 0310 	orr.w	r3, r3, #16
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b23      	ldr	r3, [pc, #140]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0310 	and.w	r3, r3, #16
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b96:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	4a17      	ldr	r2, [pc, #92]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000bac:	f043 0304 	orr.w	r3, r3, #4
 8000bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb2:	4b15      	ldr	r3, [pc, #84]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	f003 0304 	and.w	r3, r3, #4
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a10      	ldr	r2, [pc, #64]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_GPIO_Init+0xec>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	21c0      	movs	r1, #192	@ 0xc0
 8000bde:	480b      	ldr	r0, [pc, #44]	@ (8000c0c <MX_GPIO_Init+0xf0>)
 8000be0:	f001 fb7c 	bl	80022dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000be4:	23c0      	movs	r3, #192	@ 0xc0
 8000be6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf4:	f107 031c 	add.w	r3, r7, #28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_GPIO_Init+0xf0>)
 8000bfc:	f001 f9d2 	bl	8001fa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c00:	bf00      	nop
 8000c02:	3730      	adds	r7, #48	@ 0x30
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40023800 	.word	0x40023800
 8000c0c:	40020000 	.word	0x40020000

08000c10 <main_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_main_task */
void main_task(void *argument)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000c18:	f00a fb06 	bl	800b228 <MX_USB_DEVICE_Init>
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
//
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2180      	movs	r1, #128	@ 0x80
 8000c20:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <main_task+0x48>)
 8000c22:	f001 fb5b 	bl	80022dc <HAL_GPIO_WritePin>
	  }
	  */

	  //uint8_t temp, hum, res;
	  //res = DHT_ReadData(&temp, &hum);
	  if(active_packet.cmd == CMD_CONN) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c26:	4b0d      	ldr	r3, [pc, #52]	@ (8000c5c <main_task+0x4c>)
 8000c28:	785b      	ldrb	r3, [r3, #1]
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d105      	bne.n	8000c3c <main_task+0x2c>
 8000c30:	2200      	movs	r2, #0
 8000c32:	2180      	movs	r1, #128	@ 0x80
 8000c34:	4808      	ldr	r0, [pc, #32]	@ (8000c58 <main_task+0x48>)
 8000c36:	f001 fb51 	bl	80022dc <HAL_GPIO_WritePin>
 8000c3a:	e009      	b.n	8000c50 <main_task+0x40>
	  else if(active_packet.cmd == CMD_DISC) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000c3c:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <main_task+0x4c>)
 8000c3e:	785b      	ldrb	r3, [r3, #1]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d104      	bne.n	8000c50 <main_task+0x40>
 8000c46:	2201      	movs	r2, #1
 8000c48:	2180      	movs	r1, #128	@ 0x80
 8000c4a:	4803      	ldr	r0, [pc, #12]	@ (8000c58 <main_task+0x48>)
 8000c4c:	f001 fb46 	bl	80022dc <HAL_GPIO_WritePin>

	  osDelay(10);
 8000c50:	200a      	movs	r0, #10
 8000c52:	f007 fd65 	bl	8008720 <osDelay>
	  if(active_packet.cmd == CMD_CONN) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c56:	e7e6      	b.n	8000c26 <main_task+0x16>
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	20000990 	.word	0x20000990

08000c60 <pwm_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pwm_task */
void pwm_task(void *argument)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pwm_task */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000c68:	2140      	movs	r1, #64	@ 0x40
 8000c6a:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <pwm_task+0x1c>)
 8000c6c:	f001 fb4f 	bl	800230e <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000c70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c74:	f007 fd54 	bl	8008720 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000c78:	bf00      	nop
 8000c7a:	e7f5      	b.n	8000c68 <pwm_task+0x8>
 8000c7c:	40020000 	.word	0x40020000

08000c80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d101      	bne.n	8000c96 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c92:	f000 fb15 	bl	80012c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40001000 	.word	0x40001000

08000ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca8:	b672      	cpsid	i
}
 8000caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <Error_Handler+0x8>

08000cb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <HAL_MspInit+0x54>)
 8000cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cbe:	4a11      	ldr	r2, [pc, #68]	@ (8000d04 <HAL_MspInit+0x54>)
 8000cc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <HAL_MspInit+0x54>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <HAL_MspInit+0x54>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <HAL_MspInit+0x54>)
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <HAL_MspInit+0x54>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	210f      	movs	r1, #15
 8000cf2:	f06f 0001 	mvn.w	r0, #1
 8000cf6:	f000 fe41 	bl	800197c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40023800 	.word	0x40023800

08000d08 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08a      	sub	sp, #40	@ 0x28
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a2f      	ldr	r2, [pc, #188]	@ (8000de4 <HAL_ADC_MspInit+0xdc>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d157      	bne.n	8000dda <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
 8000d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d32:	4a2d      	ldr	r2, [pc, #180]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b27      	ldr	r3, [pc, #156]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a26      	ldr	r2, [pc, #152]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b24      	ldr	r3, [pc, #144]	@ (8000de8 <HAL_ADC_MspInit+0xe0>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000d62:	2318      	movs	r3, #24
 8000d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d66:	2303      	movs	r3, #3
 8000d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	4619      	mov	r1, r3
 8000d74:	481d      	ldr	r0, [pc, #116]	@ (8000dec <HAL_ADC_MspInit+0xe4>)
 8000d76:	f001 f915 	bl	8001fa4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000df4 <HAL_ADC_MspInit+0xec>)
 8000d7e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d98:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d9a:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000d9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000da0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000da2:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000da4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000da8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000daa:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000dac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000db0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000db2:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000db8:	4b0d      	ldr	r3, [pc, #52]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dbe:	480c      	ldr	r0, [pc, #48]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000dc0:	f000 fe06 	bl	80019d0 <HAL_DMA_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000dca:	f7ff ff6b 	bl	8000ca4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a07      	ldr	r2, [pc, #28]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000dd2:	639a      	str	r2, [r3, #56]	@ 0x38
 8000dd4:	4a06      	ldr	r2, [pc, #24]	@ (8000df0 <HAL_ADC_MspInit+0xe8>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dda:	bf00      	nop
 8000ddc:	3728      	adds	r7, #40	@ 0x28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40012000 	.word	0x40012000
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40020000 	.word	0x40020000
 8000df0:	200001b4 	.word	0x200001b4
 8000df4:	40026410 	.word	0x40026410

08000df8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0b      	ldr	r2, [pc, #44]	@ (8000e34 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d10d      	bne.n	8000e26 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <HAL_TIM_PWM_MspInit+0x40>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	4a09      	ldr	r2, [pc, #36]	@ (8000e38 <HAL_TIM_PWM_MspInit+0x40>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1a:	4b07      	ldr	r3, [pc, #28]	@ (8000e38 <HAL_TIM_PWM_MspInit+0x40>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e26:	bf00      	nop
 8000e28:	3714      	adds	r7, #20
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40010000 	.word	0x40010000
 8000e38:	40023800 	.word	0x40023800

08000e3c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08e      	sub	sp, #56	@ 0x38
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e5c:	d14a      	bne.n	8000ef4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
 8000e62:	4b58      	ldr	r3, [pc, #352]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	4a57      	ldr	r2, [pc, #348]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6e:	4b55      	ldr	r3, [pc, #340]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
 8000e7e:	4b51      	ldr	r3, [pc, #324]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a50      	ldr	r2, [pc, #320]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	61fb      	str	r3, [r7, #28]
 8000e94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
 8000e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a49      	ldr	r2, [pc, #292]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000ea0:	f043 0302 	orr.w	r3, r3, #2
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b47      	ldr	r3, [pc, #284]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	61bb      	str	r3, [r7, #24]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH1_Pin;
 8000eb2:	2320      	movs	r3, #32
 8000eb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH1_GPIO_Port, &GPIO_InitStruct);
 8000ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eca:	4619      	mov	r1, r3
 8000ecc:	483e      	ldr	r0, [pc, #248]	@ (8000fc8 <HAL_TIM_Encoder_MspInit+0x18c>)
 8000ece:	f001 f869 	bl	8001fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH2_Pin;
 8000ed2:	2308      	movs	r3, #8
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH2_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eea:	4619      	mov	r1, r3
 8000eec:	4837      	ldr	r0, [pc, #220]	@ (8000fcc <HAL_TIM_Encoder_MspInit+0x190>)
 8000eee:	f001 f859 	bl	8001fa4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000ef2:	e063      	b.n	8000fbc <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a35      	ldr	r2, [pc, #212]	@ (8000fd0 <HAL_TIM_Encoder_MspInit+0x194>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d12c      	bne.n	8000f58 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
 8000f02:	4b30      	ldr	r3, [pc, #192]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	4a2f      	ldr	r2, [pc, #188]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f08:	f043 0302 	orr.w	r3, r3, #2
 8000f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	4b29      	ldr	r3, [pc, #164]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a28      	ldr	r2, [pc, #160]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f24:	f043 0304 	orr.w	r3, r3, #4
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b26      	ldr	r3, [pc, #152]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOT1_ENC_TIM3CH1_Pin|MOT1_ENC_TIM3CH2_Pin;
 8000f36:	23c0      	movs	r3, #192	@ 0xc0
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f46:	2302      	movs	r3, #2
 8000f48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4820      	ldr	r0, [pc, #128]	@ (8000fd4 <HAL_TIM_Encoder_MspInit+0x198>)
 8000f52:	f001 f827 	bl	8001fa4 <HAL_GPIO_Init>
}
 8000f56:	e031      	b.n	8000fbc <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM4)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd8 <HAL_TIM_Encoder_MspInit+0x19c>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d12c      	bne.n	8000fbc <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	4b17      	ldr	r3, [pc, #92]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	4a16      	ldr	r2, [pc, #88]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f6c:	f043 0304 	orr.w	r3, r3, #4
 8000f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	f003 0304 	and.w	r3, r3, #4
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f88:	f043 0308 	orr.w	r3, r3, #8
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <HAL_TIM_Encoder_MspInit+0x188>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0308 	and.w	r3, r3, #8
 8000f96:	60bb      	str	r3, [r7, #8]
 8000f98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ROT_ENC_TIM4CH1_Pin|ROT_ENC_TIM4CH2_Pin;
 8000f9a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000fac:	2302      	movs	r3, #2
 8000fae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4809      	ldr	r0, [pc, #36]	@ (8000fdc <HAL_TIM_Encoder_MspInit+0x1a0>)
 8000fb8:	f000 fff4 	bl	8001fa4 <HAL_GPIO_Init>
}
 8000fbc:	bf00      	nop
 8000fbe:	3738      	adds	r7, #56	@ 0x38
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	40000400 	.word	0x40000400
 8000fd4:	40020800 	.word	0x40020800
 8000fd8:	40000800 	.word	0x40000800
 8000fdc:	40020c00 	.word	0x40020c00

08000fe0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a0b      	ldr	r2, [pc, #44]	@ (800101c <HAL_TIM_Base_MspInit+0x3c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d10d      	bne.n	800100e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <HAL_TIM_Base_MspInit+0x40>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	4a09      	ldr	r2, [pc, #36]	@ (8001020 <HAL_TIM_Base_MspInit+0x40>)
 8000ffc:	f043 0320 	orr.w	r3, r3, #32
 8001000:	6413      	str	r3, [r2, #64]	@ 0x40
 8001002:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <HAL_TIM_Base_MspInit+0x40>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f003 0320 	and.w	r3, r3, #32
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40001400 	.word	0x40001400
 8001020:	40023800 	.word	0x40023800

08001024 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a12      	ldr	r2, [pc, #72]	@ (800108c <HAL_TIM_MspPostInit+0x68>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d11e      	bne.n	8001084 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <HAL_TIM_MspPostInit+0x6c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a10      	ldr	r2, [pc, #64]	@ (8001090 <HAL_TIM_MspPostInit+0x6c>)
 8001050:	f043 0310 	orr.w	r3, r3, #16
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_TIM_MspPostInit+0x6c>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0310 	and.w	r3, r3, #16
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOT2_PWM_TIM1CH1_Pin|MOT2_PWM_TIM1CH2_Pin|MOT1_PWM_TIM1CH3_Pin|MOT1_PWM_TIM1CH4_Pin;
 8001062:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001068:	2302      	movs	r3, #2
 800106a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001074:	2301      	movs	r3, #1
 8001076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001078:	f107 030c 	add.w	r3, r7, #12
 800107c:	4619      	mov	r1, r3
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <HAL_TIM_MspPostInit+0x70>)
 8001080:	f000 ff90 	bl	8001fa4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001084:	bf00      	nop
 8001086:	3720      	adds	r7, #32
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40010000 	.word	0x40010000
 8001090:	40023800 	.word	0x40023800
 8001094:	40021000 	.word	0x40021000

08001098 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08e      	sub	sp, #56	@ 0x38
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010a4:	2300      	movs	r3, #0
 80010a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	4b33      	ldr	r3, [pc, #204]	@ (800117c <HAL_InitTick+0xe4>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b0:	4a32      	ldr	r2, [pc, #200]	@ (800117c <HAL_InitTick+0xe4>)
 80010b2:	f043 0310 	orr.w	r3, r3, #16
 80010b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b8:	4b30      	ldr	r3, [pc, #192]	@ (800117c <HAL_InitTick+0xe4>)
 80010ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010bc:	f003 0310 	and.w	r3, r3, #16
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010c4:	f107 0210 	add.w	r2, r7, #16
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f003 f80e 	bl	80040f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010d4:	6a3b      	ldr	r3, [r7, #32]
 80010d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d103      	bne.n	80010e6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010de:	f002 fff3 	bl	80040c8 <HAL_RCC_GetPCLK1Freq>
 80010e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80010e4:	e004      	b.n	80010f0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010e6:	f002 ffef 	bl	80040c8 <HAL_RCC_GetPCLK1Freq>
 80010ea:	4603      	mov	r3, r0
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010f2:	4a23      	ldr	r2, [pc, #140]	@ (8001180 <HAL_InitTick+0xe8>)
 80010f4:	fba2 2303 	umull	r2, r3, r2, r3
 80010f8:	0c9b      	lsrs	r3, r3, #18
 80010fa:	3b01      	subs	r3, #1
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010fe:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <HAL_InitTick+0xec>)
 8001100:	4a21      	ldr	r2, [pc, #132]	@ (8001188 <HAL_InitTick+0xf0>)
 8001102:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <HAL_InitTick+0xec>)
 8001106:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800110a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800110c:	4a1d      	ldr	r2, [pc, #116]	@ (8001184 <HAL_InitTick+0xec>)
 800110e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001110:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <HAL_InitTick+0xec>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <HAL_InitTick+0xec>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111e:	4b19      	ldr	r3, [pc, #100]	@ (8001184 <HAL_InitTick+0xec>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001124:	4817      	ldr	r0, [pc, #92]	@ (8001184 <HAL_InitTick+0xec>)
 8001126:	f003 f815 	bl	8004154 <HAL_TIM_Base_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001130:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001134:	2b00      	cmp	r3, #0
 8001136:	d11b      	bne.n	8001170 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001138:	4812      	ldr	r0, [pc, #72]	@ (8001184 <HAL_InitTick+0xec>)
 800113a:	f003 f85b 	bl	80041f4 <HAL_TIM_Base_Start_IT>
 800113e:	4603      	mov	r3, r0
 8001140:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001144:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001148:	2b00      	cmp	r3, #0
 800114a:	d111      	bne.n	8001170 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800114c:	2036      	movs	r0, #54	@ 0x36
 800114e:	f000 fc31 	bl	80019b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b0f      	cmp	r3, #15
 8001156:	d808      	bhi.n	800116a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001158:	2200      	movs	r2, #0
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	2036      	movs	r0, #54	@ 0x36
 800115e:	f000 fc0d 	bl	800197c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_InitTick+0xf4>)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6013      	str	r3, [r2, #0]
 8001168:	e002      	b.n	8001170 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001170:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001174:	4618      	mov	r0, r3
 8001176:	3738      	adds	r7, #56	@ 0x38
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40023800 	.word	0x40023800
 8001180:	431bde83 	.word	0x431bde83
 8001184:	20000948 	.word	0x20000948
 8001188:	40001000 	.word	0x40001000
 800118c:	20000004 	.word	0x20000004

08001190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <NMI_Handler+0x4>

08001198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <HardFault_Handler+0x4>

080011a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <MemManage_Handler+0x4>

080011a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <BusFault_Handler+0x4>

080011b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <UsageFault_Handler+0x4>

080011b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011cc:	4802      	ldr	r0, [pc, #8]	@ (80011d8 <TIM6_DAC_IRQHandler+0x10>)
 80011ce:	f003 f976 	bl	80044be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000948 	.word	0x20000948

080011dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011e0:	4802      	ldr	r0, [pc, #8]	@ (80011ec <DMA2_Stream0_IRQHandler+0x10>)
 80011e2:	f000 fca3 	bl	8001b2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200001b4 	.word	0x200001b4

080011f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <OTG_FS_IRQHandler+0x10>)
 80011f6:	f001 f9e8 	bl	80025ca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200068ac 	.word	0x200068ac

08001204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <SystemInit+0x20>)
 800120a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800120e:	4a05      	ldr	r2, [pc, #20]	@ (8001224 <SystemInit+0x20>)
 8001210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001260 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800122c:	f7ff ffea 	bl	8001204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001230:	480c      	ldr	r0, [pc, #48]	@ (8001264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001232:	490d      	ldr	r1, [pc, #52]	@ (8001268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001234:	4a0d      	ldr	r2, [pc, #52]	@ (800126c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001238:	e002      	b.n	8001240 <LoopCopyDataInit>

0800123a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800123c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800123e:	3304      	adds	r3, #4

08001240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001244:	d3f9      	bcc.n	800123a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001246:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001248:	4c0a      	ldr	r4, [pc, #40]	@ (8001274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800124c:	e001      	b.n	8001252 <LoopFillZerobss>

0800124e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800124e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001250:	3204      	adds	r2, #4

08001252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001254:	d3fb      	bcc.n	800124e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001256:	f00a fd7f 	bl	800bd58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800125a:	f7ff f94f 	bl	80004fc <main>
  bx  lr    
 800125e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001260:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001268:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 800126c:	0800bf98 	.word	0x0800bf98
  ldr r2, =_sbss
 8001270:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8001274:	200070f0 	.word	0x200070f0

08001278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001278:	e7fe      	b.n	8001278 <ADC_IRQHandler>
	...

0800127c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001280:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <HAL_Init+0x40>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0d      	ldr	r2, [pc, #52]	@ (80012bc <HAL_Init+0x40>)
 8001286:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800128a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800128c:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <HAL_Init+0x40>)
 8001292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001296:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <HAL_Init+0x40>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <HAL_Init+0x40>)
 800129e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a4:	2003      	movs	r0, #3
 80012a6:	f000 fb5e 	bl	8001966 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012aa:	200f      	movs	r0, #15
 80012ac:	f7ff fef4 	bl	8001098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b0:	f7ff fcfe 	bl	8000cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023c00 	.word	0x40023c00

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	@ (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008
 80012e4:	200009e0 	.word	0x200009e0

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	200009e0 	.word	0x200009e0

08001300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001308:	f7ff ffee 	bl	80012e8 <HAL_GetTick>
 800130c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001318:	d005      	beq.n	8001326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_Delay+0x44>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4413      	add	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001326:	bf00      	nop
 8001328:	f7ff ffde 	bl	80012e8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	429a      	cmp	r2, r3
 8001336:	d8f7      	bhi.n	8001328 <HAL_Delay+0x28>
  {
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000008 	.word	0x20000008

08001348 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e033      	b.n	80013c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001362:	2b00      	cmp	r3, #0
 8001364:	d109      	bne.n	800137a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff fcce 	bl	8000d08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	2b00      	cmp	r3, #0
 8001384:	d118      	bne.n	80013b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800138e:	f023 0302 	bic.w	r3, r3, #2
 8001392:	f043 0202 	orr.w	r2, r3, #2
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 f93a 	bl	8001614 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013aa:	f023 0303 	bic.w	r3, r3, #3
 80013ae:	f043 0201 	orr.w	r2, r3, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80013b6:	e001      	b.n	80013bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d101      	bne.n	80013ec <HAL_ADC_ConfigChannel+0x1c>
 80013e8:	2302      	movs	r3, #2
 80013ea:	e105      	b.n	80015f8 <HAL_ADC_ConfigChannel+0x228>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b09      	cmp	r3, #9
 80013fa:	d925      	bls.n	8001448 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	68d9      	ldr	r1, [r3, #12]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	461a      	mov	r2, r3
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	3b1e      	subs	r3, #30
 8001412:	2207      	movs	r2, #7
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43da      	mvns	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	400a      	ands	r2, r1
 8001420:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	68d9      	ldr	r1, [r3, #12]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	b29b      	uxth	r3, r3
 8001432:	4618      	mov	r0, r3
 8001434:	4603      	mov	r3, r0
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4403      	add	r3, r0
 800143a:	3b1e      	subs	r3, #30
 800143c:	409a      	lsls	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	430a      	orrs	r2, r1
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	e022      	b.n	800148e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6919      	ldr	r1, [r3, #16]
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	b29b      	uxth	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	4413      	add	r3, r2
 800145c:	2207      	movs	r2, #7
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43da      	mvns	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	400a      	ands	r2, r1
 800146a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6919      	ldr	r1, [r3, #16]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	b29b      	uxth	r3, r3
 800147c:	4618      	mov	r0, r3
 800147e:	4603      	mov	r3, r0
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4403      	add	r3, r0
 8001484:	409a      	lsls	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	430a      	orrs	r2, r1
 800148c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	2b06      	cmp	r3, #6
 8001494:	d824      	bhi.n	80014e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	4613      	mov	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	3b05      	subs	r3, #5
 80014a8:	221f      	movs	r2, #31
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43da      	mvns	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	400a      	ands	r2, r1
 80014b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685a      	ldr	r2, [r3, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	3b05      	subs	r3, #5
 80014d2:	fa00 f203 	lsl.w	r2, r0, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80014de:	e04c      	b.n	800157a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b0c      	cmp	r3, #12
 80014e6:	d824      	bhi.n	8001532 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	3b23      	subs	r3, #35	@ 0x23
 80014fa:	221f      	movs	r2, #31
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43da      	mvns	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	400a      	ands	r2, r1
 8001508:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
 8001516:	4618      	mov	r0, r3
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	3b23      	subs	r3, #35	@ 0x23
 8001524:	fa00 f203 	lsl.w	r2, r0, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001530:	e023      	b.n	800157a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	3b41      	subs	r3, #65	@ 0x41
 8001544:	221f      	movs	r2, #31
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	43da      	mvns	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	400a      	ands	r2, r1
 8001552:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	b29b      	uxth	r3, r3
 8001560:	4618      	mov	r0, r3
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685a      	ldr	r2, [r3, #4]
 8001566:	4613      	mov	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	4413      	add	r3, r2
 800156c:	3b41      	subs	r3, #65	@ 0x41
 800156e:	fa00 f203 	lsl.w	r2, r0, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	430a      	orrs	r2, r1
 8001578:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800157a:	4b22      	ldr	r3, [pc, #136]	@ (8001604 <HAL_ADC_ConfigChannel+0x234>)
 800157c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <HAL_ADC_ConfigChannel+0x238>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d109      	bne.n	800159c <HAL_ADC_ConfigChannel+0x1cc>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b12      	cmp	r3, #18
 800158e:	d105      	bne.n	800159c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a19      	ldr	r2, [pc, #100]	@ (8001608 <HAL_ADC_ConfigChannel+0x238>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d123      	bne.n	80015ee <HAL_ADC_ConfigChannel+0x21e>
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b10      	cmp	r3, #16
 80015ac:	d003      	beq.n	80015b6 <HAL_ADC_ConfigChannel+0x1e6>
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b11      	cmp	r3, #17
 80015b4:	d11b      	bne.n	80015ee <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b10      	cmp	r3, #16
 80015c8:	d111      	bne.n	80015ee <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015ca:	4b10      	ldr	r3, [pc, #64]	@ (800160c <HAL_ADC_ConfigChannel+0x23c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a10      	ldr	r2, [pc, #64]	@ (8001610 <HAL_ADC_ConfigChannel+0x240>)
 80015d0:	fba2 2303 	umull	r2, r3, r2, r3
 80015d4:	0c9a      	lsrs	r2, r3, #18
 80015d6:	4613      	mov	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80015e0:	e002      	b.n	80015e8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	3b01      	subs	r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f9      	bne.n	80015e2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	40012300 	.word	0x40012300
 8001608:	40012000 	.word	0x40012000
 800160c:	20000000 	.word	0x20000000
 8001610:	431bde83 	.word	0x431bde83

08001614 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800161c:	4b79      	ldr	r3, [pc, #484]	@ (8001804 <ADC_Init+0x1f0>)
 800161e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	685a      	ldr	r2, [r3, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	431a      	orrs	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001648:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	6859      	ldr	r1, [r3, #4]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	021a      	lsls	r2, r3, #8
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	430a      	orrs	r2, r1
 800165c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800166c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6859      	ldr	r1, [r3, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	430a      	orrs	r2, r1
 800167e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800168e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6899      	ldr	r1, [r3, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a6:	4a58      	ldr	r2, [pc, #352]	@ (8001808 <ADC_Init+0x1f4>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d022      	beq.n	80016f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80016ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6899      	ldr	r1, [r3, #8]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	430a      	orrs	r2, r1
 80016cc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689a      	ldr	r2, [r3, #8]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80016dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6899      	ldr	r1, [r3, #8]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	e00f      	b.n	8001712 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001700:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001710:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 0202 	bic.w	r2, r2, #2
 8001720:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6899      	ldr	r1, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7e1b      	ldrb	r3, [r3, #24]
 800172c:	005a      	lsls	r2, r3, #1
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d01b      	beq.n	8001778 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800174e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	685a      	ldr	r2, [r3, #4]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800175e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6859      	ldr	r1, [r3, #4]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176a:	3b01      	subs	r3, #1
 800176c:	035a      	lsls	r2, r3, #13
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	e007      	b.n	8001788 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001786:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001796:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	051a      	lsls	r2, r3, #20
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	430a      	orrs	r2, r1
 80017ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80017bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6899      	ldr	r1, [r3, #8]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017ca:	025a      	lsls	r2, r3, #9
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80017e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6899      	ldr	r1, [r3, #8]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	029a      	lsls	r2, r3, #10
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	430a      	orrs	r2, r1
 80017f6:	609a      	str	r2, [r3, #8]
}
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	40012300 	.word	0x40012300
 8001808:	0f000001 	.word	0x0f000001

0800180c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001828:	4013      	ands	r3, r2
 800182a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800183c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183e:	4a04      	ldr	r2, [pc, #16]	@ (8001850 <__NVIC_SetPriorityGrouping+0x44>)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	60d3      	str	r3, [r2, #12]
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001858:	4b04      	ldr	r3, [pc, #16]	@ (800186c <__NVIC_GetPriorityGrouping+0x18>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	f003 0307 	and.w	r3, r3, #7
}
 8001862:	4618      	mov	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	2b00      	cmp	r3, #0
 8001880:	db0b      	blt.n	800189a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	f003 021f 	and.w	r2, r3, #31
 8001888:	4907      	ldr	r1, [pc, #28]	@ (80018a8 <__NVIC_EnableIRQ+0x38>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	2001      	movs	r0, #1
 8001892:	fa00 f202 	lsl.w	r2, r0, r2
 8001896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800189a:	bf00      	nop
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000e100 	.word	0xe000e100

080018ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	6039      	str	r1, [r7, #0]
 80018b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	db0a      	blt.n	80018d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	490c      	ldr	r1, [pc, #48]	@ (80018f8 <__NVIC_SetPriority+0x4c>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	0112      	lsls	r2, r2, #4
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	440b      	add	r3, r1
 80018d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d4:	e00a      	b.n	80018ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4908      	ldr	r1, [pc, #32]	@ (80018fc <__NVIC_SetPriority+0x50>)
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	3b04      	subs	r3, #4
 80018e4:	0112      	lsls	r2, r2, #4
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	440b      	add	r3, r1
 80018ea:	761a      	strb	r2, [r3, #24]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000e100 	.word	0xe000e100
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001900:	b480      	push	{r7}
 8001902:	b089      	sub	sp, #36	@ 0x24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f1c3 0307 	rsb	r3, r3, #7
 800191a:	2b04      	cmp	r3, #4
 800191c:	bf28      	it	cs
 800191e:	2304      	movcs	r3, #4
 8001920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3304      	adds	r3, #4
 8001926:	2b06      	cmp	r3, #6
 8001928:	d902      	bls.n	8001930 <NVIC_EncodePriority+0x30>
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3b03      	subs	r3, #3
 800192e:	e000      	b.n	8001932 <NVIC_EncodePriority+0x32>
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001934:	f04f 32ff 	mov.w	r2, #4294967295
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43da      	mvns	r2, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	401a      	ands	r2, r3
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001948:	f04f 31ff 	mov.w	r1, #4294967295
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	fa01 f303 	lsl.w	r3, r1, r3
 8001952:	43d9      	mvns	r1, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	4313      	orrs	r3, r2
         );
}
 800195a:	4618      	mov	r0, r3
 800195c:	3724      	adds	r7, #36	@ 0x24
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ff4c 	bl	800180c <__NVIC_SetPriorityGrouping>
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
 8001988:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800198e:	f7ff ff61 	bl	8001854 <__NVIC_GetPriorityGrouping>
 8001992:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	68b9      	ldr	r1, [r7, #8]
 8001998:	6978      	ldr	r0, [r7, #20]
 800199a:	f7ff ffb1 	bl	8001900 <NVIC_EncodePriority>
 800199e:	4602      	mov	r2, r0
 80019a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a4:	4611      	mov	r1, r2
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff80 	bl	80018ac <__NVIC_SetPriority>
}
 80019ac:	bf00      	nop
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff ff54 	bl	8001870 <__NVIC_EnableIRQ>
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019dc:	f7ff fc84 	bl	80012e8 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e099      	b.n	8001b20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2202      	movs	r2, #2
 80019f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 0201 	bic.w	r2, r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a0c:	e00f      	b.n	8001a2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a0e:	f7ff fc6b 	bl	80012e8 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d908      	bls.n	8001a2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2203      	movs	r2, #3
 8001a26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e078      	b.n	8001b20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1e8      	bne.n	8001a0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	4b38      	ldr	r3, [pc, #224]	@ (8001b28 <HAL_DMA_Init+0x158>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a84:	2b04      	cmp	r3, #4
 8001a86:	d107      	bne.n	8001a98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a90:	4313      	orrs	r3, r2
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f023 0307 	bic.w	r3, r3, #7
 8001aae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	d117      	bne.n	8001af2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d00e      	beq.n	8001af2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 f9e9 	bl	8001eac <DMA_CheckFifoParam>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d008      	beq.n	8001af2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2240      	movs	r2, #64	@ 0x40
 8001ae4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001aee:	2301      	movs	r3, #1
 8001af0:	e016      	b.n	8001b20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f9a0 	bl	8001e40 <DMA_CalcBaseAndBitshift>
 8001b00:	4603      	mov	r3, r0
 8001b02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b08:	223f      	movs	r2, #63	@ 0x3f
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	f010803f 	.word	0xf010803f

08001b2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b38:	4b8e      	ldr	r3, [pc, #568]	@ (8001d74 <HAL_DMA_IRQHandler+0x248>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a8e      	ldr	r2, [pc, #568]	@ (8001d78 <HAL_DMA_IRQHandler+0x24c>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b56:	2208      	movs	r2, #8
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d01a      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d013      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0204 	bic.w	r2, r2, #4
 8001b7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b84:	2208      	movs	r2, #8
 8001b86:	409a      	lsls	r2, r3
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b90:	f043 0201 	orr.w	r2, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d012      	beq.n	8001bce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00b      	beq.n	8001bce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bba:	2201      	movs	r2, #1
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc6:	f043 0202 	orr.w	r2, r3, #2
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d012      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d00b      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfc:	f043 0204 	orr.w	r2, r3, #4
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	2210      	movs	r2, #16
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d043      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d03c      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c26:	2210      	movs	r2, #16
 8001c28:	409a      	lsls	r2, r3
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d018      	beq.n	8001c6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d108      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d024      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	4798      	blx	r3
 8001c5a:	e01f      	b.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01b      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	4798      	blx	r3
 8001c6c:	e016      	b.n	8001c9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d107      	bne.n	8001c8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0208 	bic.w	r2, r2, #8
 8001c8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 808f 	beq.w	8001dcc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8087 	beq.w	8001dcc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b05      	cmp	r3, #5
 8001cd4:	d136      	bne.n	8001d44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0216 	bic.w	r2, r2, #22
 8001ce4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	695a      	ldr	r2, [r3, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cf4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d103      	bne.n	8001d06 <HAL_DMA_IRQHandler+0x1da>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0208 	bic.w	r2, r2, #8
 8001d14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1a:	223f      	movs	r2, #63	@ 0x3f
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2201      	movs	r2, #1
 8001d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d07e      	beq.n	8001e38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	4798      	blx	r3
        }
        return;
 8001d42:	e079      	b.n	8001e38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d01d      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d10d      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d031      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	4798      	blx	r3
 8001d70:	e02c      	b.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
 8001d72:	bf00      	nop
 8001d74:	20000000 	.word	0x20000000
 8001d78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d023      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	4798      	blx	r3
 8001d8c:	e01e      	b.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10f      	bne.n	8001dbc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0210 	bic.w	r2, r2, #16
 8001daa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d032      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d022      	beq.n	8001e26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2205      	movs	r2, #5
 8001de4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0201 	bic.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d307      	bcc.n	8001e14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f2      	bne.n	8001df8 <HAL_DMA_IRQHandler+0x2cc>
 8001e12:	e000      	b.n	8001e16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	4798      	blx	r3
 8001e36:	e000      	b.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e38:	bf00      	nop
    }
  }
}
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	3b10      	subs	r3, #16
 8001e50:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <DMA_CalcBaseAndBitshift+0x64>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	091b      	lsrs	r3, r3, #4
 8001e58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e5a:	4a13      	ldr	r2, [pc, #76]	@ (8001ea8 <DMA_CalcBaseAndBitshift+0x68>)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	4413      	add	r3, r2
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d909      	bls.n	8001e82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e76:	f023 0303 	bic.w	r3, r3, #3
 8001e7a:	1d1a      	adds	r2, r3, #4
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e80:	e007      	b.n	8001e92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e8a:	f023 0303 	bic.w	r3, r3, #3
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	aaaaaaab 	.word	0xaaaaaaab
 8001ea8:	0800bf80 	.word	0x0800bf80

08001eac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d11f      	bne.n	8001f06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d856      	bhi.n	8001f7a <DMA_CheckFifoParam+0xce>
 8001ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed4 <DMA_CheckFifoParam+0x28>)
 8001ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed2:	bf00      	nop
 8001ed4:	08001ee5 	.word	0x08001ee5
 8001ed8:	08001ef7 	.word	0x08001ef7
 8001edc:	08001ee5 	.word	0x08001ee5
 8001ee0:	08001f7b 	.word	0x08001f7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d046      	beq.n	8001f7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ef4:	e043      	b.n	8001f7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001efe:	d140      	bne.n	8001f82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f04:	e03d      	b.n	8001f82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f0e:	d121      	bne.n	8001f54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b03      	cmp	r3, #3
 8001f14:	d837      	bhi.n	8001f86 <DMA_CheckFifoParam+0xda>
 8001f16:	a201      	add	r2, pc, #4	@ (adr r2, 8001f1c <DMA_CheckFifoParam+0x70>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f2d 	.word	0x08001f2d
 8001f20:	08001f33 	.word	0x08001f33
 8001f24:	08001f2d 	.word	0x08001f2d
 8001f28:	08001f45 	.word	0x08001f45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f30:	e030      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d025      	beq.n	8001f8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f42:	e022      	b.n	8001f8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f4c:	d11f      	bne.n	8001f8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f52:	e01c      	b.n	8001f8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d903      	bls.n	8001f62 <DMA_CheckFifoParam+0xb6>
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d003      	beq.n	8001f68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f60:	e018      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	73fb      	strb	r3, [r7, #15]
      break;
 8001f66:	e015      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00e      	beq.n	8001f92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
      break;
 8001f78:	e00b      	b.n	8001f92 <DMA_CheckFifoParam+0xe6>
      break;
 8001f7a:	bf00      	nop
 8001f7c:	e00a      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;
 8001f7e:	bf00      	nop
 8001f80:	e008      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;
 8001f82:	bf00      	nop
 8001f84:	e006      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;
 8001f86:	bf00      	nop
 8001f88:	e004      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;
 8001f8a:	bf00      	nop
 8001f8c:	e002      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f8e:	bf00      	nop
 8001f90:	e000      	b.n	8001f94 <DMA_CheckFifoParam+0xe8>
      break;
 8001f92:	bf00      	nop
    }
  } 
  
  return status; 
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop

08001fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b089      	sub	sp, #36	@ 0x24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
 8001fbe:	e16b      	b.n	8002298 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	f040 815a 	bne.w	8002292 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f003 0303 	and.w	r3, r3, #3
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d005      	beq.n	8001ff6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d130      	bne.n	8002058 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	2203      	movs	r2, #3
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4013      	ands	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4313      	orrs	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800202c:	2201      	movs	r2, #1
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	43db      	mvns	r3, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4013      	ands	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	091b      	lsrs	r3, r3, #4
 8002042:	f003 0201 	and.w	r2, r3, #1
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4313      	orrs	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b03      	cmp	r3, #3
 8002062:	d017      	beq.n	8002094 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	2203      	movs	r2, #3
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	4013      	ands	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	4313      	orrs	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d123      	bne.n	80020e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	08da      	lsrs	r2, r3, #3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3208      	adds	r2, #8
 80020a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	220f      	movs	r2, #15
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	08da      	lsrs	r2, r3, #3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3208      	adds	r2, #8
 80020e2:	69b9      	ldr	r1, [r7, #24]
 80020e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	2203      	movs	r2, #3
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	4013      	ands	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0203 	and.w	r2, r3, #3
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 80b4 	beq.w	8002292 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b60      	ldr	r3, [pc, #384]	@ (80022b0 <HAL_GPIO_Init+0x30c>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002132:	4a5f      	ldr	r2, [pc, #380]	@ (80022b0 <HAL_GPIO_Init+0x30c>)
 8002134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002138:	6453      	str	r3, [r2, #68]	@ 0x44
 800213a:	4b5d      	ldr	r3, [pc, #372]	@ (80022b0 <HAL_GPIO_Init+0x30c>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002146:	4a5b      	ldr	r2, [pc, #364]	@ (80022b4 <HAL_GPIO_Init+0x310>)
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	089b      	lsrs	r3, r3, #2
 800214c:	3302      	adds	r3, #2
 800214e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	220f      	movs	r2, #15
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4013      	ands	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a52      	ldr	r2, [pc, #328]	@ (80022b8 <HAL_GPIO_Init+0x314>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d02b      	beq.n	80021ca <HAL_GPIO_Init+0x226>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a51      	ldr	r2, [pc, #324]	@ (80022bc <HAL_GPIO_Init+0x318>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d025      	beq.n	80021c6 <HAL_GPIO_Init+0x222>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a50      	ldr	r2, [pc, #320]	@ (80022c0 <HAL_GPIO_Init+0x31c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d01f      	beq.n	80021c2 <HAL_GPIO_Init+0x21e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a4f      	ldr	r2, [pc, #316]	@ (80022c4 <HAL_GPIO_Init+0x320>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d019      	beq.n	80021be <HAL_GPIO_Init+0x21a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4e      	ldr	r2, [pc, #312]	@ (80022c8 <HAL_GPIO_Init+0x324>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d013      	beq.n	80021ba <HAL_GPIO_Init+0x216>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a4d      	ldr	r2, [pc, #308]	@ (80022cc <HAL_GPIO_Init+0x328>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d00d      	beq.n	80021b6 <HAL_GPIO_Init+0x212>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a4c      	ldr	r2, [pc, #304]	@ (80022d0 <HAL_GPIO_Init+0x32c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d007      	beq.n	80021b2 <HAL_GPIO_Init+0x20e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a4b      	ldr	r2, [pc, #300]	@ (80022d4 <HAL_GPIO_Init+0x330>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d101      	bne.n	80021ae <HAL_GPIO_Init+0x20a>
 80021aa:	2307      	movs	r3, #7
 80021ac:	e00e      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021ae:	2308      	movs	r3, #8
 80021b0:	e00c      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021b2:	2306      	movs	r3, #6
 80021b4:	e00a      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021b6:	2305      	movs	r3, #5
 80021b8:	e008      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021ba:	2304      	movs	r3, #4
 80021bc:	e006      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021be:	2303      	movs	r3, #3
 80021c0:	e004      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e002      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_GPIO_Init+0x228>
 80021ca:	2300      	movs	r3, #0
 80021cc:	69fa      	ldr	r2, [r7, #28]
 80021ce:	f002 0203 	and.w	r2, r2, #3
 80021d2:	0092      	lsls	r2, r2, #2
 80021d4:	4093      	lsls	r3, r2
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021dc:	4935      	ldr	r1, [pc, #212]	@ (80022b4 <HAL_GPIO_Init+0x310>)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	089b      	lsrs	r3, r3, #2
 80021e2:	3302      	adds	r3, #2
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021ea:	4b3b      	ldr	r3, [pc, #236]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800220e:	4a32      	ldr	r2, [pc, #200]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002214:	4b30      	ldr	r3, [pc, #192]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002238:	4a27      	ldr	r2, [pc, #156]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800223e:	4b26      	ldr	r3, [pc, #152]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002262:	4a1d      	ldr	r2, [pc, #116]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002268:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	43db      	mvns	r3, r3
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	4013      	ands	r3, r2
 8002276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800228c:	4a12      	ldr	r2, [pc, #72]	@ (80022d8 <HAL_GPIO_Init+0x334>)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3301      	adds	r3, #1
 8002296:	61fb      	str	r3, [r7, #28]
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	2b0f      	cmp	r3, #15
 800229c:	f67f ae90 	bls.w	8001fc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022a0:	bf00      	nop
 80022a2:	bf00      	nop
 80022a4:	3724      	adds	r7, #36	@ 0x24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40013800 	.word	0x40013800
 80022b8:	40020000 	.word	0x40020000
 80022bc:	40020400 	.word	0x40020400
 80022c0:	40020800 	.word	0x40020800
 80022c4:	40020c00 	.word	0x40020c00
 80022c8:	40021000 	.word	0x40021000
 80022cc:	40021400 	.word	0x40021400
 80022d0:	40021800 	.word	0x40021800
 80022d4:	40021c00 	.word	0x40021c00
 80022d8:	40013c00 	.word	0x40013c00

080022dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	460b      	mov	r3, r1
 80022e6:	807b      	strh	r3, [r7, #2]
 80022e8:	4613      	mov	r3, r2
 80022ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022ec:	787b      	ldrb	r3, [r7, #1]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022f2:	887a      	ldrh	r2, [r7, #2]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022f8:	e003      	b.n	8002302 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022fa:	887b      	ldrh	r3, [r7, #2]
 80022fc:	041a      	lsls	r2, r3, #16
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	619a      	str	r2, [r3, #24]
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800230e:	b480      	push	{r7}
 8002310:	b085      	sub	sp, #20
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	460b      	mov	r3, r1
 8002318:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002320:	887a      	ldrh	r2, [r7, #2]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4013      	ands	r3, r2
 8002326:	041a      	lsls	r2, r3, #16
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	43d9      	mvns	r1, r3
 800232c:	887b      	ldrh	r3, [r7, #2]
 800232e:	400b      	ands	r3, r1
 8002330:	431a      	orrs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	619a      	str	r2, [r3, #24]
}
 8002336:	bf00      	nop
 8002338:	3714      	adds	r7, #20
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af02      	add	r7, sp, #8
 8002348:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e101      	b.n	8002558 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d106      	bne.n	8002374 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f009 f978 	bl	800b664 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2203      	movs	r2, #3
 8002378:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002382:	d102      	bne.n	800238a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f002 febf 	bl	8005112 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6818      	ldr	r0, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7c1a      	ldrb	r2, [r3, #16]
 800239c:	f88d 2000 	strb.w	r2, [sp]
 80023a0:	3304      	adds	r3, #4
 80023a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023a4:	f002 fd9e 	bl	8004ee4 <USB_CoreInit>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d005      	beq.n	80023ba <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2202      	movs	r2, #2
 80023b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e0ce      	b.n	8002558 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f002 feb7 	bl	8005134 <USB_SetCurrentMode>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d005      	beq.n	80023d8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2202      	movs	r2, #2
 80023d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0bf      	b.n	8002558 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d8:	2300      	movs	r3, #0
 80023da:	73fb      	strb	r3, [r7, #15]
 80023dc:	e04a      	b.n	8002474 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023de:	7bfa      	ldrb	r2, [r7, #15]
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	4413      	add	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	440b      	add	r3, r1
 80023ec:	3315      	adds	r3, #21
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023f2:	7bfa      	ldrb	r2, [r7, #15]
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	4413      	add	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	3314      	adds	r3, #20
 8002402:	7bfa      	ldrb	r2, [r7, #15]
 8002404:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002406:	7bfa      	ldrb	r2, [r7, #15]
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	b298      	uxth	r0, r3
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	332e      	adds	r3, #46	@ 0x2e
 800241a:	4602      	mov	r2, r0
 800241c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	3318      	adds	r3, #24
 800242e:	2200      	movs	r2, #0
 8002430:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	331c      	adds	r3, #28
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	3320      	adds	r3, #32
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800245a:	7bfa      	ldrb	r2, [r7, #15]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	4413      	add	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	3324      	adds	r3, #36	@ 0x24
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	3301      	adds	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	791b      	ldrb	r3, [r3, #4]
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	429a      	cmp	r2, r3
 800247c:	d3af      	bcc.n	80023de <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800247e:	2300      	movs	r3, #0
 8002480:	73fb      	strb	r3, [r7, #15]
 8002482:	e044      	b.n	800250e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002484:	7bfa      	ldrb	r2, [r7, #15]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	4413      	add	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800249a:	7bfa      	ldrb	r2, [r7, #15]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024b0:	7bfa      	ldrb	r2, [r7, #15]
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80024c2:	2200      	movs	r2, #0
 80024c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024dc:	7bfa      	ldrb	r2, [r7, #15]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024f2:	7bfa      	ldrb	r2, [r7, #15]
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	4413      	add	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	3301      	adds	r3, #1
 800250c:	73fb      	strb	r3, [r7, #15]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	791b      	ldrb	r3, [r3, #4]
 8002512:	7bfa      	ldrb	r2, [r7, #15]
 8002514:	429a      	cmp	r2, r3
 8002516:	d3b5      	bcc.n	8002484 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6818      	ldr	r0, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	7c1a      	ldrb	r2, [r3, #16]
 8002520:	f88d 2000 	strb.w	r2, [sp]
 8002524:	3304      	adds	r3, #4
 8002526:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002528:	f002 fe50 	bl	80051cc <USB_DevInit>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d005      	beq.n	800253e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2202      	movs	r2, #2
 8002536:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e00c      	b.n	8002558 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f003 fe9a 	bl	800628a <USB_DevDisconnect>

  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002574:	2b01      	cmp	r3, #1
 8002576:	d101      	bne.n	800257c <HAL_PCD_Start+0x1c>
 8002578:	2302      	movs	r3, #2
 800257a:	e022      	b.n	80025c2 <HAL_PCD_Start+0x62>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002594:	2b01      	cmp	r3, #1
 8002596:	d105      	bne.n	80025a4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f002 fda1 	bl	80050f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f003 fe48 	bl	8006248 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80025ca:	b590      	push	{r4, r7, lr}
 80025cc:	b08d      	sub	sp, #52	@ 0x34
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025d8:	6a3b      	ldr	r3, [r7, #32]
 80025da:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f003 ff06 	bl	80063f2 <USB_GetMode>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f040 848c 	bne.w	8002f06 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f003 fe6a 	bl	80062cc <USB_ReadInterrupts>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 8482 	beq.w	8002f04 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4618      	mov	r0, r3
 800261a:	f003 fe57 	bl	80062cc <USB_ReadInterrupts>
 800261e:	4603      	mov	r3, r0
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b02      	cmp	r3, #2
 8002626:	d107      	bne.n	8002638 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f002 0202 	and.w	r2, r2, #2
 8002636:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f003 fe45 	bl	80062cc <USB_ReadInterrupts>
 8002642:	4603      	mov	r3, r0
 8002644:	f003 0310 	and.w	r3, r3, #16
 8002648:	2b10      	cmp	r3, #16
 800264a:	d161      	bne.n	8002710 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	699a      	ldr	r2, [r3, #24]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0210 	bic.w	r2, r2, #16
 800265a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800265c:	6a3b      	ldr	r3, [r7, #32]
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	f003 020f 	and.w	r2, r3, #15
 8002668:	4613      	mov	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	4413      	add	r3, r2
 8002678:	3304      	adds	r3, #4
 800267a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002682:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002686:	d124      	bne.n	80026d2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800268e:	4013      	ands	r3, r2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d035      	beq.n	8002700 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	091b      	lsrs	r3, r3, #4
 800269c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800269e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	6a38      	ldr	r0, [r7, #32]
 80026a8:	f003 fc7c 	bl	8005fa4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	68da      	ldr	r2, [r3, #12]
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	091b      	lsrs	r3, r3, #4
 80026b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026b8:	441a      	add	r2, r3
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	695a      	ldr	r2, [r3, #20]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	091b      	lsrs	r3, r3, #4
 80026c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026ca:	441a      	add	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	615a      	str	r2, [r3, #20]
 80026d0:	e016      	b.n	8002700 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80026d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80026dc:	d110      	bne.n	8002700 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026e4:	2208      	movs	r2, #8
 80026e6:	4619      	mov	r1, r3
 80026e8:	6a38      	ldr	r0, [r7, #32]
 80026ea:	f003 fc5b 	bl	8005fa4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	091b      	lsrs	r3, r3, #4
 80026f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026fa:	441a      	add	r2, r3
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699a      	ldr	r2, [r3, #24]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0210 	orr.w	r2, r2, #16
 800270e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4618      	mov	r0, r3
 8002716:	f003 fdd9 	bl	80062cc <USB_ReadInterrupts>
 800271a:	4603      	mov	r3, r0
 800271c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002720:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002724:	f040 80a7 	bne.w	8002876 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f003 fdde 	bl	80062f2 <USB_ReadDevAllOutEpInterrupt>
 8002736:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002738:	e099      	b.n	800286e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800273a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 808e 	beq.w	8002862 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f003 fe02 	bl	800635a <USB_ReadDevOutEPInterrupt>
 8002756:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00c      	beq.n	800277c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002764:	015a      	lsls	r2, r3, #5
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	4413      	add	r3, r2
 800276a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800276e:	461a      	mov	r2, r3
 8002770:	2301      	movs	r3, #1
 8002772:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002774:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 fea4 	bl	80034c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00c      	beq.n	80027a0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	4413      	add	r3, r2
 800278e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002792:	461a      	mov	r2, r3
 8002794:	2308      	movs	r3, #8
 8002796:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002798:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 ff7a 	bl	8003694 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	f003 0310 	and.w	r3, r3, #16
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d008      	beq.n	80027bc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	015a      	lsls	r2, r3, #5
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	4413      	add	r3, r2
 80027b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027b6:	461a      	mov	r2, r3
 80027b8:	2310      	movs	r3, #16
 80027ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d030      	beq.n	8002828 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80027c6:	6a3b      	ldr	r3, [r7, #32]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ce:	2b80      	cmp	r3, #128	@ 0x80
 80027d0:	d109      	bne.n	80027e6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	69fa      	ldr	r2, [r7, #28]
 80027dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027e0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027e4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80027e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027e8:	4613      	mov	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	4413      	add	r3, r2
 80027f8:	3304      	adds	r3, #4
 80027fa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	78db      	ldrb	r3, [r3, #3]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d108      	bne.n	8002816 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2200      	movs	r2, #0
 8002808:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	b2db      	uxtb	r3, r3
 800280e:	4619      	mov	r1, r3
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f009 f82d 	bl	800b870 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	015a      	lsls	r2, r3, #5
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	4413      	add	r3, r2
 800281e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002822:	461a      	mov	r2, r3
 8002824:	2302      	movs	r3, #2
 8002826:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	f003 0320 	and.w	r3, r3, #32
 800282e:	2b00      	cmp	r3, #0
 8002830:	d008      	beq.n	8002844 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	015a      	lsls	r2, r3, #5
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	4413      	add	r3, r2
 800283a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800283e:	461a      	mov	r2, r3
 8002840:	2320      	movs	r3, #32
 8002842:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d009      	beq.n	8002862 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002850:	015a      	lsls	r2, r3, #5
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	4413      	add	r3, r2
 8002856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800285a:	461a      	mov	r2, r3
 800285c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002860:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	3301      	adds	r3, #1
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286a:	085b      	lsrs	r3, r3, #1
 800286c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800286e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002870:	2b00      	cmp	r3, #0
 8002872:	f47f af62 	bne.w	800273a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f003 fd26 	bl	80062cc <USB_ReadInterrupts>
 8002880:	4603      	mov	r3, r0
 8002882:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002886:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800288a:	f040 80db 	bne.w	8002a44 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f003 fd47 	bl	8006326 <USB_ReadDevAllInEpInterrupt>
 8002898:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800289e:	e0cd      	b.n	8002a3c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80028a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80c2 	beq.w	8002a30 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	4611      	mov	r1, r2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f003 fd6d 	bl	8006396 <USB_ReadDevInEPInterrupt>
 80028bc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d057      	beq.n	8002978 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	2201      	movs	r2, #1
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	43db      	mvns	r3, r3
 80028e2:	69f9      	ldr	r1, [r7, #28]
 80028e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80028e8:	4013      	ands	r3, r2
 80028ea:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f8:	461a      	mov	r2, r3
 80028fa:	2301      	movs	r3, #1
 80028fc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	799b      	ldrb	r3, [r3, #6]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d132      	bne.n	800296c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	3320      	adds	r3, #32
 8002916:	6819      	ldr	r1, [r3, #0]
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800291c:	4613      	mov	r3, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	4403      	add	r3, r0
 8002926:	331c      	adds	r3, #28
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4419      	add	r1, r3
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002930:	4613      	mov	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4403      	add	r3, r0
 800293a:	3320      	adds	r3, #32
 800293c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	2b00      	cmp	r3, #0
 8002942:	d113      	bne.n	800296c <HAL_PCD_IRQHandler+0x3a2>
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002948:	4613      	mov	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	3324      	adds	r3, #36	@ 0x24
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d108      	bne.n	800296c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6818      	ldr	r0, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002964:	461a      	mov	r2, r3
 8002966:	2101      	movs	r1, #1
 8002968:	f003 fd74 	bl	8006454 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	b2db      	uxtb	r3, r3
 8002970:	4619      	mov	r1, r3
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f008 fef7 	bl	800b766 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d008      	beq.n	8002994 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	015a      	lsls	r2, r3, #5
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	4413      	add	r3, r2
 800298a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800298e:	461a      	mov	r2, r3
 8002990:	2308      	movs	r3, #8
 8002992:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f003 0310 	and.w	r3, r3, #16
 800299a:	2b00      	cmp	r3, #0
 800299c:	d008      	beq.n	80029b0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	015a      	lsls	r2, r3, #5
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029aa:	461a      	mov	r2, r3
 80029ac:	2310      	movs	r3, #16
 80029ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d008      	beq.n	80029cc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029c6:	461a      	mov	r2, r3
 80029c8:	2340      	movs	r3, #64	@ 0x40
 80029ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d023      	beq.n	8002a1e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80029d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029d8:	6a38      	ldr	r0, [r7, #32]
 80029da:	f002 fd5b 	bl	8005494 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80029de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e0:	4613      	mov	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	3310      	adds	r3, #16
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	4413      	add	r3, r2
 80029ee:	3304      	adds	r3, #4
 80029f0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	78db      	ldrb	r3, [r3, #3]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d108      	bne.n	8002a0c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2200      	movs	r2, #0
 80029fe:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	4619      	mov	r1, r3
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f008 ff44 	bl	800b894 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a18:	461a      	mov	r2, r3
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002a28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fcbd 	bl	80033aa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	3301      	adds	r3, #1
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a38:	085b      	lsrs	r3, r3, #1
 8002a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f47f af2e 	bne.w	80028a0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f003 fc3f 	bl	80062cc <USB_ReadInterrupts>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002a54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a58:	d122      	bne.n	8002aa0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	69fa      	ldr	r2, [r7, #28]
 8002a64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d108      	bne.n	8002a8a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a80:	2100      	movs	r1, #0
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 fea4 	bl	80037d0 <HAL_PCDEx_LPM_Callback>
 8002a88:	e002      	b.n	8002a90 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f008 fee2 	bl	800b854 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002a9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f003 fc11 	bl	80062cc <USB_ReadInterrupts>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ab0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ab4:	d112      	bne.n	8002adc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d102      	bne.n	8002acc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f008 fe9e 	bl	800b808 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002ada:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f003 fbf3 	bl	80062cc <USB_ReadInterrupts>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002af0:	f040 80b7 	bne.w	8002c62 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	69fa      	ldr	r2, [r7, #28]
 8002afe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b02:	f023 0301 	bic.w	r3, r3, #1
 8002b06:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f002 fcc0 	bl	8005494 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b14:	2300      	movs	r3, #0
 8002b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b18:	e046      	b.n	8002ba8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b1c:	015a      	lsls	r2, r3, #5
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	4413      	add	r3, r2
 8002b22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b26:	461a      	mov	r2, r3
 8002b28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002b2c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b30:	015a      	lsls	r2, r3, #5
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b3e:	0151      	lsls	r1, r2, #5
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	440a      	add	r2, r1
 8002b44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002b48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b50:	015a      	lsls	r2, r3, #5
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002b60:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b64:	015a      	lsls	r2, r3, #5
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b72:	0151      	lsls	r1, r2, #5
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	440a      	add	r2, r1
 8002b78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b7c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b80:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b92:	0151      	lsls	r1, r2, #5
 8002b94:	69fa      	ldr	r2, [r7, #28]
 8002b96:	440a      	add	r2, r1
 8002b98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ba0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	791b      	ldrb	r3, [r3, #4]
 8002bac:	461a      	mov	r2, r3
 8002bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d3b2      	bcc.n	8002b1a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bc2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002bc6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	7bdb      	ldrb	r3, [r3, #15]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d016      	beq.n	8002bfe <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bda:	69fa      	ldr	r2, [r7, #28]
 8002bdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002be0:	f043 030b 	orr.w	r3, r3, #11
 8002be4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bf6:	f043 030b 	orr.w	r3, r3, #11
 8002bfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bfc:	e015      	b.n	8002c2a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	69fa      	ldr	r2, [r7, #28]
 8002c08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c0c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c10:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002c14:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	69fa      	ldr	r2, [r7, #28]
 8002c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c24:	f043 030b 	orr.w	r3, r3, #11
 8002c28:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c38:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002c3c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	f003 fc01 	bl	8006454 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695a      	ldr	r2, [r3, #20]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002c60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f003 fb30 	bl	80062cc <USB_ReadInterrupts>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c76:	d123      	bne.n	8002cc0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f003 fbc6 	bl	800640e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f002 fc7d 	bl	8005586 <USB_GetDevSpeed>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	461a      	mov	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681c      	ldr	r4, [r3, #0]
 8002c98:	f001 fa0a 	bl	80040b0 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	f002 f981 	bl	8004fac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f008 fd83 	bl	800b7b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695a      	ldr	r2, [r3, #20]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002cbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f003 fb01 	bl	80062cc <USB_ReadInterrupts>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d10a      	bne.n	8002cea <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f008 fd60 	bl	800b79a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695a      	ldr	r2, [r3, #20]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f002 0208 	and.w	r2, r2, #8
 8002ce8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f003 faec 	bl	80062cc <USB_ReadInterrupts>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cfa:	2b80      	cmp	r3, #128	@ 0x80
 8002cfc:	d123      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d0e:	e014      	b.n	8002d3a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d14:	4613      	mov	r3, r2
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d105      	bne.n	8002d34 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fb0a 	bl	8003348 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	3301      	adds	r3, #1
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	791b      	ldrb	r3, [r3, #4]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d3e4      	bcc.n	8002d10 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f003 fabe 	bl	80062cc <USB_ReadInterrupts>
 8002d50:	4603      	mov	r3, r0
 8002d52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d5a:	d13c      	bne.n	8002dd6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d60:	e02b      	b.n	8002dba <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	015a      	lsls	r2, r3, #5
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	4413      	add	r3, r2
 8002d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d76:	4613      	mov	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	440b      	add	r3, r1
 8002d80:	3318      	adds	r3, #24
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d115      	bne.n	8002db4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d88:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	da12      	bge.n	8002db4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d92:	4613      	mov	r3, r2
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	4413      	add	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3317      	adds	r3, #23
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	4619      	mov	r1, r3
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 faca 	bl	8003348 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	3301      	adds	r3, #1
 8002db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	791b      	ldrb	r3, [r3, #4]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d3cd      	bcc.n	8002d62 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002dd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f003 fa76 	bl	80062cc <USB_ReadInterrupts>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002de6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002dea:	d156      	bne.n	8002e9a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dec:	2301      	movs	r3, #1
 8002dee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df0:	e045      	b.n	8002e7e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	015a      	lsls	r2, r3, #5
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	4413      	add	r3, r2
 8002dfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e06:	4613      	mov	r3, r2
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d12e      	bne.n	8002e78 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e1a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	da2b      	bge.n	8002e78 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	0c1a      	lsrs	r2, r3, #16
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002e2a:	4053      	eors	r3, r2
 8002e2c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d121      	bne.n	8002e78 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e38:	4613      	mov	r3, r2
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002e46:	2201      	movs	r2, #1
 8002e48:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10a      	bne.n	8002e78 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	69fa      	ldr	r2, [r7, #28]
 8002e6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e74:	6053      	str	r3, [r2, #4]
            break;
 8002e76:	e008      	b.n	8002e8a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	791b      	ldrb	r3, [r3, #4]
 8002e82:	461a      	mov	r2, r3
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d3b3      	bcc.n	8002df2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002e98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f003 fa14 	bl	80062cc <USB_ReadInterrupts>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eae:	d10a      	bne.n	8002ec6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f008 fd01 	bl	800b8b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695a      	ldr	r2, [r3, #20]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002ec4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f003 f9fe 	bl	80062cc <USB_ReadInterrupts>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d115      	bne.n	8002f06 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f008 fcf1 	bl	800b8d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6859      	ldr	r1, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	e000      	b.n	8002f06 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002f04:	bf00      	nop
    }
  }
}
 8002f06:	3734      	adds	r7, #52	@ 0x34
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd90      	pop	{r4, r7, pc}

08002f0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_PCD_SetAddress+0x1a>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e012      	b.n	8002f4c <HAL_PCD_SetAddress+0x40>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	78fa      	ldrb	r2, [r7, #3]
 8002f3a:	4611      	mov	r1, r2
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f003 f95d 	bl	80061fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	4611      	mov	r1, r2
 8002f60:	461a      	mov	r2, r3
 8002f62:	4603      	mov	r3, r0
 8002f64:	70fb      	strb	r3, [r7, #3]
 8002f66:	460b      	mov	r3, r1
 8002f68:	803b      	strh	r3, [r7, #0]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	da0f      	bge.n	8002f9a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f7a:	78fb      	ldrb	r3, [r7, #3]
 8002f7c:	f003 020f 	and.w	r2, r3, #15
 8002f80:	4613      	mov	r3, r2
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	4413      	add	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	3310      	adds	r3, #16
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	3304      	adds	r3, #4
 8002f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	705a      	strb	r2, [r3, #1]
 8002f98:	e00f      	b.n	8002fba <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f9a:	78fb      	ldrb	r3, [r7, #3]
 8002f9c:	f003 020f 	and.w	r2, r3, #15
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	4413      	add	r3, r2
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fba:	78fb      	ldrb	r3, [r7, #3]
 8002fbc:	f003 030f 	and.w	r3, r3, #15
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002fc6:	883b      	ldrh	r3, [r7, #0]
 8002fc8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	78ba      	ldrb	r2, [r7, #2]
 8002fd4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	785b      	ldrb	r3, [r3, #1]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d004      	beq.n	8002fe8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fe8:	78bb      	ldrb	r3, [r7, #2]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d102      	bne.n	8002ff4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_PCD_EP_Open+0xae>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e00e      	b.n	8003020 <HAL_PCD_EP_Open+0xcc>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68f9      	ldr	r1, [r7, #12]
 8003010:	4618      	mov	r0, r3
 8003012:	f002 fadd 	bl	80055d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800301e:	7afb      	ldrb	r3, [r7, #11]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	460b      	mov	r3, r1
 8003032:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003034:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003038:	2b00      	cmp	r3, #0
 800303a:	da0f      	bge.n	800305c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	f003 020f 	and.w	r2, r3, #15
 8003042:	4613      	mov	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	4413      	add	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	3310      	adds	r3, #16
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	4413      	add	r3, r2
 8003050:	3304      	adds	r3, #4
 8003052:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	705a      	strb	r2, [r3, #1]
 800305a:	e00f      	b.n	800307c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800305c:	78fb      	ldrb	r3, [r7, #3]
 800305e:	f003 020f 	and.w	r2, r3, #15
 8003062:	4613      	mov	r3, r2
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	4413      	add	r3, r2
 8003072:	3304      	adds	r3, #4
 8003074:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800307c:	78fb      	ldrb	r3, [r7, #3]
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	b2da      	uxtb	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800308e:	2b01      	cmp	r3, #1
 8003090:	d101      	bne.n	8003096 <HAL_PCD_EP_Close+0x6e>
 8003092:	2302      	movs	r3, #2
 8003094:	e00e      	b.n	80030b4 <HAL_PCD_EP_Close+0x8c>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68f9      	ldr	r1, [r7, #12]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f002 fb1b 	bl	80056e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	460b      	mov	r3, r1
 80030ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030cc:	7afb      	ldrb	r3, [r7, #11]
 80030ce:	f003 020f 	and.w	r2, r3, #15
 80030d2:	4613      	mov	r3, r2
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	4413      	add	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4413      	add	r3, r2
 80030e2:	3304      	adds	r3, #4
 80030e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2200      	movs	r2, #0
 80030f6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	2200      	movs	r2, #0
 80030fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030fe:	7afb      	ldrb	r3, [r7, #11]
 8003100:	f003 030f 	and.w	r3, r3, #15
 8003104:	b2da      	uxtb	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	799b      	ldrb	r3, [r3, #6]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d102      	bne.n	8003118 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6818      	ldr	r0, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	461a      	mov	r2, r3
 8003122:	6979      	ldr	r1, [r7, #20]
 8003124:	f002 fbb8 	bl	8005898 <USB_EPStartXfer>

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800313e:	78fb      	ldrb	r3, [r7, #3]
 8003140:	f003 020f 	and.w	r2, r3, #15
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4413      	add	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003154:	681b      	ldr	r3, [r3, #0]
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b086      	sub	sp, #24
 8003166:	af00      	add	r7, sp, #0
 8003168:	60f8      	str	r0, [r7, #12]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
 800316e:	460b      	mov	r3, r1
 8003170:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003172:	7afb      	ldrb	r3, [r7, #11]
 8003174:	f003 020f 	and.w	r2, r3, #15
 8003178:	4613      	mov	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	3310      	adds	r3, #16
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4413      	add	r3, r2
 8003186:	3304      	adds	r3, #4
 8003188:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2201      	movs	r2, #1
 80031a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031a2:	7afb      	ldrb	r3, [r7, #11]
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	799b      	ldrb	r3, [r3, #6]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d102      	bne.n	80031bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6818      	ldr	r0, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	799b      	ldrb	r3, [r3, #6]
 80031c4:	461a      	mov	r2, r3
 80031c6:	6979      	ldr	r1, [r7, #20]
 80031c8:	f002 fb66 	bl	8005898 <USB_EPStartXfer>

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b084      	sub	sp, #16
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	460b      	mov	r3, r1
 80031e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031e2:	78fb      	ldrb	r3, [r7, #3]
 80031e4:	f003 030f 	and.w	r3, r3, #15
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	7912      	ldrb	r2, [r2, #4]
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d901      	bls.n	80031f4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e04f      	b.n	8003294 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	da0f      	bge.n	800321c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	f003 020f 	and.w	r2, r3, #15
 8003202:	4613      	mov	r3, r2
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	3310      	adds	r3, #16
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	3304      	adds	r3, #4
 8003212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2201      	movs	r2, #1
 8003218:	705a      	strb	r2, [r3, #1]
 800321a:	e00d      	b.n	8003238 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800321c:	78fa      	ldrb	r2, [r7, #3]
 800321e:	4613      	mov	r3, r2
 8003220:	00db      	lsls	r3, r3, #3
 8003222:	4413      	add	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	4413      	add	r3, r2
 800322e:	3304      	adds	r3, #4
 8003230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2201      	movs	r2, #1
 800323c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	f003 030f 	and.w	r3, r3, #15
 8003244:	b2da      	uxtb	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_PCD_EP_SetStall+0x82>
 8003254:	2302      	movs	r3, #2
 8003256:	e01d      	b.n	8003294 <HAL_PCD_EP_SetStall+0xbe>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68f9      	ldr	r1, [r7, #12]
 8003266:	4618      	mov	r0, r3
 8003268:	f002 fef4 	bl	8006054 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800326c:	78fb      	ldrb	r3, [r7, #3]
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6818      	ldr	r0, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	7999      	ldrb	r1, [r3, #6]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003284:	461a      	mov	r2, r3
 8003286:	f003 f8e5 	bl	8006454 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	460b      	mov	r3, r1
 80032a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	7912      	ldrb	r2, [r2, #4]
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d901      	bls.n	80032ba <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e042      	b.n	8003340 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	da0f      	bge.n	80032e2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032c2:	78fb      	ldrb	r3, [r7, #3]
 80032c4:	f003 020f 	and.w	r2, r3, #15
 80032c8:	4613      	mov	r3, r2
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	3310      	adds	r3, #16
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	4413      	add	r3, r2
 80032d6:	3304      	adds	r3, #4
 80032d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2201      	movs	r2, #1
 80032de:	705a      	strb	r2, [r3, #1]
 80032e0:	e00f      	b.n	8003302 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032e2:	78fb      	ldrb	r3, [r7, #3]
 80032e4:	f003 020f 	and.w	r2, r3, #15
 80032e8:	4613      	mov	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	4413      	add	r3, r2
 80032f8:	3304      	adds	r3, #4
 80032fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	b2da      	uxtb	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_PCD_EP_ClrStall+0x86>
 800331e:	2302      	movs	r3, #2
 8003320:	e00e      	b.n	8003340 <HAL_PCD_EP_ClrStall+0xa4>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68f9      	ldr	r1, [r7, #12]
 8003330:	4618      	mov	r0, r3
 8003332:	f002 fefd 	bl	8006130 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003354:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003358:	2b00      	cmp	r3, #0
 800335a:	da0c      	bge.n	8003376 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800335c:	78fb      	ldrb	r3, [r7, #3]
 800335e:	f003 020f 	and.w	r2, r3, #15
 8003362:	4613      	mov	r3, r2
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	4413      	add	r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	3310      	adds	r3, #16
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	4413      	add	r3, r2
 8003370:	3304      	adds	r3, #4
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	e00c      	b.n	8003390 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003376:	78fb      	ldrb	r3, [r7, #3]
 8003378:	f003 020f 	and.w	r2, r3, #15
 800337c:	4613      	mov	r3, r2
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	4413      	add	r3, r2
 800338c:	3304      	adds	r3, #4
 800338e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68f9      	ldr	r1, [r7, #12]
 8003396:	4618      	mov	r0, r3
 8003398:	f002 fd1c 	bl	8005dd4 <USB_EPStopXfer>
 800339c:	4603      	mov	r3, r0
 800339e:	72fb      	strb	r3, [r7, #11]

  return ret;
 80033a0:	7afb      	ldrb	r3, [r7, #11]
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3710      	adds	r7, #16
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b08a      	sub	sp, #40	@ 0x28
 80033ae:	af02      	add	r7, sp, #8
 80033b0:	6078      	str	r0, [r7, #4]
 80033b2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	4613      	mov	r3, r2
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	3310      	adds	r3, #16
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	3304      	adds	r3, #4
 80033d0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	695a      	ldr	r2, [r3, #20]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d901      	bls.n	80033e2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e06b      	b.n	80034ba <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	69fa      	ldr	r2, [r7, #28]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d902      	bls.n	80033fe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	3303      	adds	r3, #3
 8003402:	089b      	lsrs	r3, r3, #2
 8003404:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003406:	e02a      	b.n	800345e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	69fa      	ldr	r2, [r7, #28]
 800341a:	429a      	cmp	r2, r3
 800341c:	d902      	bls.n	8003424 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	3303      	adds	r3, #3
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	68d9      	ldr	r1, [r3, #12]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	4603      	mov	r3, r0
 8003440:	6978      	ldr	r0, [r7, #20]
 8003442:	f002 fd71 	bl	8005f28 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	441a      	add	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	695a      	ldr	r2, [r3, #20]
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	441a      	add	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	015a      	lsls	r2, r3, #5
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	4413      	add	r3, r2
 8003466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	429a      	cmp	r2, r3
 8003472:	d809      	bhi.n	8003488 <PCD_WriteEmptyTxFifo+0xde>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800347c:	429a      	cmp	r2, r3
 800347e:	d203      	bcs.n	8003488 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1bf      	bne.n	8003408 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	691a      	ldr	r2, [r3, #16]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	429a      	cmp	r2, r3
 8003492:	d811      	bhi.n	80034b8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	2201      	movs	r2, #1
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	43db      	mvns	r3, r3
 80034ae:	6939      	ldr	r1, [r7, #16]
 80034b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80034b4:	4013      	ands	r3, r2
 80034b6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3720      	adds	r7, #32
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b088      	sub	sp, #32
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	333c      	adds	r3, #60	@ 0x3c
 80034dc:	3304      	adds	r3, #4
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	015a      	lsls	r2, r3, #5
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	4413      	add	r3, r2
 80034ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	799b      	ldrb	r3, [r3, #6]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d17b      	bne.n	80035f2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d015      	beq.n	8003530 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	4a61      	ldr	r2, [pc, #388]	@ (800368c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	f240 80b9 	bls.w	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80b3 	beq.w	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	015a      	lsls	r2, r3, #5
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	4413      	add	r3, r2
 8003522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003526:	461a      	mov	r2, r3
 8003528:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800352c:	6093      	str	r3, [r2, #8]
 800352e:	e0a7      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	f003 0320 	and.w	r3, r3, #32
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	015a      	lsls	r2, r3, #5
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	4413      	add	r3, r2
 8003542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003546:	461a      	mov	r2, r3
 8003548:	2320      	movs	r3, #32
 800354a:	6093      	str	r3, [r2, #8]
 800354c:	e098      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003554:	2b00      	cmp	r3, #0
 8003556:	f040 8093 	bne.w	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	4a4b      	ldr	r2, [pc, #300]	@ (800368c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d90f      	bls.n	8003582 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	4413      	add	r3, r2
 8003574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003578:	461a      	mov	r2, r3
 800357a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800357e:	6093      	str	r3, [r2, #8]
 8003580:	e07e      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	4613      	mov	r3, r2
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4413      	add	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	4413      	add	r3, r2
 8003594:	3304      	adds	r3, #4
 8003596:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a1a      	ldr	r2, [r3, #32]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	0159      	lsls	r1, r3, #5
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	440b      	add	r3, r1
 80035a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ae:	1ad2      	subs	r2, r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d114      	bne.n	80035e4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d109      	bne.n	80035d6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6818      	ldr	r0, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035cc:	461a      	mov	r2, r3
 80035ce:	2101      	movs	r1, #1
 80035d0:	f002 ff40 	bl	8006454 <USB_EP0_OutStart>
 80035d4:	e006      	b.n	80035e4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	68da      	ldr	r2, [r3, #12]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	441a      	add	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	4619      	mov	r1, r3
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f008 f8a0 	bl	800b730 <HAL_PCD_DataOutStageCallback>
 80035f0:	e046      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	4a26      	ldr	r2, [pc, #152]	@ (8003690 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d124      	bne.n	8003644 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	015a      	lsls	r2, r3, #5
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	4413      	add	r3, r2
 800360c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003610:	461a      	mov	r2, r3
 8003612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003616:	6093      	str	r3, [r2, #8]
 8003618:	e032      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	f003 0320 	and.w	r3, r3, #32
 8003620:	2b00      	cmp	r3, #0
 8003622:	d008      	beq.n	8003636 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	015a      	lsls	r2, r3, #5
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	4413      	add	r3, r2
 800362c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003630:	461a      	mov	r2, r3
 8003632:	2320      	movs	r3, #32
 8003634:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	b2db      	uxtb	r3, r3
 800363a:	4619      	mov	r1, r3
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f008 f877 	bl	800b730 <HAL_PCD_DataOutStageCallback>
 8003642:	e01d      	b.n	8003680 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d114      	bne.n	8003674 <PCD_EP_OutXfrComplete_int+0x1b0>
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	4613      	mov	r3, r2
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	4413      	add	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6818      	ldr	r0, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800366c:	461a      	mov	r2, r3
 800366e:	2100      	movs	r1, #0
 8003670:	f002 fef0 	bl	8006454 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	b2db      	uxtb	r3, r3
 8003678:	4619      	mov	r1, r3
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f008 f858 	bl	800b730 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3720      	adds	r7, #32
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	4f54300a 	.word	0x4f54300a
 8003690:	4f54310a 	.word	0x4f54310a

08003694 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	333c      	adds	r3, #60	@ 0x3c
 80036ac:	3304      	adds	r3, #4
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	015a      	lsls	r2, r3, #5
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	4413      	add	r3, r2
 80036ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4a15      	ldr	r2, [pc, #84]	@ (800371c <PCD_EP_OutSetupPacket_int+0x88>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d90e      	bls.n	80036e8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d009      	beq.n	80036e8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	015a      	lsls	r2, r3, #5
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	4413      	add	r3, r2
 80036dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036e0:	461a      	mov	r2, r3
 80036e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036e6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f008 f80f 	bl	800b70c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a0a      	ldr	r2, [pc, #40]	@ (800371c <PCD_EP_OutSetupPacket_int+0x88>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d90c      	bls.n	8003710 <PCD_EP_OutSetupPacket_int+0x7c>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	799b      	ldrb	r3, [r3, #6]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d108      	bne.n	8003710 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6818      	ldr	r0, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003708:	461a      	mov	r2, r3
 800370a:	2101      	movs	r1, #1
 800370c:	f002 fea2 	bl	8006454 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	4f54300a 	.word	0x4f54300a

08003720 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	70fb      	strb	r3, [r7, #3]
 800372c:	4613      	mov	r3, r2
 800372e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003736:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003738:	78fb      	ldrb	r3, [r7, #3]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d107      	bne.n	800374e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800373e:	883b      	ldrh	r3, [r7, #0]
 8003740:	0419      	lsls	r1, r3, #16
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	430a      	orrs	r2, r1
 800374a:	629a      	str	r2, [r3, #40]	@ 0x28
 800374c:	e028      	b.n	80037a0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	4413      	add	r3, r2
 800375a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800375c:	2300      	movs	r3, #0
 800375e:	73fb      	strb	r3, [r7, #15]
 8003760:	e00d      	b.n	800377e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	3340      	adds	r3, #64	@ 0x40
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	0c1b      	lsrs	r3, r3, #16
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	4413      	add	r3, r2
 8003776:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	3301      	adds	r3, #1
 800377c:	73fb      	strb	r3, [r7, #15]
 800377e:	7bfa      	ldrb	r2, [r7, #15]
 8003780:	78fb      	ldrb	r3, [r7, #3]
 8003782:	3b01      	subs	r3, #1
 8003784:	429a      	cmp	r2, r3
 8003786:	d3ec      	bcc.n	8003762 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003788:	883b      	ldrh	r3, [r7, #0]
 800378a:	0418      	lsls	r0, r3, #16
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	3b01      	subs	r3, #1
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	4302      	orrs	r2, r0
 8003798:	3340      	adds	r3, #64	@ 0x40
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	887a      	ldrh	r2, [r7, #2]
 80037c0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e267      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d075      	beq.n	80038f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003806:	4b88      	ldr	r3, [pc, #544]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 030c 	and.w	r3, r3, #12
 800380e:	2b04      	cmp	r3, #4
 8003810:	d00c      	beq.n	800382c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003812:	4b85      	ldr	r3, [pc, #532]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800381a:	2b08      	cmp	r3, #8
 800381c:	d112      	bne.n	8003844 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800381e:	4b82      	ldr	r3, [pc, #520]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003826:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800382a:	d10b      	bne.n	8003844 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800382c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d05b      	beq.n	80038f0 <HAL_RCC_OscConfig+0x108>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d157      	bne.n	80038f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e242      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800384c:	d106      	bne.n	800385c <HAL_RCC_OscConfig+0x74>
 800384e:	4b76      	ldr	r3, [pc, #472]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a75      	ldr	r2, [pc, #468]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003858:	6013      	str	r3, [r2, #0]
 800385a:	e01d      	b.n	8003898 <HAL_RCC_OscConfig+0xb0>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003864:	d10c      	bne.n	8003880 <HAL_RCC_OscConfig+0x98>
 8003866:	4b70      	ldr	r3, [pc, #448]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a6f      	ldr	r2, [pc, #444]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800386c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	4b6d      	ldr	r3, [pc, #436]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a6c      	ldr	r2, [pc, #432]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	e00b      	b.n	8003898 <HAL_RCC_OscConfig+0xb0>
 8003880:	4b69      	ldr	r3, [pc, #420]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a68      	ldr	r2, [pc, #416]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003886:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	4b66      	ldr	r3, [pc, #408]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a65      	ldr	r2, [pc, #404]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003892:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d013      	beq.n	80038c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a0:	f7fd fd22 	bl	80012e8 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fd fd1e 	bl	80012e8 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b64      	cmp	r3, #100	@ 0x64
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e207      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0xc0>
 80038c6:	e014      	b.n	80038f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fd fd0e 	bl	80012e8 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d0:	f7fd fd0a 	bl	80012e8 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b64      	cmp	r3, #100	@ 0x64
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e1f3      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e2:	4b51      	ldr	r3, [pc, #324]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0xe8>
 80038ee:	e000      	b.n	80038f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d063      	beq.n	80039c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80038fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800390a:	4b47      	ldr	r3, [pc, #284]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003912:	2b08      	cmp	r3, #8
 8003914:	d11c      	bne.n	8003950 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003916:	4b44      	ldr	r3, [pc, #272]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d116      	bne.n	8003950 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003922:	4b41      	ldr	r3, [pc, #260]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_RCC_OscConfig+0x152>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d001      	beq.n	800393a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e1c7      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4937      	ldr	r1, [pc, #220]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	e03a      	b.n	80039c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d020      	beq.n	800399a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003958:	4b34      	ldr	r3, [pc, #208]	@ (8003a2c <HAL_RCC_OscConfig+0x244>)
 800395a:	2201      	movs	r2, #1
 800395c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395e:	f7fd fcc3 	bl	80012e8 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003966:	f7fd fcbf 	bl	80012e8 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e1a8      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003978:	4b2b      	ldr	r3, [pc, #172]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003984:	4b28      	ldr	r3, [pc, #160]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	4925      	ldr	r1, [pc, #148]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 8003994:	4313      	orrs	r3, r2
 8003996:	600b      	str	r3, [r1, #0]
 8003998:	e015      	b.n	80039c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800399a:	4b24      	ldr	r3, [pc, #144]	@ (8003a2c <HAL_RCC_OscConfig+0x244>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fd fca2 	bl	80012e8 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a8:	f7fd fc9e 	bl	80012e8 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e187      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d036      	beq.n	8003a40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d016      	beq.n	8003a08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039da:	4b15      	ldr	r3, [pc, #84]	@ (8003a30 <HAL_RCC_OscConfig+0x248>)
 80039dc:	2201      	movs	r2, #1
 80039de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e0:	f7fd fc82 	bl	80012e8 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039e8:	f7fd fc7e 	bl	80012e8 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e167      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003a28 <HAL_RCC_OscConfig+0x240>)
 80039fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0x200>
 8003a06:	e01b      	b.n	8003a40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a08:	4b09      	ldr	r3, [pc, #36]	@ (8003a30 <HAL_RCC_OscConfig+0x248>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0e:	f7fd fc6b 	bl	80012e8 <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a14:	e00e      	b.n	8003a34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a16:	f7fd fc67 	bl	80012e8 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d907      	bls.n	8003a34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e150      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	42470000 	.word	0x42470000
 8003a30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a34:	4b88      	ldr	r3, [pc, #544]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1ea      	bne.n	8003a16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 8097 	beq.w	8003b7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a52:	4b81      	ldr	r3, [pc, #516]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10f      	bne.n	8003a7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
 8003a62:	4b7d      	ldr	r3, [pc, #500]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	4a7c      	ldr	r2, [pc, #496]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a6e:	4b7a      	ldr	r3, [pc, #488]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a7e:	4b77      	ldr	r3, [pc, #476]	@ (8003c5c <HAL_RCC_OscConfig+0x474>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d118      	bne.n	8003abc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a8a:	4b74      	ldr	r3, [pc, #464]	@ (8003c5c <HAL_RCC_OscConfig+0x474>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a73      	ldr	r2, [pc, #460]	@ (8003c5c <HAL_RCC_OscConfig+0x474>)
 8003a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a96:	f7fd fc27 	bl	80012e8 <HAL_GetTick>
 8003a9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a9e:	f7fd fc23 	bl	80012e8 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e10c      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c5c <HAL_RCC_OscConfig+0x474>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d0f0      	beq.n	8003a9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d106      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x2ea>
 8003ac4:	4b64      	ldr	r3, [pc, #400]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac8:	4a63      	ldr	r2, [pc, #396]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003aca:	f043 0301 	orr.w	r3, r3, #1
 8003ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad0:	e01c      	b.n	8003b0c <HAL_RCC_OscConfig+0x324>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b05      	cmp	r3, #5
 8003ad8:	d10c      	bne.n	8003af4 <HAL_RCC_OscConfig+0x30c>
 8003ada:	4b5f      	ldr	r3, [pc, #380]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ade:	4a5e      	ldr	r2, [pc, #376]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003ae0:	f043 0304 	orr.w	r3, r3, #4
 8003ae4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aea:	4a5b      	ldr	r2, [pc, #364]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003af2:	e00b      	b.n	8003b0c <HAL_RCC_OscConfig+0x324>
 8003af4:	4b58      	ldr	r3, [pc, #352]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af8:	4a57      	ldr	r2, [pc, #348]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b00:	4b55      	ldr	r3, [pc, #340]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b04:	4a54      	ldr	r2, [pc, #336]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b06:	f023 0304 	bic.w	r3, r3, #4
 8003b0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d015      	beq.n	8003b40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b14:	f7fd fbe8 	bl	80012e8 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1c:	f7fd fbe4 	bl	80012e8 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e0cb      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b32:	4b49      	ldr	r3, [pc, #292]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0ee      	beq.n	8003b1c <HAL_RCC_OscConfig+0x334>
 8003b3e:	e014      	b.n	8003b6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b40:	f7fd fbd2 	bl	80012e8 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b48:	f7fd fbce 	bl	80012e8 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e0b5      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1ee      	bne.n	8003b48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d105      	bne.n	8003b7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b70:	4b39      	ldr	r3, [pc, #228]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b74:	4a38      	ldr	r2, [pc, #224]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 80a1 	beq.w	8003cc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b86:	4b34      	ldr	r3, [pc, #208]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 030c 	and.w	r3, r3, #12
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d05c      	beq.n	8003c4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d141      	bne.n	8003c1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b9a:	4b31      	ldr	r3, [pc, #196]	@ (8003c60 <HAL_RCC_OscConfig+0x478>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba0:	f7fd fba2 	bl	80012e8 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba8:	f7fd fb9e 	bl	80012e8 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e087      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bba:	4b27      	ldr	r3, [pc, #156]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69da      	ldr	r2, [r3, #28]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd4:	019b      	lsls	r3, r3, #6
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bdc:	085b      	lsrs	r3, r3, #1
 8003bde:	3b01      	subs	r3, #1
 8003be0:	041b      	lsls	r3, r3, #16
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be8:	061b      	lsls	r3, r3, #24
 8003bea:	491b      	ldr	r1, [pc, #108]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c60 <HAL_RCC_OscConfig+0x478>)
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf6:	f7fd fb77 	bl	80012e8 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bfe:	f7fd fb73 	bl	80012e8 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e05c      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c10:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f0      	beq.n	8003bfe <HAL_RCC_OscConfig+0x416>
 8003c1c:	e054      	b.n	8003cc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c1e:	4b10      	ldr	r3, [pc, #64]	@ (8003c60 <HAL_RCC_OscConfig+0x478>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fd fb60 	bl	80012e8 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c2c:	f7fd fb5c 	bl	80012e8 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e045      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3e:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <HAL_RCC_OscConfig+0x470>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1f0      	bne.n	8003c2c <HAL_RCC_OscConfig+0x444>
 8003c4a:	e03d      	b.n	8003cc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d107      	bne.n	8003c64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e038      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c64:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd4 <HAL_RCC_OscConfig+0x4ec>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d028      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d121      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d11a      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c94:	4013      	ands	r3, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d111      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003caa:	085b      	lsrs	r3, r3, #1
 8003cac:	3b01      	subs	r3, #1
 8003cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d107      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e000      	b.n	8003cca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3718      	adds	r7, #24
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40023800 	.word	0x40023800

08003cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e0cc      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cec:	4b68      	ldr	r3, [pc, #416]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	683a      	ldr	r2, [r7, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d90c      	bls.n	8003d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfa:	4b65      	ldr	r3, [pc, #404]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d02:	4b63      	ldr	r3, [pc, #396]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d001      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0b8      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d020      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d2c:	4b59      	ldr	r3, [pc, #356]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4a58      	ldr	r2, [pc, #352]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d44:	4b53      	ldr	r3, [pc, #332]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	4a52      	ldr	r2, [pc, #328]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d50:	4b50      	ldr	r3, [pc, #320]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	494d      	ldr	r1, [pc, #308]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d044      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d107      	bne.n	8003d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d76:	4b47      	ldr	r3, [pc, #284]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d119      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e07f      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d003      	beq.n	8003d96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d107      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d96:	4b3f      	ldr	r3, [pc, #252]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d109      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e06f      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003da6:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e067      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003db6:	4b37      	ldr	r3, [pc, #220]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f023 0203 	bic.w	r2, r3, #3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	4934      	ldr	r1, [pc, #208]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dc8:	f7fd fa8e 	bl	80012e8 <HAL_GetTick>
 8003dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dce:	e00a      	b.n	8003de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dd0:	f7fd fa8a 	bl	80012e8 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e04f      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de6:	4b2b      	ldr	r3, [pc, #172]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f003 020c 	and.w	r2, r3, #12
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d1eb      	bne.n	8003dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003df8:	4b25      	ldr	r3, [pc, #148]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d20c      	bcs.n	8003e20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e06:	4b22      	ldr	r3, [pc, #136]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	b2d2      	uxtb	r2, r2
 8003e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e0e:	4b20      	ldr	r3, [pc, #128]	@ (8003e90 <HAL_RCC_ClockConfig+0x1b8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0307 	and.w	r3, r3, #7
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d001      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e032      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d008      	beq.n	8003e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e2c:	4b19      	ldr	r3, [pc, #100]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	4916      	ldr	r1, [pc, #88]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0308 	and.w	r3, r3, #8
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d009      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e4a:	4b12      	ldr	r3, [pc, #72]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	490e      	ldr	r1, [pc, #56]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e5e:	f000 f821 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 8003e62:	4602      	mov	r2, r0
 8003e64:	4b0b      	ldr	r3, [pc, #44]	@ (8003e94 <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	091b      	lsrs	r3, r3, #4
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	490a      	ldr	r1, [pc, #40]	@ (8003e98 <HAL_RCC_ClockConfig+0x1c0>)
 8003e70:	5ccb      	ldrb	r3, [r1, r3]
 8003e72:	fa22 f303 	lsr.w	r3, r2, r3
 8003e76:	4a09      	ldr	r2, [pc, #36]	@ (8003e9c <HAL_RCC_ClockConfig+0x1c4>)
 8003e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e7a:	4b09      	ldr	r3, [pc, #36]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fd f90a 	bl	8001098 <HAL_InitTick>

  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40023c00 	.word	0x40023c00
 8003e94:	40023800 	.word	0x40023800
 8003e98:	0800bf68 	.word	0x0800bf68
 8003e9c:	20000000 	.word	0x20000000
 8003ea0:	20000004 	.word	0x20000004

08003ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ea8:	b094      	sub	sp, #80	@ 0x50
 8003eaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003eac:	2300      	movs	r3, #0
 8003eae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ebc:	4b79      	ldr	r3, [pc, #484]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030c 	and.w	r3, r3, #12
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d00d      	beq.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	f200 80e1 	bhi.w	8004090 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d003      	beq.n	8003ede <HAL_RCC_GetSysClockFreq+0x3a>
 8003ed6:	e0db      	b.n	8004090 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ed8:	4b73      	ldr	r3, [pc, #460]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003eda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003edc:	e0db      	b.n	8004096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ede:	4b73      	ldr	r3, [pc, #460]	@ (80040ac <HAL_RCC_GetSysClockFreq+0x208>)
 8003ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ee2:	e0d8      	b.n	8004096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003eec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eee:	4b6d      	ldr	r3, [pc, #436]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d063      	beq.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003efa:	4b6a      	ldr	r3, [pc, #424]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	099b      	lsrs	r3, r3, #6
 8003f00:	2200      	movs	r2, #0
 8003f02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f0e:	2300      	movs	r3, #0
 8003f10:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f16:	4622      	mov	r2, r4
 8003f18:	462b      	mov	r3, r5
 8003f1a:	f04f 0000 	mov.w	r0, #0
 8003f1e:	f04f 0100 	mov.w	r1, #0
 8003f22:	0159      	lsls	r1, r3, #5
 8003f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f28:	0150      	lsls	r0, r2, #5
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4621      	mov	r1, r4
 8003f30:	1a51      	subs	r1, r2, r1
 8003f32:	6139      	str	r1, [r7, #16]
 8003f34:	4629      	mov	r1, r5
 8003f36:	eb63 0301 	sbc.w	r3, r3, r1
 8003f3a:	617b      	str	r3, [r7, #20]
 8003f3c:	f04f 0200 	mov.w	r2, #0
 8003f40:	f04f 0300 	mov.w	r3, #0
 8003f44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f48:	4659      	mov	r1, fp
 8003f4a:	018b      	lsls	r3, r1, #6
 8003f4c:	4651      	mov	r1, sl
 8003f4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f52:	4651      	mov	r1, sl
 8003f54:	018a      	lsls	r2, r1, #6
 8003f56:	4651      	mov	r1, sl
 8003f58:	ebb2 0801 	subs.w	r8, r2, r1
 8003f5c:	4659      	mov	r1, fp
 8003f5e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f62:	f04f 0200 	mov.w	r2, #0
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f76:	4690      	mov	r8, r2
 8003f78:	4699      	mov	r9, r3
 8003f7a:	4623      	mov	r3, r4
 8003f7c:	eb18 0303 	adds.w	r3, r8, r3
 8003f80:	60bb      	str	r3, [r7, #8]
 8003f82:	462b      	mov	r3, r5
 8003f84:	eb49 0303 	adc.w	r3, r9, r3
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	f04f 0200 	mov.w	r2, #0
 8003f8e:	f04f 0300 	mov.w	r3, #0
 8003f92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f96:	4629      	mov	r1, r5
 8003f98:	024b      	lsls	r3, r1, #9
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fa0:	4621      	mov	r1, r4
 8003fa2:	024a      	lsls	r2, r1, #9
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003faa:	2200      	movs	r2, #0
 8003fac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fb4:	f7fc f90c 	bl	80001d0 <__aeabi_uldivmod>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fc0:	e058      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc2:	4b38      	ldr	r3, [pc, #224]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	099b      	lsrs	r3, r3, #6
 8003fc8:	2200      	movs	r2, #0
 8003fca:	4618      	mov	r0, r3
 8003fcc:	4611      	mov	r1, r2
 8003fce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003fd2:	623b      	str	r3, [r7, #32]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003fdc:	4642      	mov	r2, r8
 8003fde:	464b      	mov	r3, r9
 8003fe0:	f04f 0000 	mov.w	r0, #0
 8003fe4:	f04f 0100 	mov.w	r1, #0
 8003fe8:	0159      	lsls	r1, r3, #5
 8003fea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fee:	0150      	lsls	r0, r2, #5
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4641      	mov	r1, r8
 8003ff6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ffa:	4649      	mov	r1, r9
 8003ffc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004000:	f04f 0200 	mov.w	r2, #0
 8004004:	f04f 0300 	mov.w	r3, #0
 8004008:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800400c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004010:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004014:	ebb2 040a 	subs.w	r4, r2, sl
 8004018:	eb63 050b 	sbc.w	r5, r3, fp
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	00eb      	lsls	r3, r5, #3
 8004026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800402a:	00e2      	lsls	r2, r4, #3
 800402c:	4614      	mov	r4, r2
 800402e:	461d      	mov	r5, r3
 8004030:	4643      	mov	r3, r8
 8004032:	18e3      	adds	r3, r4, r3
 8004034:	603b      	str	r3, [r7, #0]
 8004036:	464b      	mov	r3, r9
 8004038:	eb45 0303 	adc.w	r3, r5, r3
 800403c:	607b      	str	r3, [r7, #4]
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800404a:	4629      	mov	r1, r5
 800404c:	028b      	lsls	r3, r1, #10
 800404e:	4621      	mov	r1, r4
 8004050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004054:	4621      	mov	r1, r4
 8004056:	028a      	lsls	r2, r1, #10
 8004058:	4610      	mov	r0, r2
 800405a:	4619      	mov	r1, r3
 800405c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800405e:	2200      	movs	r2, #0
 8004060:	61bb      	str	r3, [r7, #24]
 8004062:	61fa      	str	r2, [r7, #28]
 8004064:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004068:	f7fc f8b2 	bl	80001d0 <__aeabi_uldivmod>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4613      	mov	r3, r2
 8004072:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004074:	4b0b      	ldr	r3, [pc, #44]	@ (80040a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	0c1b      	lsrs	r3, r3, #16
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	3301      	adds	r3, #1
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004084:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004088:	fbb2 f3f3 	udiv	r3, r2, r3
 800408c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800408e:	e002      	b.n	8004096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004090:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004092:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004098:	4618      	mov	r0, r3
 800409a:	3750      	adds	r7, #80	@ 0x50
 800409c:	46bd      	mov	sp, r7
 800409e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040a2:	bf00      	nop
 80040a4:	40023800 	.word	0x40023800
 80040a8:	00f42400 	.word	0x00f42400
 80040ac:	007a1200 	.word	0x007a1200

080040b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040b4:	4b03      	ldr	r3, [pc, #12]	@ (80040c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040b6:	681b      	ldr	r3, [r3, #0]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	20000000 	.word	0x20000000

080040c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040cc:	f7ff fff0 	bl	80040b0 <HAL_RCC_GetHCLKFreq>
 80040d0:	4602      	mov	r2, r0
 80040d2:	4b05      	ldr	r3, [pc, #20]	@ (80040e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	0a9b      	lsrs	r3, r3, #10
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	4903      	ldr	r1, [pc, #12]	@ (80040ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80040de:	5ccb      	ldrb	r3, [r1, r3]
 80040e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40023800 	.word	0x40023800
 80040ec:	0800bf78 	.word	0x0800bf78

080040f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	220f      	movs	r2, #15
 80040fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004100:	4b12      	ldr	r3, [pc, #72]	@ (800414c <HAL_RCC_GetClockConfig+0x5c>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 0203 	and.w	r2, r3, #3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800410c:	4b0f      	ldr	r3, [pc, #60]	@ (800414c <HAL_RCC_GetClockConfig+0x5c>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004118:	4b0c      	ldr	r3, [pc, #48]	@ (800414c <HAL_RCC_GetClockConfig+0x5c>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004124:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_GetClockConfig+0x5c>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	08db      	lsrs	r3, r3, #3
 800412a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004132:	4b07      	ldr	r3, [pc, #28]	@ (8004150 <HAL_RCC_GetClockConfig+0x60>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0207 	and.w	r2, r3, #7
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	601a      	str	r2, [r3, #0]
}
 800413e:	bf00      	nop
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	40023800 	.word	0x40023800
 8004150:	40023c00 	.word	0x40023c00

08004154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e041      	b.n	80041ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d106      	bne.n	8004180 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7fc ff30 	bl	8000fe0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3304      	adds	r3, #4
 8004190:	4619      	mov	r1, r3
 8004192:	4610      	mov	r0, r2
 8004194:	f000 fb6e 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
	...

080041f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b01      	cmp	r3, #1
 8004206:	d001      	beq.n	800420c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e04e      	b.n	80042aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a23      	ldr	r2, [pc, #140]	@ (80042b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d022      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004236:	d01d      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a1f      	ldr	r2, [pc, #124]	@ (80042bc <HAL_TIM_Base_Start_IT+0xc8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d018      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a1e      	ldr	r2, [pc, #120]	@ (80042c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d013      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1c      	ldr	r2, [pc, #112]	@ (80042c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00e      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a1b      	ldr	r2, [pc, #108]	@ (80042c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d009      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <HAL_TIM_Base_Start_IT+0xd8>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d004      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0x80>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d111      	bne.n	8004298 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b06      	cmp	r3, #6
 8004284:	d010      	beq.n	80042a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0201 	orr.w	r2, r2, #1
 8004294:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004296:	e007      	b.n	80042a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0201 	orr.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40010000 	.word	0x40010000
 80042bc:	40000400 	.word	0x40000400
 80042c0:	40000800 	.word	0x40000800
 80042c4:	40000c00 	.word	0x40000c00
 80042c8:	40010400 	.word	0x40010400
 80042cc:	40014000 	.word	0x40014000
 80042d0:	40001800 	.word	0x40001800

080042d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e041      	b.n	800436a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7fc fd7c 	bl	8000df8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f000 faae 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b086      	sub	sp, #24
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e097      	b.n	80044b6 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fc fd4e 	bl	8000e3c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6812      	ldr	r2, [r2, #0]
 80043b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043b6:	f023 0307 	bic.w	r3, r3, #7
 80043ba:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f000 fa54 	bl	8004874 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043f4:	f023 0303 	bic.w	r3, r3, #3
 80043f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	021b      	lsls	r3, r3, #8
 8004404:	4313      	orrs	r3, r2
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004412:	f023 030c 	bic.w	r3, r3, #12
 8004416:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800441e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	021b      	lsls	r3, r3, #8
 800442e:	4313      	orrs	r3, r2
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	011a      	lsls	r2, r3, #4
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	031b      	lsls	r3, r3, #12
 8004442:	4313      	orrs	r3, r2
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4313      	orrs	r3, r2
 8004448:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004450:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004458:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	4313      	orrs	r3, r2
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	4313      	orrs	r3, r2
 800446a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d020      	beq.n	8004522 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d01b      	beq.n	8004522 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f06f 0202 	mvn.w	r2, #2
 80044f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f995 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 800450e:	e005      	b.n	800451c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 f987 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f998 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d020      	beq.n	800456e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0304 	and.w	r3, r3, #4
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01b      	beq.n	800456e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f06f 0204 	mvn.w	r2, #4
 800453e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f96f 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 800455a:	e005      	b.n	8004568 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f961 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f972 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f003 0308 	and.w	r3, r3, #8
 8004574:	2b00      	cmp	r3, #0
 8004576:	d020      	beq.n	80045ba <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 0308 	and.w	r3, r3, #8
 800457e:	2b00      	cmp	r3, #0
 8004580:	d01b      	beq.n	80045ba <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f06f 0208 	mvn.w	r2, #8
 800458a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2204      	movs	r2, #4
 8004590:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 f949 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 80045a6:	e005      	b.n	80045b4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f93b 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f94c 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d020      	beq.n	8004606 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0310 	and.w	r3, r3, #16
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d01b      	beq.n	8004606 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f06f 0210 	mvn.w	r2, #16
 80045d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2208      	movs	r2, #8
 80045dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f923 	bl	8004838 <HAL_TIM_IC_CaptureCallback>
 80045f2:	e005      	b.n	8004600 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 f915 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f926 	bl	800484c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00c      	beq.n	800462a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d007      	beq.n	800462a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f06f 0201 	mvn.w	r2, #1
 8004622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7fc fb2b 	bl	8000c80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00c      	beq.n	800464e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463a:	2b00      	cmp	r3, #0
 800463c:	d007      	beq.n	800464e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fc41 	bl	8004ed0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00c      	beq.n	8004672 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800466a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f8f7 	bl	8004860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00c      	beq.n	8004696 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d007      	beq.n	8004696 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f06f 0220 	mvn.w	r2, #32
 800468e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fc13 	bl	8004ebc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004696:	bf00      	nop
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d101      	bne.n	80046be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e0ae      	b.n	800481c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b0c      	cmp	r3, #12
 80046ca:	f200 809f 	bhi.w	800480c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046ce:	a201      	add	r2, pc, #4	@ (adr r2, 80046d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d4:	08004709 	.word	0x08004709
 80046d8:	0800480d 	.word	0x0800480d
 80046dc:	0800480d 	.word	0x0800480d
 80046e0:	0800480d 	.word	0x0800480d
 80046e4:	08004749 	.word	0x08004749
 80046e8:	0800480d 	.word	0x0800480d
 80046ec:	0800480d 	.word	0x0800480d
 80046f0:	0800480d 	.word	0x0800480d
 80046f4:	0800478b 	.word	0x0800478b
 80046f8:	0800480d 	.word	0x0800480d
 80046fc:	0800480d 	.word	0x0800480d
 8004700:	0800480d 	.word	0x0800480d
 8004704:	080047cb 	.word	0x080047cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68b9      	ldr	r1, [r7, #8]
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f956 	bl	80049c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f042 0208 	orr.w	r2, r2, #8
 8004722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699a      	ldr	r2, [r3, #24]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0204 	bic.w	r2, r2, #4
 8004732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6999      	ldr	r1, [r3, #24]
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	619a      	str	r2, [r3, #24]
      break;
 8004746:	e064      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f9a6 	bl	8004aa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6999      	ldr	r1, [r3, #24]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	021a      	lsls	r2, r3, #8
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	619a      	str	r2, [r3, #24]
      break;
 8004788:	e043      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68b9      	ldr	r1, [r7, #8]
 8004790:	4618      	mov	r0, r3
 8004792:	f000 f9fb 	bl	8004b8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	69da      	ldr	r2, [r3, #28]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f042 0208 	orr.w	r2, r2, #8
 80047a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	69da      	ldr	r2, [r3, #28]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 0204 	bic.w	r2, r2, #4
 80047b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	69d9      	ldr	r1, [r3, #28]
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	691a      	ldr	r2, [r3, #16]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	61da      	str	r2, [r3, #28]
      break;
 80047c8:	e023      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fa4f 	bl	8004c74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69d9      	ldr	r1, [r3, #28]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	021a      	lsls	r2, r3, #8
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	61da      	str	r2, [r3, #28]
      break;
 800480a:	e002      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	75fb      	strb	r3, [r7, #23]
      break;
 8004810:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800481a:	7dfb      	ldrb	r3, [r7, #23]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a43      	ldr	r2, [pc, #268]	@ (8004994 <TIM_Base_SetConfig+0x120>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d013      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004892:	d00f      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a40      	ldr	r2, [pc, #256]	@ (8004998 <TIM_Base_SetConfig+0x124>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00b      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a3f      	ldr	r2, [pc, #252]	@ (800499c <TIM_Base_SetConfig+0x128>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d007      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a3e      	ldr	r2, [pc, #248]	@ (80049a0 <TIM_Base_SetConfig+0x12c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d003      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a3d      	ldr	r2, [pc, #244]	@ (80049a4 <TIM_Base_SetConfig+0x130>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d108      	bne.n	80048c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a32      	ldr	r2, [pc, #200]	@ (8004994 <TIM_Base_SetConfig+0x120>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d02b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d4:	d027      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004998 <TIM_Base_SetConfig+0x124>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d023      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a2e      	ldr	r2, [pc, #184]	@ (800499c <TIM_Base_SetConfig+0x128>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01f      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a2d      	ldr	r2, [pc, #180]	@ (80049a0 <TIM_Base_SetConfig+0x12c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d01b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a2c      	ldr	r2, [pc, #176]	@ (80049a4 <TIM_Base_SetConfig+0x130>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d017      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a2b      	ldr	r2, [pc, #172]	@ (80049a8 <TIM_Base_SetConfig+0x134>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a2a      	ldr	r2, [pc, #168]	@ (80049ac <TIM_Base_SetConfig+0x138>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00f      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a29      	ldr	r2, [pc, #164]	@ (80049b0 <TIM_Base_SetConfig+0x13c>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a28      	ldr	r2, [pc, #160]	@ (80049b4 <TIM_Base_SetConfig+0x140>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d007      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a27      	ldr	r2, [pc, #156]	@ (80049b8 <TIM_Base_SetConfig+0x144>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d003      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a26      	ldr	r2, [pc, #152]	@ (80049bc <TIM_Base_SetConfig+0x148>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d108      	bne.n	8004938 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800492c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a0e      	ldr	r2, [pc, #56]	@ (8004994 <TIM_Base_SetConfig+0x120>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d003      	beq.n	8004966 <TIM_Base_SetConfig+0xf2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a10      	ldr	r2, [pc, #64]	@ (80049a4 <TIM_Base_SetConfig+0x130>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d103      	bne.n	800496e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f043 0204 	orr.w	r2, r3, #4
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	601a      	str	r2, [r3, #0]
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	40010000 	.word	0x40010000
 8004998:	40000400 	.word	0x40000400
 800499c:	40000800 	.word	0x40000800
 80049a0:	40000c00 	.word	0x40000c00
 80049a4:	40010400 	.word	0x40010400
 80049a8:	40014000 	.word	0x40014000
 80049ac:	40014400 	.word	0x40014400
 80049b0:	40014800 	.word	0x40014800
 80049b4:	40001800 	.word	0x40001800
 80049b8:	40001c00 	.word	0x40001c00
 80049bc:	40002000 	.word	0x40002000

080049c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	f023 0201 	bic.w	r2, r3, #1
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f023 0302 	bic.w	r3, r3, #2
 8004a08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a20      	ldr	r2, [pc, #128]	@ (8004a98 <TIM_OC1_SetConfig+0xd8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_OC1_SetConfig+0x64>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004a9c <TIM_OC1_SetConfig+0xdc>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d10c      	bne.n	8004a3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f023 0308 	bic.w	r3, r3, #8
 8004a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f023 0304 	bic.w	r3, r3, #4
 8004a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a15      	ldr	r2, [pc, #84]	@ (8004a98 <TIM_OC1_SetConfig+0xd8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d003      	beq.n	8004a4e <TIM_OC1_SetConfig+0x8e>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a14      	ldr	r2, [pc, #80]	@ (8004a9c <TIM_OC1_SetConfig+0xdc>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d111      	bne.n	8004a72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	621a      	str	r2, [r3, #32]
}
 8004a8c:	bf00      	nop
 8004a8e:	371c      	adds	r7, #28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40010400 	.word	0x40010400

08004aa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	f023 0210 	bic.w	r2, r3, #16
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	f023 0320 	bic.w	r3, r3, #32
 8004aea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a22      	ldr	r2, [pc, #136]	@ (8004b84 <TIM_OC2_SetConfig+0xe4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d003      	beq.n	8004b08 <TIM_OC2_SetConfig+0x68>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a21      	ldr	r2, [pc, #132]	@ (8004b88 <TIM_OC2_SetConfig+0xe8>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d10d      	bne.n	8004b24 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a17      	ldr	r2, [pc, #92]	@ (8004b84 <TIM_OC2_SetConfig+0xe4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d003      	beq.n	8004b34 <TIM_OC2_SetConfig+0x94>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a16      	ldr	r2, [pc, #88]	@ (8004b88 <TIM_OC2_SetConfig+0xe8>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d113      	bne.n	8004b5c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	621a      	str	r2, [r3, #32]
}
 8004b76:	bf00      	nop
 8004b78:	371c      	adds	r7, #28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40010000 	.word	0x40010000
 8004b88:	40010400 	.word	0x40010400

08004b8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0303 	bic.w	r3, r3, #3
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	021b      	lsls	r3, r3, #8
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a21      	ldr	r2, [pc, #132]	@ (8004c6c <TIM_OC3_SetConfig+0xe0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d003      	beq.n	8004bf2 <TIM_OC3_SetConfig+0x66>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a20      	ldr	r2, [pc, #128]	@ (8004c70 <TIM_OC3_SetConfig+0xe4>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d10d      	bne.n	8004c0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	021b      	lsls	r3, r3, #8
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a16      	ldr	r2, [pc, #88]	@ (8004c6c <TIM_OC3_SetConfig+0xe0>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d003      	beq.n	8004c1e <TIM_OC3_SetConfig+0x92>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a15      	ldr	r2, [pc, #84]	@ (8004c70 <TIM_OC3_SetConfig+0xe4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d113      	bne.n	8004c46 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	621a      	str	r2, [r3, #32]
}
 8004c60:	bf00      	nop
 8004c62:	371c      	adds	r7, #28
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	40010000 	.word	0x40010000
 8004c70:	40010400 	.word	0x40010400

08004c74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	021b      	lsls	r3, r3, #8
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	031b      	lsls	r3, r3, #12
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a12      	ldr	r2, [pc, #72]	@ (8004d18 <TIM_OC4_SetConfig+0xa4>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d003      	beq.n	8004cdc <TIM_OC4_SetConfig+0x68>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a11      	ldr	r2, [pc, #68]	@ (8004d1c <TIM_OC4_SetConfig+0xa8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d109      	bne.n	8004cf0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ce2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	019b      	lsls	r3, r3, #6
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	621a      	str	r2, [r3, #32]
}
 8004d0a:	bf00      	nop
 8004d0c:	371c      	adds	r7, #28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40010000 	.word	0x40010000
 8004d1c:	40010400 	.word	0x40010400

08004d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e05a      	b.n	8004dee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a21      	ldr	r2, [pc, #132]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d022      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d84:	d01d      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d018      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1b      	ldr	r2, [pc, #108]	@ (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d013      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00e      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a18      	ldr	r2, [pc, #96]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d009      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a17      	ldr	r2, [pc, #92]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d004      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a15      	ldr	r2, [pc, #84]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d10c      	bne.n	8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40010000 	.word	0x40010000
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40000800 	.word	0x40000800
 8004e08:	40000c00 	.word	0x40000c00
 8004e0c:	40010400 	.word	0x40010400
 8004e10:	40014000 	.word	0x40014000
 8004e14:	40001800 	.word	0x40001800

08004e18 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e03d      	b.n	8004eb0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ee4:	b084      	sub	sp, #16
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
 8004eee:	f107 001c 	add.w	r0, r7, #28
 8004ef2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ef6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d123      	bne.n	8004f46 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004f12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d105      	bne.n	8004f3a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f001 fae8 	bl	8006510 <USB_CoreReset>
 8004f40:	4603      	mov	r3, r0
 8004f42:	73fb      	strb	r3, [r7, #15]
 8004f44:	e01b      	b.n	8004f7e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f001 fadc 	bl	8006510 <USB_CoreReset>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004f5c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d106      	bne.n	8004f72 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f68:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f70:	e005      	b.n	8004f7e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004f7e:	7fbb      	ldrb	r3, [r7, #30]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d10b      	bne.n	8004f9c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f043 0206 	orr.w	r2, r3, #6
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f043 0220 	orr.w	r2, r3, #32
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fa8:	b004      	add	sp, #16
 8004faa:	4770      	bx	lr

08004fac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d165      	bne.n	800508c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4a41      	ldr	r2, [pc, #260]	@ (80050c8 <USB_SetTurnaroundTime+0x11c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d906      	bls.n	8004fd6 <USB_SetTurnaroundTime+0x2a>
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	4a40      	ldr	r2, [pc, #256]	@ (80050cc <USB_SetTurnaroundTime+0x120>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d202      	bcs.n	8004fd6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004fd0:	230f      	movs	r3, #15
 8004fd2:	617b      	str	r3, [r7, #20]
 8004fd4:	e062      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4a3c      	ldr	r2, [pc, #240]	@ (80050cc <USB_SetTurnaroundTime+0x120>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d306      	bcc.n	8004fec <USB_SetTurnaroundTime+0x40>
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80050d0 <USB_SetTurnaroundTime+0x124>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d202      	bcs.n	8004fec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004fe6:	230e      	movs	r3, #14
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	e057      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	4a38      	ldr	r2, [pc, #224]	@ (80050d0 <USB_SetTurnaroundTime+0x124>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d306      	bcc.n	8005002 <USB_SetTurnaroundTime+0x56>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	4a37      	ldr	r2, [pc, #220]	@ (80050d4 <USB_SetTurnaroundTime+0x128>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d202      	bcs.n	8005002 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004ffc:	230d      	movs	r3, #13
 8004ffe:	617b      	str	r3, [r7, #20]
 8005000:	e04c      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	4a33      	ldr	r2, [pc, #204]	@ (80050d4 <USB_SetTurnaroundTime+0x128>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d306      	bcc.n	8005018 <USB_SetTurnaroundTime+0x6c>
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	4a32      	ldr	r2, [pc, #200]	@ (80050d8 <USB_SetTurnaroundTime+0x12c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d802      	bhi.n	8005018 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005012:	230c      	movs	r3, #12
 8005014:	617b      	str	r3, [r7, #20]
 8005016:	e041      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	4a2f      	ldr	r2, [pc, #188]	@ (80050d8 <USB_SetTurnaroundTime+0x12c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d906      	bls.n	800502e <USB_SetTurnaroundTime+0x82>
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	4a2e      	ldr	r2, [pc, #184]	@ (80050dc <USB_SetTurnaroundTime+0x130>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d802      	bhi.n	800502e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005028:	230b      	movs	r3, #11
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	e036      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	4a2a      	ldr	r2, [pc, #168]	@ (80050dc <USB_SetTurnaroundTime+0x130>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d906      	bls.n	8005044 <USB_SetTurnaroundTime+0x98>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4a29      	ldr	r2, [pc, #164]	@ (80050e0 <USB_SetTurnaroundTime+0x134>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d802      	bhi.n	8005044 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800503e:	230a      	movs	r3, #10
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	e02b      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	4a26      	ldr	r2, [pc, #152]	@ (80050e0 <USB_SetTurnaroundTime+0x134>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d906      	bls.n	800505a <USB_SetTurnaroundTime+0xae>
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4a25      	ldr	r2, [pc, #148]	@ (80050e4 <USB_SetTurnaroundTime+0x138>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d202      	bcs.n	800505a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005054:	2309      	movs	r3, #9
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	e020      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	4a21      	ldr	r2, [pc, #132]	@ (80050e4 <USB_SetTurnaroundTime+0x138>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d306      	bcc.n	8005070 <USB_SetTurnaroundTime+0xc4>
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	4a20      	ldr	r2, [pc, #128]	@ (80050e8 <USB_SetTurnaroundTime+0x13c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d802      	bhi.n	8005070 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800506a:	2308      	movs	r3, #8
 800506c:	617b      	str	r3, [r7, #20]
 800506e:	e015      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4a1d      	ldr	r2, [pc, #116]	@ (80050e8 <USB_SetTurnaroundTime+0x13c>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d906      	bls.n	8005086 <USB_SetTurnaroundTime+0xda>
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	4a1c      	ldr	r2, [pc, #112]	@ (80050ec <USB_SetTurnaroundTime+0x140>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d202      	bcs.n	8005086 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005080:	2307      	movs	r3, #7
 8005082:	617b      	str	r3, [r7, #20]
 8005084:	e00a      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005086:	2306      	movs	r3, #6
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	e007      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d102      	bne.n	8005098 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005092:	2309      	movs	r3, #9
 8005094:	617b      	str	r3, [r7, #20]
 8005096:	e001      	b.n	800509c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005098:	2309      	movs	r3, #9
 800509a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	68da      	ldr	r2, [r3, #12]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	029b      	lsls	r3, r3, #10
 80050b0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80050b4:	431a      	orrs	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	371c      	adds	r7, #28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	00d8acbf 	.word	0x00d8acbf
 80050cc:	00e4e1c0 	.word	0x00e4e1c0
 80050d0:	00f42400 	.word	0x00f42400
 80050d4:	01067380 	.word	0x01067380
 80050d8:	011a499f 	.word	0x011a499f
 80050dc:	01312cff 	.word	0x01312cff
 80050e0:	014ca43f 	.word	0x014ca43f
 80050e4:	016e3600 	.word	0x016e3600
 80050e8:	01a6ab1f 	.word	0x01a6ab1f
 80050ec:	01e84800 	.word	0x01e84800

080050f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f043 0201 	orr.w	r2, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f023 0201 	bic.w	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	460b      	mov	r3, r1
 800513e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005150:	78fb      	ldrb	r3, [r7, #3]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d115      	bne.n	8005182 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005162:	200a      	movs	r0, #10
 8005164:	f7fc f8cc 	bl	8001300 <HAL_Delay>
      ms += 10U;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	330a      	adds	r3, #10
 800516c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f001 f93f 	bl	80063f2 <USB_GetMode>
 8005174:	4603      	mov	r3, r0
 8005176:	2b01      	cmp	r3, #1
 8005178:	d01e      	beq.n	80051b8 <USB_SetCurrentMode+0x84>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2bc7      	cmp	r3, #199	@ 0xc7
 800517e:	d9f0      	bls.n	8005162 <USB_SetCurrentMode+0x2e>
 8005180:	e01a      	b.n	80051b8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005182:	78fb      	ldrb	r3, [r7, #3]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d115      	bne.n	80051b4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005194:	200a      	movs	r0, #10
 8005196:	f7fc f8b3 	bl	8001300 <HAL_Delay>
      ms += 10U;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	330a      	adds	r3, #10
 800519e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f001 f926 	bl	80063f2 <USB_GetMode>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d005      	beq.n	80051b8 <USB_SetCurrentMode+0x84>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2bc7      	cmp	r3, #199	@ 0xc7
 80051b0:	d9f0      	bls.n	8005194 <USB_SetCurrentMode+0x60>
 80051b2:	e001      	b.n	80051b8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e005      	b.n	80051c4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2bc8      	cmp	r3, #200	@ 0xc8
 80051bc:	d101      	bne.n	80051c2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e000      	b.n	80051c4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051cc:	b084      	sub	sp, #16
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b086      	sub	sp, #24
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80051da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80051de:	2300      	movs	r3, #0
 80051e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80051e6:	2300      	movs	r3, #0
 80051e8:	613b      	str	r3, [r7, #16]
 80051ea:	e009      	b.n	8005200 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	3340      	adds	r3, #64	@ 0x40
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4413      	add	r3, r2
 80051f6:	2200      	movs	r2, #0
 80051f8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	3301      	adds	r3, #1
 80051fe:	613b      	str	r3, [r7, #16]
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	2b0e      	cmp	r3, #14
 8005204:	d9f2      	bls.n	80051ec <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005206:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800520a:	2b00      	cmp	r3, #0
 800520c:	d11c      	bne.n	8005248 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800521c:	f043 0302 	orr.w	r3, r3, #2
 8005220:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005226:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	639a      	str	r2, [r3, #56]	@ 0x38
 8005246:	e00b      	b.n	8005260 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005258:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005266:	461a      	mov	r2, r3
 8005268:	2300      	movs	r3, #0
 800526a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800526c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005270:	2b01      	cmp	r3, #1
 8005272:	d10d      	bne.n	8005290 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005274:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005278:	2b00      	cmp	r3, #0
 800527a:	d104      	bne.n	8005286 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800527c:	2100      	movs	r1, #0
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f968 	bl	8005554 <USB_SetDevSpeed>
 8005284:	e008      	b.n	8005298 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005286:	2101      	movs	r1, #1
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 f963 	bl	8005554 <USB_SetDevSpeed>
 800528e:	e003      	b.n	8005298 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005290:	2103      	movs	r1, #3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f95e 	bl	8005554 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005298:	2110      	movs	r1, #16
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 f8fa 	bl	8005494 <USB_FlushTxFifo>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f924 	bl	80054f8 <USB_FlushRxFifo>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c0:	461a      	mov	r2, r3
 80052c2:	2300      	movs	r3, #0
 80052c4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052cc:	461a      	mov	r2, r3
 80052ce:	2300      	movs	r3, #0
 80052d0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052d8:	461a      	mov	r2, r3
 80052da:	2300      	movs	r3, #0
 80052dc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052de:	2300      	movs	r3, #0
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	e043      	b.n	800536c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052fa:	d118      	bne.n	800532e <USB_DevInit+0x162>
    {
      if (i == 0U)
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10a      	bne.n	8005318 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	015a      	lsls	r2, r3, #5
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	4413      	add	r3, r2
 800530a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530e:	461a      	mov	r2, r3
 8005310:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	e013      	b.n	8005340 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	015a      	lsls	r2, r3, #5
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	4413      	add	r3, r2
 8005320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005324:	461a      	mov	r2, r3
 8005326:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	e008      	b.n	8005340 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	015a      	lsls	r2, r3, #5
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	4413      	add	r3, r2
 8005336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800533a:	461a      	mov	r2, r3
 800533c:	2300      	movs	r3, #0
 800533e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	015a      	lsls	r2, r3, #5
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4413      	add	r3, r2
 8005348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800534c:	461a      	mov	r2, r3
 800534e:	2300      	movs	r3, #0
 8005350:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4413      	add	r3, r2
 800535a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800535e:	461a      	mov	r2, r3
 8005360:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005364:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	3301      	adds	r3, #1
 800536a:	613b      	str	r3, [r7, #16]
 800536c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005370:	461a      	mov	r2, r3
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	4293      	cmp	r3, r2
 8005376:	d3b5      	bcc.n	80052e4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005378:	2300      	movs	r3, #0
 800537a:	613b      	str	r3, [r7, #16]
 800537c:	e043      	b.n	8005406 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	015a      	lsls	r2, r3, #5
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	4413      	add	r3, r2
 8005386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005390:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005394:	d118      	bne.n	80053c8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10a      	bne.n	80053b2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	015a      	lsls	r2, r3, #5
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	4413      	add	r3, r2
 80053a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053a8:	461a      	mov	r2, r3
 80053aa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	e013      	b.n	80053da <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	015a      	lsls	r2, r3, #5
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	4413      	add	r3, r2
 80053ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053be:	461a      	mov	r2, r3
 80053c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053c4:	6013      	str	r3, [r2, #0]
 80053c6:	e008      	b.n	80053da <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	015a      	lsls	r2, r3, #5
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	4413      	add	r3, r2
 80053d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d4:	461a      	mov	r2, r3
 80053d6:	2300      	movs	r3, #0
 80053d8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	015a      	lsls	r2, r3, #5
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4413      	add	r3, r2
 80053e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e6:	461a      	mov	r2, r3
 80053e8:	2300      	movs	r3, #0
 80053ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f8:	461a      	mov	r2, r3
 80053fa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	3301      	adds	r3, #1
 8005404:	613b      	str	r3, [r7, #16]
 8005406:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800540a:	461a      	mov	r2, r3
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	4293      	cmp	r3, r2
 8005410:	d3b5      	bcc.n	800537e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005424:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005432:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005434:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005438:	2b00      	cmp	r3, #0
 800543a:	d105      	bne.n	8005448 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f043 0210 	orr.w	r2, r3, #16
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	699a      	ldr	r2, [r3, #24]
 800544c:	4b10      	ldr	r3, [pc, #64]	@ (8005490 <USB_DevInit+0x2c4>)
 800544e:	4313      	orrs	r3, r2
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005454:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f043 0208 	orr.w	r2, r3, #8
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005468:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800546c:	2b01      	cmp	r3, #1
 800546e:	d107      	bne.n	8005480 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005478:	f043 0304 	orr.w	r3, r3, #4
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005480:	7dfb      	ldrb	r3, [r7, #23]
}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800548c:	b004      	add	sp, #16
 800548e:	4770      	bx	lr
 8005490:	803c3800 	.word	0x803c3800

08005494 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800549e:	2300      	movs	r3, #0
 80054a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	3301      	adds	r3, #1
 80054a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054ae:	d901      	bls.n	80054b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e01b      	b.n	80054ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	daf2      	bge.n	80054a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	019b      	lsls	r3, r3, #6
 80054c4:	f043 0220 	orr.w	r2, r3, #32
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	3301      	adds	r3, #1
 80054d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054d8:	d901      	bls.n	80054de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e006      	b.n	80054ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	f003 0320 	and.w	r3, r3, #32
 80054e6:	2b20      	cmp	r3, #32
 80054e8:	d0f0      	beq.n	80054cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3714      	adds	r7, #20
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005500:	2300      	movs	r3, #0
 8005502:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	3301      	adds	r3, #1
 8005508:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005510:	d901      	bls.n	8005516 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e018      	b.n	8005548 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	daf2      	bge.n	8005504 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800551e:	2300      	movs	r3, #0
 8005520:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2210      	movs	r2, #16
 8005526:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	3301      	adds	r3, #1
 800552c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005534:	d901      	bls.n	800553a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e006      	b.n	8005548 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	f003 0310 	and.w	r3, r3, #16
 8005542:	2b10      	cmp	r3, #16
 8005544:	d0f0      	beq.n	8005528 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	460b      	mov	r3, r1
 800555e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	78fb      	ldrb	r3, [r7, #3]
 800556e:	68f9      	ldr	r1, [r7, #12]
 8005570:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005574:	4313      	orrs	r3, r2
 8005576:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005586:	b480      	push	{r7}
 8005588:	b087      	sub	sp, #28
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 0306 	and.w	r3, r3, #6
 800559e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d102      	bne.n	80055ac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80055a6:	2300      	movs	r3, #0
 80055a8:	75fb      	strb	r3, [r7, #23]
 80055aa:	e00a      	b.n	80055c2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d002      	beq.n	80055b8 <USB_GetDevSpeed+0x32>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2b06      	cmp	r3, #6
 80055b6:	d102      	bne.n	80055be <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80055b8:	2302      	movs	r3, #2
 80055ba:	75fb      	strb	r3, [r7, #23]
 80055bc:	e001      	b.n	80055c2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80055be:	230f      	movs	r3, #15
 80055c0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80055c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	785b      	ldrb	r3, [r3, #1]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d13a      	bne.n	8005662 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055f2:	69da      	ldr	r2, [r3, #28]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	f003 030f 	and.w	r3, r3, #15
 80055fc:	2101      	movs	r1, #1
 80055fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005602:	b29b      	uxth	r3, r3
 8005604:	68f9      	ldr	r1, [r7, #12]
 8005606:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800560a:	4313      	orrs	r3, r2
 800560c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	015a      	lsls	r2, r3, #5
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	4413      	add	r3, r2
 8005616:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d155      	bne.n	80056d0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	015a      	lsls	r2, r3, #5
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4413      	add	r3, r2
 800562c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	791b      	ldrb	r3, [r3, #4]
 800563e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005640:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	059b      	lsls	r3, r3, #22
 8005646:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005648:	4313      	orrs	r3, r2
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	0151      	lsls	r1, r2, #5
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	440a      	add	r2, r1
 8005652:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800565a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800565e:	6013      	str	r3, [r2, #0]
 8005660:	e036      	b.n	80056d0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005668:	69da      	ldr	r2, [r3, #28]
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	2101      	movs	r1, #1
 8005674:	fa01 f303 	lsl.w	r3, r1, r3
 8005678:	041b      	lsls	r3, r3, #16
 800567a:	68f9      	ldr	r1, [r7, #12]
 800567c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005680:	4313      	orrs	r3, r2
 8005682:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4413      	add	r3, r2
 800568c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d11a      	bne.n	80056d0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	791b      	ldrb	r3, [r3, #4]
 80056b4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80056b6:	430b      	orrs	r3, r1
 80056b8:	4313      	orrs	r3, r2
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	0151      	lsls	r1, r2, #5
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	440a      	add	r2, r1
 80056c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056ce:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3714      	adds	r7, #20
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
	...

080056e0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d161      	bne.n	80057c0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800570e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005712:	d11f      	bne.n	8005754 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4413      	add	r3, r2
 800571c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	0151      	lsls	r1, r2, #5
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	440a      	add	r2, r1
 800572a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800572e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005732:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4413      	add	r3, r2
 800573c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	0151      	lsls	r1, r2, #5
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	440a      	add	r2, r1
 800574a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800574e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005752:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800575a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	f003 030f 	and.w	r3, r3, #15
 8005764:	2101      	movs	r1, #1
 8005766:	fa01 f303 	lsl.w	r3, r1, r3
 800576a:	b29b      	uxth	r3, r3
 800576c:	43db      	mvns	r3, r3
 800576e:	68f9      	ldr	r1, [r7, #12]
 8005770:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005774:	4013      	ands	r3, r2
 8005776:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800577e:	69da      	ldr	r2, [r3, #28]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	f003 030f 	and.w	r3, r3, #15
 8005788:	2101      	movs	r1, #1
 800578a:	fa01 f303 	lsl.w	r3, r1, r3
 800578e:	b29b      	uxth	r3, r3
 8005790:	43db      	mvns	r3, r3
 8005792:	68f9      	ldr	r1, [r7, #12]
 8005794:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005798:	4013      	ands	r3, r2
 800579a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	015a      	lsls	r2, r3, #5
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4413      	add	r3, r2
 80057a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	0159      	lsls	r1, r3, #5
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	440b      	add	r3, r1
 80057b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b6:	4619      	mov	r1, r3
 80057b8:	4b35      	ldr	r3, [pc, #212]	@ (8005890 <USB_DeactivateEndpoint+0x1b0>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	600b      	str	r3, [r1, #0]
 80057be:	e060      	b.n	8005882 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057d6:	d11f      	bne.n	8005818 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	0151      	lsls	r1, r2, #5
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	440a      	add	r2, r1
 80057ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057f6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	0151      	lsls	r1, r2, #5
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	440a      	add	r2, r1
 800580e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005812:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005816:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800581e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	f003 030f 	and.w	r3, r3, #15
 8005828:	2101      	movs	r1, #1
 800582a:	fa01 f303 	lsl.w	r3, r1, r3
 800582e:	041b      	lsls	r3, r3, #16
 8005830:	43db      	mvns	r3, r3
 8005832:	68f9      	ldr	r1, [r7, #12]
 8005834:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005838:	4013      	ands	r3, r2
 800583a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005842:	69da      	ldr	r2, [r3, #28]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	f003 030f 	and.w	r3, r3, #15
 800584c:	2101      	movs	r1, #1
 800584e:	fa01 f303 	lsl.w	r3, r1, r3
 8005852:	041b      	lsls	r3, r3, #16
 8005854:	43db      	mvns	r3, r3
 8005856:	68f9      	ldr	r1, [r7, #12]
 8005858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800585c:	4013      	ands	r3, r2
 800585e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4413      	add	r3, r2
 8005868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	0159      	lsls	r1, r3, #5
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	440b      	add	r3, r1
 8005876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800587a:	4619      	mov	r1, r3
 800587c:	4b05      	ldr	r3, [pc, #20]	@ (8005894 <USB_DeactivateEndpoint+0x1b4>)
 800587e:	4013      	ands	r3, r2
 8005880:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	ec337800 	.word	0xec337800
 8005894:	eff37800 	.word	0xeff37800

08005898 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	@ 0x28
 800589c:	af02      	add	r7, sp, #8
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	4613      	mov	r3, r2
 80058a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	785b      	ldrb	r3, [r3, #1]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	f040 817f 	bne.w	8005bb8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d132      	bne.n	8005928 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	015a      	lsls	r2, r3, #5
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	4413      	add	r3, r2
 80058ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	69ba      	ldr	r2, [r7, #24]
 80058d2:	0151      	lsls	r1, r2, #5
 80058d4:	69fa      	ldr	r2, [r7, #28]
 80058d6:	440a      	add	r2, r1
 80058d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058dc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80058e0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80058e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	015a      	lsls	r2, r3, #5
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	4413      	add	r3, r2
 80058ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	69ba      	ldr	r2, [r7, #24]
 80058f6:	0151      	lsls	r1, r2, #5
 80058f8:	69fa      	ldr	r2, [r7, #28]
 80058fa:	440a      	add	r2, r1
 80058fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005900:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005904:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	015a      	lsls	r2, r3, #5
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	4413      	add	r3, r2
 800590e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	69ba      	ldr	r2, [r7, #24]
 8005916:	0151      	lsls	r1, r2, #5
 8005918:	69fa      	ldr	r2, [r7, #28]
 800591a:	440a      	add	r2, r1
 800591c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005920:	0cdb      	lsrs	r3, r3, #19
 8005922:	04db      	lsls	r3, r3, #19
 8005924:	6113      	str	r3, [r2, #16]
 8005926:	e097      	b.n	8005a58 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	015a      	lsls	r2, r3, #5
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	4413      	add	r3, r2
 8005930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	69ba      	ldr	r2, [r7, #24]
 8005938:	0151      	lsls	r1, r2, #5
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	440a      	add	r2, r1
 800593e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005942:	0cdb      	lsrs	r3, r3, #19
 8005944:	04db      	lsls	r3, r3, #19
 8005946:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	015a      	lsls	r2, r3, #5
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	4413      	add	r3, r2
 8005950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	0151      	lsls	r1, r2, #5
 800595a:	69fa      	ldr	r2, [r7, #28]
 800595c:	440a      	add	r2, r1
 800595e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005962:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005966:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800596a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d11a      	bne.n	80059a8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	429a      	cmp	r2, r3
 800597c:	d903      	bls.n	8005986 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	0151      	lsls	r1, r2, #5
 8005998:	69fa      	ldr	r2, [r7, #28]
 800599a:	440a      	add	r2, r1
 800599c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059a4:	6113      	str	r3, [r2, #16]
 80059a6:	e044      	b.n	8005a32 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	691a      	ldr	r2, [r3, #16]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	4413      	add	r3, r2
 80059b2:	1e5a      	subs	r2, r3, #1
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059bc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	8afb      	ldrh	r3, [r7, #22]
 80059ce:	04d9      	lsls	r1, r3, #19
 80059d0:	4ba4      	ldr	r3, [pc, #656]	@ (8005c64 <USB_EPStartXfer+0x3cc>)
 80059d2:	400b      	ands	r3, r1
 80059d4:	69b9      	ldr	r1, [r7, #24]
 80059d6:	0148      	lsls	r0, r1, #5
 80059d8:	69f9      	ldr	r1, [r7, #28]
 80059da:	4401      	add	r1, r0
 80059dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80059e0:	4313      	orrs	r3, r2
 80059e2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	791b      	ldrb	r3, [r3, #4]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d122      	bne.n	8005a32 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	015a      	lsls	r2, r3, #5
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	4413      	add	r3, r2
 80059f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	0151      	lsls	r1, r2, #5
 80059fe:	69fa      	ldr	r2, [r7, #28]
 8005a00:	440a      	add	r2, r1
 8005a02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a06:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005a0a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a18:	691a      	ldr	r2, [r3, #16]
 8005a1a:	8afb      	ldrh	r3, [r7, #22]
 8005a1c:	075b      	lsls	r3, r3, #29
 8005a1e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005a22:	69b9      	ldr	r1, [r7, #24]
 8005a24:	0148      	lsls	r0, r1, #5
 8005a26:	69f9      	ldr	r1, [r7, #28]
 8005a28:	4401      	add	r1, r0
 8005a2a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	015a      	lsls	r2, r3, #5
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a3e:	691a      	ldr	r2, [r3, #16]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a48:	69b9      	ldr	r1, [r7, #24]
 8005a4a:	0148      	lsls	r0, r1, #5
 8005a4c:	69f9      	ldr	r1, [r7, #28]
 8005a4e:	4401      	add	r1, r0
 8005a50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a54:	4313      	orrs	r3, r2
 8005a56:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005a58:	79fb      	ldrb	r3, [r7, #7]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d14b      	bne.n	8005af6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d009      	beq.n	8005a7a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a72:	461a      	mov	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	791b      	ldrb	r3, [r3, #4]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d128      	bne.n	8005ad4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d110      	bne.n	8005ab4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	015a      	lsls	r2, r3, #5
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	4413      	add	r3, r2
 8005a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	0151      	lsls	r1, r2, #5
 8005aa4:	69fa      	ldr	r2, [r7, #28]
 8005aa6:	440a      	add	r2, r1
 8005aa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ab0:	6013      	str	r3, [r2, #0]
 8005ab2:	e00f      	b.n	8005ad4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69ba      	ldr	r2, [r7, #24]
 8005ac4:	0151      	lsls	r1, r2, #5
 8005ac6:	69fa      	ldr	r2, [r7, #28]
 8005ac8:	440a      	add	r2, r1
 8005aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ad2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	0151      	lsls	r1, r2, #5
 8005ae6:	69fa      	ldr	r2, [r7, #28]
 8005ae8:	440a      	add	r2, r1
 8005aea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	e166      	b.n	8005dc4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	0151      	lsls	r1, r2, #5
 8005b08:	69fa      	ldr	r2, [r7, #28]
 8005b0a:	440a      	add	r2, r1
 8005b0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005b14:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	791b      	ldrb	r3, [r3, #4]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d015      	beq.n	8005b4a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 814e 	beq.w	8005dc4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	f003 030f 	and.w	r3, r3, #15
 8005b38:	2101      	movs	r1, #1
 8005b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b3e:	69f9      	ldr	r1, [r7, #28]
 8005b40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b44:	4313      	orrs	r3, r2
 8005b46:	634b      	str	r3, [r1, #52]	@ 0x34
 8005b48:	e13c      	b.n	8005dc4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d110      	bne.n	8005b7c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	0151      	lsls	r1, r2, #5
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	440a      	add	r2, r1
 8005b70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	e00f      	b.n	8005b9c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69ba      	ldr	r2, [r7, #24]
 8005b8c:	0151      	lsls	r1, r2, #5
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	440a      	add	r2, r1
 8005b92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b9a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	68d9      	ldr	r1, [r3, #12]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	781a      	ldrb	r2, [r3, #0]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	b298      	uxth	r0, r3
 8005baa:	79fb      	ldrb	r3, [r7, #7]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	4603      	mov	r3, r0
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 f9b9 	bl	8005f28 <USB_WritePacket>
 8005bb6:	e105      	b.n	8005dc4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	015a      	lsls	r2, r3, #5
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	69ba      	ldr	r2, [r7, #24]
 8005bc8:	0151      	lsls	r1, r2, #5
 8005bca:	69fa      	ldr	r2, [r7, #28]
 8005bcc:	440a      	add	r2, r1
 8005bce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bd2:	0cdb      	lsrs	r3, r3, #19
 8005bd4:	04db      	lsls	r3, r3, #19
 8005bd6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	69ba      	ldr	r2, [r7, #24]
 8005be8:	0151      	lsls	r1, r2, #5
 8005bea:	69fa      	ldr	r2, [r7, #28]
 8005bec:	440a      	add	r2, r1
 8005bee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bf2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005bf6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005bfa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d132      	bne.n	8005c68 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d003      	beq.n	8005c12 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c30:	69b9      	ldr	r1, [r7, #24]
 8005c32:	0148      	lsls	r0, r1, #5
 8005c34:	69f9      	ldr	r1, [r7, #28]
 8005c36:	4401      	add	r1, r0
 8005c38:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	0151      	lsls	r1, r2, #5
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	440a      	add	r2, r1
 8005c56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c5a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c5e:	6113      	str	r3, [r2, #16]
 8005c60:	e062      	b.n	8005d28 <USB_EPStartXfer+0x490>
 8005c62:	bf00      	nop
 8005c64:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d123      	bne.n	8005cb8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c7c:	691a      	ldr	r2, [r3, #16]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c86:	69b9      	ldr	r1, [r7, #24]
 8005c88:	0148      	lsls	r0, r1, #5
 8005c8a:	69f9      	ldr	r1, [r7, #28]
 8005c8c:	4401      	add	r1, r0
 8005c8e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c92:	4313      	orrs	r3, r2
 8005c94:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	0151      	lsls	r1, r2, #5
 8005ca8:	69fa      	ldr	r2, [r7, #28]
 8005caa:	440a      	add	r2, r1
 8005cac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cb4:	6113      	str	r3, [r2, #16]
 8005cb6:	e037      	b.n	8005d28 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	1e5a      	subs	r2, r3, #1
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ccc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	8afa      	ldrh	r2, [r7, #22]
 8005cd4:	fb03 f202 	mul.w	r2, r3, r2
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce8:	691a      	ldr	r2, [r3, #16]
 8005cea:	8afb      	ldrh	r3, [r7, #22]
 8005cec:	04d9      	lsls	r1, r3, #19
 8005cee:	4b38      	ldr	r3, [pc, #224]	@ (8005dd0 <USB_EPStartXfer+0x538>)
 8005cf0:	400b      	ands	r3, r1
 8005cf2:	69b9      	ldr	r1, [r7, #24]
 8005cf4:	0148      	lsls	r0, r1, #5
 8005cf6:	69f9      	ldr	r1, [r7, #28]
 8005cf8:	4401      	add	r1, r0
 8005cfa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	015a      	lsls	r2, r3, #5
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d0e:	691a      	ldr	r2, [r3, #16]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d18:	69b9      	ldr	r1, [r7, #24]
 8005d1a:	0148      	lsls	r0, r1, #5
 8005d1c:	69f9      	ldr	r1, [r7, #28]
 8005d1e:	4401      	add	r1, r0
 8005d20:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d24:	4313      	orrs	r3, r2
 8005d26:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005d28:	79fb      	ldrb	r3, [r7, #7]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d10d      	bne.n	8005d4a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d009      	beq.n	8005d4a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	68d9      	ldr	r1, [r3, #12]
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	015a      	lsls	r2, r3, #5
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d46:	460a      	mov	r2, r1
 8005d48:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	791b      	ldrb	r3, [r3, #4]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d128      	bne.n	8005da4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d110      	bne.n	8005d84 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	015a      	lsls	r2, r3, #5
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	0151      	lsls	r1, r2, #5
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	440a      	add	r2, r1
 8005d78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	e00f      	b.n	8005da4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	0151      	lsls	r1, r2, #5
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	440a      	add	r2, r1
 8005d9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005da2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	0151      	lsls	r1, r2, #5
 8005db6:	69fa      	ldr	r2, [r7, #28]
 8005db8:	440a      	add	r2, r1
 8005dba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dbe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005dc2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3720      	adds	r7, #32
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	1ff80000 	.word	0x1ff80000

08005dd4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	785b      	ldrb	r3, [r3, #1]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d14a      	bne.n	8005e88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	015a      	lsls	r2, r3, #5
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e0a:	f040 8086 	bne.w	8005f1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	7812      	ldrb	r2, [r2, #0]
 8005e22:	0151      	lsls	r1, r2, #5
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	440a      	add	r2, r1
 8005e28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	015a      	lsls	r2, r3, #5
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	7812      	ldrb	r2, [r2, #0]
 8005e46:	0151      	lsls	r1, r2, #5
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	440a      	add	r2, r1
 8005e4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d902      	bls.n	8005e6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	75fb      	strb	r3, [r7, #23]
          break;
 8005e6a:	e056      	b.n	8005f1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e84:	d0e7      	beq.n	8005e56 <USB_EPStopXfer+0x82>
 8005e86:	e048      	b.n	8005f1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ea0:	d13b      	bne.n	8005f1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	7812      	ldrb	r2, [r2, #0]
 8005eb6:	0151      	lsls	r1, r2, #5
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	440a      	add	r2, r1
 8005ebc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ec0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ec4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	683a      	ldr	r2, [r7, #0]
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	0151      	lsls	r1, r2, #5
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	440a      	add	r2, r1
 8005ee0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ee4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ee8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	3301      	adds	r3, #1
 8005eee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d902      	bls.n	8005f00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	75fb      	strb	r3, [r7, #23]
          break;
 8005efe:	e00c      	b.n	8005f1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f18:	d0e7      	beq.n	8005eea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	371c      	adds	r7, #28
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b089      	sub	sp, #36	@ 0x24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	4611      	mov	r1, r2
 8005f34:	461a      	mov	r2, r3
 8005f36:	460b      	mov	r3, r1
 8005f38:	71fb      	strb	r3, [r7, #7]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005f46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d123      	bne.n	8005f96 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005f4e:	88bb      	ldrh	r3, [r7, #4]
 8005f50:	3303      	adds	r3, #3
 8005f52:	089b      	lsrs	r3, r3, #2
 8005f54:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005f56:	2300      	movs	r3, #0
 8005f58:	61bb      	str	r3, [r7, #24]
 8005f5a:	e018      	b.n	8005f8e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005f5c:	79fb      	ldrb	r3, [r7, #7]
 8005f5e:	031a      	lsls	r2, r3, #12
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f68:	461a      	mov	r2, r3
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	3301      	adds	r3, #1
 8005f74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3301      	adds	r3, #1
 8005f86:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	61bb      	str	r3, [r7, #24]
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d3e2      	bcc.n	8005f5c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3724      	adds	r7, #36	@ 0x24
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b08b      	sub	sp, #44	@ 0x2c
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	089b      	lsrs	r3, r3, #2
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	f003 0303 	and.w	r3, r3, #3
 8005fc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005fca:	2300      	movs	r3, #0
 8005fcc:	623b      	str	r3, [r7, #32]
 8005fce:	e014      	b.n	8005ffa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fda:	601a      	str	r2, [r3, #0]
    pDest++;
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	3301      	adds	r3, #1
 8005fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fea:	3301      	adds	r3, #1
 8005fec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005ff4:	6a3b      	ldr	r3, [r7, #32]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	623b      	str	r3, [r7, #32]
 8005ffa:	6a3a      	ldr	r2, [r7, #32]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d3e6      	bcc.n	8005fd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006002:	8bfb      	ldrh	r3, [r7, #30]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01e      	beq.n	8006046 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006012:	461a      	mov	r2, r3
 8006014:	f107 0310 	add.w	r3, r7, #16
 8006018:	6812      	ldr	r2, [r2, #0]
 800601a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	b2db      	uxtb	r3, r3
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	fa22 f303 	lsr.w	r3, r2, r3
 8006028:	b2da      	uxtb	r2, r3
 800602a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602c:	701a      	strb	r2, [r3, #0]
      i++;
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	3301      	adds	r3, #1
 8006032:	623b      	str	r3, [r7, #32]
      pDest++;
 8006034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006036:	3301      	adds	r3, #1
 8006038:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800603a:	8bfb      	ldrh	r3, [r7, #30]
 800603c:	3b01      	subs	r3, #1
 800603e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006040:	8bfb      	ldrh	r3, [r7, #30]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1ea      	bne.n	800601c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006048:	4618      	mov	r0, r3
 800604a:	372c      	adds	r7, #44	@ 0x2c
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	785b      	ldrb	r3, [r3, #1]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d12c      	bne.n	80060ca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	4413      	add	r3, r2
 8006078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	db12      	blt.n	80060a8 <USB_EPSetStall+0x54>
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00f      	beq.n	80060a8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	4413      	add	r3, r2
 8006090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	0151      	lsls	r1, r2, #5
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	440a      	add	r2, r1
 800609e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060a6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	0151      	lsls	r1, r2, #5
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	440a      	add	r2, r1
 80060be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	e02b      	b.n	8006122 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	db12      	blt.n	8006102 <USB_EPSetStall+0xae>
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00f      	beq.n	8006102 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68ba      	ldr	r2, [r7, #8]
 80060f2:	0151      	lsls	r1, r2, #5
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	440a      	add	r2, r1
 80060f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006100:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	015a      	lsls	r2, r3, #5
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4413      	add	r3, r2
 800610a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68ba      	ldr	r2, [r7, #8]
 8006112:	0151      	lsls	r1, r2, #5
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	440a      	add	r2, r1
 8006118:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800611c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006120:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	785b      	ldrb	r3, [r3, #1]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d128      	bne.n	800619e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4413      	add	r3, r2
 8006154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	0151      	lsls	r1, r2, #5
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	440a      	add	r2, r1
 8006162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006166:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800616a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	791b      	ldrb	r3, [r3, #4]
 8006170:	2b03      	cmp	r3, #3
 8006172:	d003      	beq.n	800617c <USB_EPClearStall+0x4c>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	791b      	ldrb	r3, [r3, #4]
 8006178:	2b02      	cmp	r3, #2
 800617a:	d138      	bne.n	80061ee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	4413      	add	r3, r2
 8006184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68ba      	ldr	r2, [r7, #8]
 800618c:	0151      	lsls	r1, r2, #5
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	440a      	add	r2, r1
 8006192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	e027      	b.n	80061ee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	015a      	lsls	r2, r3, #5
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4413      	add	r3, r2
 80061a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	0151      	lsls	r1, r2, #5
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	440a      	add	r2, r1
 80061b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	791b      	ldrb	r3, [r3, #4]
 80061c2:	2b03      	cmp	r3, #3
 80061c4:	d003      	beq.n	80061ce <USB_EPClearStall+0x9e>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	791b      	ldrb	r3, [r3, #4]
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d10f      	bne.n	80061ee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	015a      	lsls	r2, r3, #5
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	4413      	add	r3, r2
 80061d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	0151      	lsls	r1, r2, #5
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	440a      	add	r2, r1
 80061e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061ec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3714      	adds	r7, #20
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800621a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800621e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	78fb      	ldrb	r3, [r7, #3]
 800622a:	011b      	lsls	r3, r3, #4
 800622c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006230:	68f9      	ldr	r1, [r7, #12]
 8006232:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006236:	4313      	orrs	r3, r2
 8006238:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006262:	f023 0303 	bic.w	r3, r3, #3
 8006266:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006276:	f023 0302 	bic.w	r3, r3, #2
 800627a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr

0800628a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800628a:	b480      	push	{r7}
 800628c:	b085      	sub	sp, #20
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80062a4:	f023 0303 	bic.w	r3, r3, #3
 80062a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062b8:	f043 0302 	orr.w	r3, r3, #2
 80062bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4013      	ands	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80062e4:	68fb      	ldr	r3, [r7, #12]
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b085      	sub	sp, #20
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	4013      	ands	r3, r2
 8006314:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	0c1b      	lsrs	r3, r3, #16
}
 800631a:	4618      	mov	r0, r3
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006342:	69db      	ldr	r3, [r3, #28]
 8006344:	68ba      	ldr	r2, [r7, #8]
 8006346:	4013      	ands	r3, r2
 8006348:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	b29b      	uxth	r3, r3
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800635a:	b480      	push	{r7}
 800635c:	b085      	sub	sp, #20
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
 8006362:	460b      	mov	r3, r1
 8006364:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800636a:	78fb      	ldrb	r3, [r7, #3]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4413      	add	r3, r2
 8006372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006380:	695b      	ldr	r3, [r3, #20]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	4013      	ands	r3, r2
 8006386:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006388:	68bb      	ldr	r3, [r7, #8]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006396:	b480      	push	{r7}
 8006398:	b087      	sub	sp, #28
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	460b      	mov	r3, r1
 80063a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063b8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80063ba:	78fb      	ldrb	r3, [r7, #3]
 80063bc:	f003 030f 	and.w	r3, r3, #15
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	fa22 f303 	lsr.w	r3, r2, r3
 80063c6:	01db      	lsls	r3, r3, #7
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80063d0:	78fb      	ldrb	r3, [r7, #3]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	4013      	ands	r3, r2
 80063e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80063e4:	68bb      	ldr	r3, [r7, #8]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	371c      	adds	r7, #28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	f003 0301 	and.w	r3, r3, #1
}
 8006402:	4618      	mov	r0, r3
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800640e:	b480      	push	{r7}
 8006410:	b085      	sub	sp, #20
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006428:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800642c:	f023 0307 	bic.w	r3, r3, #7
 8006430:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006444:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3714      	adds	r7, #20
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006454:	b480      	push	{r7}
 8006456:	b087      	sub	sp, #28
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	460b      	mov	r3, r1
 800645e:	607a      	str	r2, [r7, #4]
 8006460:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	333c      	adds	r3, #60	@ 0x3c
 800646a:	3304      	adds	r3, #4
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	4a26      	ldr	r2, [pc, #152]	@ (800650c <USB_EP0_OutStart+0xb8>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d90a      	bls.n	800648e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006484:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006488:	d101      	bne.n	800648e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800648a:	2300      	movs	r3, #0
 800648c:	e037      	b.n	80064fe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006494:	461a      	mov	r2, r3
 8006496:	2300      	movs	r3, #0
 8006498:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064bc:	f043 0318 	orr.w	r3, r3, #24
 80064c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	697a      	ldr	r2, [r7, #20]
 80064cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064d0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80064d4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80064d6:	7afb      	ldrb	r3, [r7, #11]
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d10f      	bne.n	80064fc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064e2:	461a      	mov	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064f6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80064fa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	371c      	adds	r7, #28
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	4f54300a 	.word	0x4f54300a

08006510 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006510:	b480      	push	{r7}
 8006512:	b085      	sub	sp, #20
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006518:	2300      	movs	r3, #0
 800651a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	3301      	adds	r3, #1
 8006520:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006528:	d901      	bls.n	800652e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e022      	b.n	8006574 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	2b00      	cmp	r3, #0
 8006534:	daf2      	bge.n	800651c <USB_CoreReset+0xc>

  count = 10U;
 8006536:	230a      	movs	r3, #10
 8006538:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800653a:	e002      	b.n	8006542 <USB_CoreReset+0x32>
  {
    count--;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	3b01      	subs	r3, #1
 8006540:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1f9      	bne.n	800653c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	f043 0201 	orr.w	r2, r3, #1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	3301      	adds	r3, #1
 8006558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006560:	d901      	bls.n	8006566 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e006      	b.n	8006574 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b01      	cmp	r3, #1
 8006570:	d0f0      	beq.n	8006554 <USB_CoreReset+0x44>

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	460b      	mov	r3, r1
 800658a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800658c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006590:	f005 fb38 	bl	800bc04 <USBD_static_malloc>
 8006594:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d109      	bne.n	80065b0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	32b0      	adds	r2, #176	@ 0xb0
 80065a6:	2100      	movs	r1, #0
 80065a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80065ac:	2302      	movs	r3, #2
 80065ae:	e0d4      	b.n	800675a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80065b0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80065b4:	2100      	movs	r1, #0
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f005 fb68 	bl	800bc8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	32b0      	adds	r2, #176	@ 0xb0
 80065c6:	68f9      	ldr	r1, [r7, #12]
 80065c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	32b0      	adds	r2, #176	@ 0xb0
 80065d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	7c1b      	ldrb	r3, [r3, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d138      	bne.n	800665a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80065e8:	4b5e      	ldr	r3, [pc, #376]	@ (8006764 <USBD_CDC_Init+0x1e4>)
 80065ea:	7819      	ldrb	r1, [r3, #0]
 80065ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80065f0:	2202      	movs	r2, #2
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f005 f9e3 	bl	800b9be <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80065f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006764 <USBD_CDC_Init+0x1e4>)
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	f003 020f 	and.w	r2, r3, #15
 8006600:	6879      	ldr	r1, [r7, #4]
 8006602:	4613      	mov	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	440b      	add	r3, r1
 800660c:	3323      	adds	r3, #35	@ 0x23
 800660e:	2201      	movs	r2, #1
 8006610:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006612:	4b55      	ldr	r3, [pc, #340]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006614:	7819      	ldrb	r1, [r3, #0]
 8006616:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800661a:	2202      	movs	r2, #2
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f005 f9ce 	bl	800b9be <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006622:	4b51      	ldr	r3, [pc, #324]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	f003 020f 	and.w	r2, r3, #15
 800662a:	6879      	ldr	r1, [r7, #4]
 800662c:	4613      	mov	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800663a:	2201      	movs	r2, #1
 800663c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800663e:	4b4b      	ldr	r3, [pc, #300]	@ (800676c <USBD_CDC_Init+0x1ec>)
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	f003 020f 	and.w	r2, r3, #15
 8006646:	6879      	ldr	r1, [r7, #4]
 8006648:	4613      	mov	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4413      	add	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	440b      	add	r3, r1
 8006652:	331c      	adds	r3, #28
 8006654:	2210      	movs	r2, #16
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	e035      	b.n	80066c6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800665a:	4b42      	ldr	r3, [pc, #264]	@ (8006764 <USBD_CDC_Init+0x1e4>)
 800665c:	7819      	ldrb	r1, [r3, #0]
 800665e:	2340      	movs	r3, #64	@ 0x40
 8006660:	2202      	movs	r2, #2
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f005 f9ab 	bl	800b9be <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006668:	4b3e      	ldr	r3, [pc, #248]	@ (8006764 <USBD_CDC_Init+0x1e4>)
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	f003 020f 	and.w	r2, r3, #15
 8006670:	6879      	ldr	r1, [r7, #4]
 8006672:	4613      	mov	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4413      	add	r3, r2
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	440b      	add	r3, r1
 800667c:	3323      	adds	r3, #35	@ 0x23
 800667e:	2201      	movs	r2, #1
 8006680:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006682:	4b39      	ldr	r3, [pc, #228]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006684:	7819      	ldrb	r1, [r3, #0]
 8006686:	2340      	movs	r3, #64	@ 0x40
 8006688:	2202      	movs	r2, #2
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f005 f997 	bl	800b9be <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006690:	4b35      	ldr	r3, [pc, #212]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	f003 020f 	and.w	r2, r3, #15
 8006698:	6879      	ldr	r1, [r7, #4]
 800669a:	4613      	mov	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	440b      	add	r3, r1
 80066a4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80066a8:	2201      	movs	r2, #1
 80066aa:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80066ac:	4b2f      	ldr	r3, [pc, #188]	@ (800676c <USBD_CDC_Init+0x1ec>)
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	f003 020f 	and.w	r2, r3, #15
 80066b4:	6879      	ldr	r1, [r7, #4]
 80066b6:	4613      	mov	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	440b      	add	r3, r1
 80066c0:	331c      	adds	r3, #28
 80066c2:	2210      	movs	r2, #16
 80066c4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80066c6:	4b29      	ldr	r3, [pc, #164]	@ (800676c <USBD_CDC_Init+0x1ec>)
 80066c8:	7819      	ldrb	r1, [r3, #0]
 80066ca:	2308      	movs	r3, #8
 80066cc:	2203      	movs	r2, #3
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f005 f975 	bl	800b9be <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80066d4:	4b25      	ldr	r3, [pc, #148]	@ (800676c <USBD_CDC_Init+0x1ec>)
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	f003 020f 	and.w	r2, r3, #15
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	440b      	add	r3, r1
 80066e8:	3323      	adds	r3, #35	@ 0x23
 80066ea:	2201      	movs	r2, #1
 80066ec:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	33b0      	adds	r3, #176	@ 0xb0
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006720:	2b00      	cmp	r3, #0
 8006722:	d101      	bne.n	8006728 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006724:	2302      	movs	r3, #2
 8006726:	e018      	b.n	800675a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	7c1b      	ldrb	r3, [r3, #16]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10a      	bne.n	8006746 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006730:	4b0d      	ldr	r3, [pc, #52]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006732:	7819      	ldrb	r1, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800673a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f005 fa2c 	bl	800bb9c <USBD_LL_PrepareReceive>
 8006744:	e008      	b.n	8006758 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006746:	4b08      	ldr	r3, [pc, #32]	@ (8006768 <USBD_CDC_Init+0x1e8>)
 8006748:	7819      	ldrb	r1, [r3, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006750:	2340      	movs	r3, #64	@ 0x40
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f005 fa22 	bl	800bb9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000093 	.word	0x20000093
 8006768:	20000094 	.word	0x20000094
 800676c:	20000095 	.word	0x20000095

08006770 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800677c:	4b3a      	ldr	r3, [pc, #232]	@ (8006868 <USBD_CDC_DeInit+0xf8>)
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	4619      	mov	r1, r3
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f005 f941 	bl	800ba0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006788:	4b37      	ldr	r3, [pc, #220]	@ (8006868 <USBD_CDC_DeInit+0xf8>)
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	f003 020f 	and.w	r2, r3, #15
 8006790:	6879      	ldr	r1, [r7, #4]
 8006792:	4613      	mov	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	440b      	add	r3, r1
 800679c:	3323      	adds	r3, #35	@ 0x23
 800679e:	2200      	movs	r2, #0
 80067a0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80067a2:	4b32      	ldr	r3, [pc, #200]	@ (800686c <USBD_CDC_DeInit+0xfc>)
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	4619      	mov	r1, r3
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f005 f92e 	bl	800ba0a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80067ae:	4b2f      	ldr	r3, [pc, #188]	@ (800686c <USBD_CDC_DeInit+0xfc>)
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	f003 020f 	and.w	r2, r3, #15
 80067b6:	6879      	ldr	r1, [r7, #4]
 80067b8:	4613      	mov	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	440b      	add	r3, r1
 80067c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80067c6:	2200      	movs	r2, #0
 80067c8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80067ca:	4b29      	ldr	r3, [pc, #164]	@ (8006870 <USBD_CDC_DeInit+0x100>)
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	4619      	mov	r1, r3
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f005 f91a 	bl	800ba0a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80067d6:	4b26      	ldr	r3, [pc, #152]	@ (8006870 <USBD_CDC_DeInit+0x100>)
 80067d8:	781b      	ldrb	r3, [r3, #0]
 80067da:	f003 020f 	and.w	r2, r3, #15
 80067de:	6879      	ldr	r1, [r7, #4]
 80067e0:	4613      	mov	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	4413      	add	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	440b      	add	r3, r1
 80067ea:	3323      	adds	r3, #35	@ 0x23
 80067ec:	2200      	movs	r2, #0
 80067ee:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80067f0:	4b1f      	ldr	r3, [pc, #124]	@ (8006870 <USBD_CDC_DeInit+0x100>)
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	f003 020f 	and.w	r2, r3, #15
 80067f8:	6879      	ldr	r1, [r7, #4]
 80067fa:	4613      	mov	r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4413      	add	r3, r2
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	440b      	add	r3, r1
 8006804:	331c      	adds	r3, #28
 8006806:	2200      	movs	r2, #0
 8006808:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	32b0      	adds	r2, #176	@ 0xb0
 8006814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d01f      	beq.n	800685c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	33b0      	adds	r3, #176	@ 0xb0
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	32b0      	adds	r2, #176	@ 0xb0
 800683a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800683e:	4618      	mov	r0, r3
 8006840:	f005 f9ee 	bl	800bc20 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	32b0      	adds	r2, #176	@ 0xb0
 800684e:	2100      	movs	r1, #0
 8006850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	3708      	adds	r7, #8
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	20000093 	.word	0x20000093
 800686c:	20000094 	.word	0x20000094
 8006870:	20000095 	.word	0x20000095

08006874 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	32b0      	adds	r2, #176	@ 0xb0
 8006888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800688c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800688e:	2300      	movs	r3, #0
 8006890:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e0bf      	b.n	8006a24 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d050      	beq.n	8006952 <USBD_CDC_Setup+0xde>
 80068b0:	2b20      	cmp	r3, #32
 80068b2:	f040 80af 	bne.w	8006a14 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	88db      	ldrh	r3, [r3, #6]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d03a      	beq.n	8006934 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	b25b      	sxtb	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	da1b      	bge.n	8006900 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	33b0      	adds	r3, #176	@ 0xb0
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	4413      	add	r3, r2
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80068de:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	88d2      	ldrh	r2, [r2, #6]
 80068e4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	88db      	ldrh	r3, [r3, #6]
 80068ea:	2b07      	cmp	r3, #7
 80068ec:	bf28      	it	cs
 80068ee:	2307      	movcs	r3, #7
 80068f0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	89fa      	ldrh	r2, [r7, #14]
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f001 fd69 	bl	80083d0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80068fe:	e090      	b.n	8006a22 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	785a      	ldrb	r2, [r3, #1]
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	88db      	ldrh	r3, [r3, #6]
 800690e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006910:	d803      	bhi.n	800691a <USBD_CDC_Setup+0xa6>
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	88db      	ldrh	r3, [r3, #6]
 8006916:	b2da      	uxtb	r2, r3
 8006918:	e000      	b.n	800691c <USBD_CDC_Setup+0xa8>
 800691a:	2240      	movs	r2, #64	@ 0x40
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006922:	6939      	ldr	r1, [r7, #16]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800692a:	461a      	mov	r2, r3
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f001 fd7e 	bl	800842e <USBD_CtlPrepareRx>
      break;
 8006932:	e076      	b.n	8006a22 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	33b0      	adds	r3, #176	@ 0xb0
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4413      	add	r3, r2
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	7850      	ldrb	r0, [r2, #1]
 800694a:	2200      	movs	r2, #0
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	4798      	blx	r3
      break;
 8006950:	e067      	b.n	8006a22 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	785b      	ldrb	r3, [r3, #1]
 8006956:	2b0b      	cmp	r3, #11
 8006958:	d851      	bhi.n	80069fe <USBD_CDC_Setup+0x18a>
 800695a:	a201      	add	r2, pc, #4	@ (adr r2, 8006960 <USBD_CDC_Setup+0xec>)
 800695c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006960:	08006991 	.word	0x08006991
 8006964:	08006a0d 	.word	0x08006a0d
 8006968:	080069ff 	.word	0x080069ff
 800696c:	080069ff 	.word	0x080069ff
 8006970:	080069ff 	.word	0x080069ff
 8006974:	080069ff 	.word	0x080069ff
 8006978:	080069ff 	.word	0x080069ff
 800697c:	080069ff 	.word	0x080069ff
 8006980:	080069ff 	.word	0x080069ff
 8006984:	080069ff 	.word	0x080069ff
 8006988:	080069bb 	.word	0x080069bb
 800698c:	080069e5 	.word	0x080069e5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b03      	cmp	r3, #3
 800699a:	d107      	bne.n	80069ac <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800699c:	f107 030a 	add.w	r3, r7, #10
 80069a0:	2202      	movs	r2, #2
 80069a2:	4619      	mov	r1, r3
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f001 fd13 	bl	80083d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80069aa:	e032      	b.n	8006a12 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f001 fc91 	bl	80082d6 <USBD_CtlError>
            ret = USBD_FAIL;
 80069b4:	2303      	movs	r3, #3
 80069b6:	75fb      	strb	r3, [r7, #23]
          break;
 80069b8:	e02b      	b.n	8006a12 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	d107      	bne.n	80069d6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80069c6:	f107 030d 	add.w	r3, r7, #13
 80069ca:	2201      	movs	r2, #1
 80069cc:	4619      	mov	r1, r3
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f001 fcfe 	bl	80083d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80069d4:	e01d      	b.n	8006a12 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80069d6:	6839      	ldr	r1, [r7, #0]
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f001 fc7c 	bl	80082d6 <USBD_CtlError>
            ret = USBD_FAIL;
 80069de:	2303      	movs	r3, #3
 80069e0:	75fb      	strb	r3, [r7, #23]
          break;
 80069e2:	e016      	b.n	8006a12 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b03      	cmp	r3, #3
 80069ee:	d00f      	beq.n	8006a10 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80069f0:	6839      	ldr	r1, [r7, #0]
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f001 fc6f 	bl	80082d6 <USBD_CtlError>
            ret = USBD_FAIL;
 80069f8:	2303      	movs	r3, #3
 80069fa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80069fc:	e008      	b.n	8006a10 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80069fe:	6839      	ldr	r1, [r7, #0]
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f001 fc68 	bl	80082d6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006a06:	2303      	movs	r3, #3
 8006a08:	75fb      	strb	r3, [r7, #23]
          break;
 8006a0a:	e002      	b.n	8006a12 <USBD_CDC_Setup+0x19e>
          break;
 8006a0c:	bf00      	nop
 8006a0e:	e008      	b.n	8006a22 <USBD_CDC_Setup+0x1ae>
          break;
 8006a10:	bf00      	nop
      }
      break;
 8006a12:	e006      	b.n	8006a22 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f001 fc5d 	bl	80082d6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a20:	bf00      	nop
  }

  return (uint8_t)ret;
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3718      	adds	r7, #24
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	460b      	mov	r3, r1
 8006a36:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006a3e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	32b0      	adds	r2, #176	@ 0xb0
 8006a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e065      	b.n	8006b22 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	32b0      	adds	r2, #176	@ 0xb0
 8006a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a64:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006a66:	78fb      	ldrb	r3, [r7, #3]
 8006a68:	f003 020f 	and.w	r2, r3, #15
 8006a6c:	6879      	ldr	r1, [r7, #4]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	440b      	add	r3, r1
 8006a78:	3314      	adds	r3, #20
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d02f      	beq.n	8006ae0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006a80:	78fb      	ldrb	r3, [r7, #3]
 8006a82:	f003 020f 	and.w	r2, r3, #15
 8006a86:	6879      	ldr	r1, [r7, #4]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	440b      	add	r3, r1
 8006a92:	3314      	adds	r3, #20
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	78fb      	ldrb	r3, [r7, #3]
 8006a98:	f003 010f 	and.w	r1, r3, #15
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	00db      	lsls	r3, r3, #3
 8006aa2:	440b      	add	r3, r1
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	4403      	add	r3, r0
 8006aa8:	331c      	adds	r3, #28
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	fbb2 f1f3 	udiv	r1, r2, r3
 8006ab0:	fb01 f303 	mul.w	r3, r1, r3
 8006ab4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d112      	bne.n	8006ae0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006aba:	78fb      	ldrb	r3, [r7, #3]
 8006abc:	f003 020f 	and.w	r2, r3, #15
 8006ac0:	6879      	ldr	r1, [r7, #4]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4413      	add	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	440b      	add	r3, r1
 8006acc:	3314      	adds	r3, #20
 8006ace:	2200      	movs	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006ad2:	78f9      	ldrb	r1, [r7, #3]
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f005 f83e 	bl	800bb5a <USBD_LL_Transmit>
 8006ade:	e01f      	b.n	8006b20 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	33b0      	adds	r3, #176	@ 0xb0
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d010      	beq.n	8006b20 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	33b0      	adds	r3, #176	@ 0xb0
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4413      	add	r3, r2
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006b1c:	78fa      	ldrb	r2, [r7, #3]
 8006b1e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b084      	sub	sp, #16
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
 8006b32:	460b      	mov	r3, r1
 8006b34:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	32b0      	adds	r2, #176	@ 0xb0
 8006b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b44:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	32b0      	adds	r2, #176	@ 0xb0
 8006b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e01a      	b.n	8006b92 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006b5c:	78fb      	ldrb	r3, [r7, #3]
 8006b5e:	4619      	mov	r1, r3
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f005 f83c 	bl	800bbde <USBD_LL_GetRxDataSize>
 8006b66:	4602      	mov	r2, r0
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	33b0      	adds	r3, #176	@ 0xb0
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006b8c:	4611      	mov	r1, r2
 8006b8e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b084      	sub	sp, #16
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	32b0      	adds	r2, #176	@ 0xb0
 8006bac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e024      	b.n	8006c06 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	33b0      	adds	r3, #176	@ 0xb0
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4413      	add	r3, r2
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d019      	beq.n	8006c04 <USBD_CDC_EP0_RxReady+0x6a>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006bd6:	2bff      	cmp	r3, #255	@ 0xff
 8006bd8:	d014      	beq.n	8006c04 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	33b0      	adds	r3, #176	@ 0xb0
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4413      	add	r3, r2
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006bf2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006bfa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	22ff      	movs	r2, #255	@ 0xff
 8006c00:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
	...

08006c10 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006c18:	2182      	movs	r1, #130	@ 0x82
 8006c1a:	4818      	ldr	r0, [pc, #96]	@ (8006c7c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c1c:	f000 fd22 	bl	8007664 <USBD_GetEpDesc>
 8006c20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006c22:	2101      	movs	r1, #1
 8006c24:	4815      	ldr	r0, [pc, #84]	@ (8006c7c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c26:	f000 fd1d 	bl	8007664 <USBD_GetEpDesc>
 8006c2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006c2c:	2181      	movs	r1, #129	@ 0x81
 8006c2e:	4813      	ldr	r0, [pc, #76]	@ (8006c7c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006c30:	f000 fd18 	bl	8007664 <USBD_GetEpDesc>
 8006c34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2210      	movs	r2, #16
 8006c40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d006      	beq.n	8006c56 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c50:	711a      	strb	r2, [r3, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d006      	beq.n	8006c6a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c64:	711a      	strb	r2, [r3, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2243      	movs	r2, #67	@ 0x43
 8006c6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006c70:	4b02      	ldr	r3, [pc, #8]	@ (8006c7c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3718      	adds	r7, #24
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20000050 	.word	0x20000050

08006c80 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006c88:	2182      	movs	r1, #130	@ 0x82
 8006c8a:	4818      	ldr	r0, [pc, #96]	@ (8006cec <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006c8c:	f000 fcea 	bl	8007664 <USBD_GetEpDesc>
 8006c90:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006c92:	2101      	movs	r1, #1
 8006c94:	4815      	ldr	r0, [pc, #84]	@ (8006cec <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006c96:	f000 fce5 	bl	8007664 <USBD_GetEpDesc>
 8006c9a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006c9c:	2181      	movs	r1, #129	@ 0x81
 8006c9e:	4813      	ldr	r0, [pc, #76]	@ (8006cec <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006ca0:	f000 fce0 	bl	8007664 <USBD_GetEpDesc>
 8006ca4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d002      	beq.n	8006cb2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2210      	movs	r2, #16
 8006cb0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d006      	beq.n	8006cc6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	711a      	strb	r2, [r3, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f042 0202 	orr.w	r2, r2, #2
 8006cc4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d006      	beq.n	8006cda <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	711a      	strb	r2, [r3, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f042 0202 	orr.w	r2, r2, #2
 8006cd8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2243      	movs	r2, #67	@ 0x43
 8006cde:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006ce0:	4b02      	ldr	r3, [pc, #8]	@ (8006cec <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3718      	adds	r7, #24
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	20000050 	.word	0x20000050

08006cf0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cf8:	2182      	movs	r1, #130	@ 0x82
 8006cfa:	4818      	ldr	r0, [pc, #96]	@ (8006d5c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006cfc:	f000 fcb2 	bl	8007664 <USBD_GetEpDesc>
 8006d00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d02:	2101      	movs	r1, #1
 8006d04:	4815      	ldr	r0, [pc, #84]	@ (8006d5c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d06:	f000 fcad 	bl	8007664 <USBD_GetEpDesc>
 8006d0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d0c:	2181      	movs	r1, #129	@ 0x81
 8006d0e:	4813      	ldr	r0, [pc, #76]	@ (8006d5c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d10:	f000 fca8 	bl	8007664 <USBD_GetEpDesc>
 8006d14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2210      	movs	r2, #16
 8006d20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d006      	beq.n	8006d36 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d30:	711a      	strb	r2, [r3, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d006      	beq.n	8006d4a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d44:	711a      	strb	r2, [r3, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2243      	movs	r2, #67	@ 0x43
 8006d4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d50:	4b02      	ldr	r3, [pc, #8]	@ (8006d5c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3718      	adds	r7, #24
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	20000050 	.word	0x20000050

08006d60 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	220a      	movs	r2, #10
 8006d6c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006d6e:	4b03      	ldr	r3, [pc, #12]	@ (8006d7c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	2000000c 	.word	0x2000000c

08006d80 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e009      	b.n	8006da8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	33b0      	adds	r3, #176	@ 0xb0
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b087      	sub	sp, #28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	32b0      	adds	r2, #176	@ 0xb0
 8006dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dce:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e008      	b.n	8006dec <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	68ba      	ldr	r2, [r7, #8]
 8006dde:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006dea:	2300      	movs	r3, #0
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	371c      	adds	r7, #28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	32b0      	adds	r2, #176	@ 0xb0
 8006e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e10:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e004      	b.n	8006e26 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
	...

08006e34 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	32b0      	adds	r2, #176	@ 0xb0
 8006e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e4a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	32b0      	adds	r2, #176	@ 0xb0
 8006e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e018      	b.n	8006e94 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	7c1b      	ldrb	r3, [r3, #16]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e9c <USBD_CDC_ReceivePacket+0x68>)
 8006e6c:	7819      	ldrb	r1, [r3, #0]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006e74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f004 fe8f 	bl	800bb9c <USBD_LL_PrepareReceive>
 8006e7e:	e008      	b.n	8006e92 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e80:	4b06      	ldr	r3, [pc, #24]	@ (8006e9c <USBD_CDC_ReceivePacket+0x68>)
 8006e82:	7819      	ldrb	r1, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006e8a:	2340      	movs	r3, #64	@ 0x40
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f004 fe85 	bl	800bb9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	20000094 	.word	0x20000094

08006ea0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b086      	sub	sp, #24
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e01f      	b.n	8006ef8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	79fa      	ldrb	r2, [r7, #7]
 8006eea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f004 fcff 	bl	800b8f0 <USBD_LL_Init>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3718      	adds	r7, #24
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e025      	b.n	8006f64 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	683a      	ldr	r2, [r7, #0]
 8006f1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	32ae      	adds	r2, #174	@ 0xae
 8006f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00f      	beq.n	8006f54 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	32ae      	adds	r2, #174	@ 0xae
 8006f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f44:	f107 020e 	add.w	r2, r7, #14
 8006f48:	4610      	mov	r0, r2
 8006f4a:	4798      	blx	r3
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006f5a:	1c5a      	adds	r2, r3, #1
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f004 fd07 	bl	800b988 <USBD_LL_Start>
 8006f7a:	4603      	mov	r3, r0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3708      	adds	r7, #8
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f8c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b084      	sub	sp, #16
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d009      	beq.n	8006fc8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	78fa      	ldrb	r2, [r7, #3]
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	4798      	blx	r3
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	78fa      	ldrb	r2, [r7, #3]
 8006fec:	4611      	mov	r1, r2
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	4798      	blx	r3
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d001      	beq.n	8006ffc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007006:	b580      	push	{r7, lr}
 8007008:	b084      	sub	sp, #16
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
 800700e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007016:	6839      	ldr	r1, [r7, #0]
 8007018:	4618      	mov	r0, r3
 800701a:	f001 f922 	bl	8008262 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800702c:	461a      	mov	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800703a:	f003 031f 	and.w	r3, r3, #31
 800703e:	2b02      	cmp	r3, #2
 8007040:	d01a      	beq.n	8007078 <USBD_LL_SetupStage+0x72>
 8007042:	2b02      	cmp	r3, #2
 8007044:	d822      	bhi.n	800708c <USBD_LL_SetupStage+0x86>
 8007046:	2b00      	cmp	r3, #0
 8007048:	d002      	beq.n	8007050 <USBD_LL_SetupStage+0x4a>
 800704a:	2b01      	cmp	r3, #1
 800704c:	d00a      	beq.n	8007064 <USBD_LL_SetupStage+0x5e>
 800704e:	e01d      	b.n	800708c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007056:	4619      	mov	r1, r3
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fb77 	bl	800774c <USBD_StdDevReq>
 800705e:	4603      	mov	r3, r0
 8007060:	73fb      	strb	r3, [r7, #15]
      break;
 8007062:	e020      	b.n	80070a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800706a:	4619      	mov	r1, r3
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 fbdf 	bl	8007830 <USBD_StdItfReq>
 8007072:	4603      	mov	r3, r0
 8007074:	73fb      	strb	r3, [r7, #15]
      break;
 8007076:	e016      	b.n	80070a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 fc41 	bl	8007908 <USBD_StdEPReq>
 8007086:	4603      	mov	r3, r0
 8007088:	73fb      	strb	r3, [r7, #15]
      break;
 800708a:	e00c      	b.n	80070a6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007092:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007096:	b2db      	uxtb	r3, r3
 8007098:	4619      	mov	r1, r3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f004 fcd4 	bl	800ba48 <USBD_LL_StallEP>
 80070a0:	4603      	mov	r3, r0
 80070a2:	73fb      	strb	r3, [r7, #15]
      break;
 80070a4:	bf00      	nop
  }

  return ret;
 80070a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	460b      	mov	r3, r1
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80070c2:	7afb      	ldrb	r3, [r7, #11]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d177      	bne.n	80071b8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80070ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	f040 80a1 	bne.w	800721e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	8992      	ldrh	r2, [r2, #12]
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d91c      	bls.n	8007122 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	8992      	ldrh	r2, [r2, #12]
 80070f0:	1a9a      	subs	r2, r3, r2
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	8992      	ldrh	r2, [r2, #12]
 80070fe:	441a      	add	r2, r3
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	6919      	ldr	r1, [r3, #16]
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	899b      	ldrh	r3, [r3, #12]
 800710c:	461a      	mov	r2, r3
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	4293      	cmp	r3, r2
 8007114:	bf38      	it	cc
 8007116:	4613      	movcc	r3, r2
 8007118:	461a      	mov	r2, r3
 800711a:	68f8      	ldr	r0, [r7, #12]
 800711c:	f001 f9a8 	bl	8008470 <USBD_CtlContinueRx>
 8007120:	e07d      	b.n	800721e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007128:	f003 031f 	and.w	r3, r3, #31
 800712c:	2b02      	cmp	r3, #2
 800712e:	d014      	beq.n	800715a <USBD_LL_DataOutStage+0xaa>
 8007130:	2b02      	cmp	r3, #2
 8007132:	d81d      	bhi.n	8007170 <USBD_LL_DataOutStage+0xc0>
 8007134:	2b00      	cmp	r3, #0
 8007136:	d002      	beq.n	800713e <USBD_LL_DataOutStage+0x8e>
 8007138:	2b01      	cmp	r3, #1
 800713a:	d003      	beq.n	8007144 <USBD_LL_DataOutStage+0x94>
 800713c:	e018      	b.n	8007170 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	75bb      	strb	r3, [r7, #22]
            break;
 8007142:	e018      	b.n	8007176 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800714a:	b2db      	uxtb	r3, r3
 800714c:	4619      	mov	r1, r3
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f000 fa6e 	bl	8007630 <USBD_CoreFindIF>
 8007154:	4603      	mov	r3, r0
 8007156:	75bb      	strb	r3, [r7, #22]
            break;
 8007158:	e00d      	b.n	8007176 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007160:	b2db      	uxtb	r3, r3
 8007162:	4619      	mov	r1, r3
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f000 fa70 	bl	800764a <USBD_CoreFindEP>
 800716a:	4603      	mov	r3, r0
 800716c:	75bb      	strb	r3, [r7, #22]
            break;
 800716e:	e002      	b.n	8007176 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007170:	2300      	movs	r3, #0
 8007172:	75bb      	strb	r3, [r7, #22]
            break;
 8007174:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007176:	7dbb      	ldrb	r3, [r7, #22]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d119      	bne.n	80071b0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b03      	cmp	r3, #3
 8007186:	d113      	bne.n	80071b0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007188:	7dba      	ldrb	r2, [r7, #22]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	32ae      	adds	r2, #174	@ 0xae
 800718e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00b      	beq.n	80071b0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007198:	7dba      	ldrb	r2, [r7, #22]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80071a0:	7dba      	ldrb	r2, [r7, #22]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	32ae      	adds	r2, #174	@ 0xae
 80071a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f001 f96e 	bl	8008492 <USBD_CtlSendStatus>
 80071b6:	e032      	b.n	800721e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80071b8:	7afb      	ldrb	r3, [r7, #11]
 80071ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	4619      	mov	r1, r3
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f000 fa41 	bl	800764a <USBD_CoreFindEP>
 80071c8:	4603      	mov	r3, r0
 80071ca:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80071cc:	7dbb      	ldrb	r3, [r7, #22]
 80071ce:	2bff      	cmp	r3, #255	@ 0xff
 80071d0:	d025      	beq.n	800721e <USBD_LL_DataOutStage+0x16e>
 80071d2:	7dbb      	ldrb	r3, [r7, #22]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d122      	bne.n	800721e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	2b03      	cmp	r3, #3
 80071e2:	d117      	bne.n	8007214 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80071e4:	7dba      	ldrb	r2, [r7, #22]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	32ae      	adds	r2, #174	@ 0xae
 80071ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00f      	beq.n	8007214 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80071f4:	7dba      	ldrb	r2, [r7, #22]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80071fc:	7dba      	ldrb	r2, [r7, #22]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	32ae      	adds	r2, #174	@ 0xae
 8007202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	7afa      	ldrb	r2, [r7, #11]
 800720a:	4611      	mov	r1, r2
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	4798      	blx	r3
 8007210:	4603      	mov	r3, r0
 8007212:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007214:	7dfb      	ldrb	r3, [r7, #23]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800721a:	7dfb      	ldrb	r3, [r7, #23]
 800721c:	e000      	b.n	8007220 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3718      	adds	r7, #24
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	460b      	mov	r3, r1
 8007232:	607a      	str	r2, [r7, #4]
 8007234:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007236:	7afb      	ldrb	r3, [r7, #11]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d178      	bne.n	800732e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	3314      	adds	r3, #20
 8007240:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007248:	2b02      	cmp	r3, #2
 800724a:	d163      	bne.n	8007314 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	8992      	ldrh	r2, [r2, #12]
 8007254:	4293      	cmp	r3, r2
 8007256:	d91c      	bls.n	8007292 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	8992      	ldrh	r2, [r2, #12]
 8007260:	1a9a      	subs	r2, r3, r2
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	8992      	ldrh	r2, [r2, #12]
 800726e:	441a      	add	r2, r3
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	6919      	ldr	r1, [r3, #16]
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	461a      	mov	r2, r3
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f001 f8c4 	bl	800840c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007284:	2300      	movs	r3, #0
 8007286:	2200      	movs	r2, #0
 8007288:	2100      	movs	r1, #0
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f004 fc86 	bl	800bb9c <USBD_LL_PrepareReceive>
 8007290:	e040      	b.n	8007314 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	899b      	ldrh	r3, [r3, #12]
 8007296:	461a      	mov	r2, r3
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	429a      	cmp	r2, r3
 800729e:	d11c      	bne.n	80072da <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d316      	bcc.n	80072da <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d20f      	bcs.n	80072da <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80072ba:	2200      	movs	r2, #0
 80072bc:	2100      	movs	r1, #0
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f001 f8a4 	bl	800840c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80072cc:	2300      	movs	r3, #0
 80072ce:	2200      	movs	r2, #0
 80072d0:	2100      	movs	r1, #0
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f004 fc62 	bl	800bb9c <USBD_LL_PrepareReceive>
 80072d8:	e01c      	b.n	8007314 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d10f      	bne.n	8007306 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d009      	beq.n	8007306 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007306:	2180      	movs	r1, #128	@ 0x80
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f004 fb9d 	bl	800ba48 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f001 f8d2 	bl	80084b8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d03a      	beq.n	8007394 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f7ff fe30 	bl	8006f84 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800732c:	e032      	b.n	8007394 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800732e:	7afb      	ldrb	r3, [r7, #11]
 8007330:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007334:	b2db      	uxtb	r3, r3
 8007336:	4619      	mov	r1, r3
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f000 f986 	bl	800764a <USBD_CoreFindEP>
 800733e:	4603      	mov	r3, r0
 8007340:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007342:	7dfb      	ldrb	r3, [r7, #23]
 8007344:	2bff      	cmp	r3, #255	@ 0xff
 8007346:	d025      	beq.n	8007394 <USBD_LL_DataInStage+0x16c>
 8007348:	7dfb      	ldrb	r3, [r7, #23]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d122      	bne.n	8007394 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b03      	cmp	r3, #3
 8007358:	d11c      	bne.n	8007394 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800735a:	7dfa      	ldrb	r2, [r7, #23]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	32ae      	adds	r2, #174	@ 0xae
 8007360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007364:	695b      	ldr	r3, [r3, #20]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d014      	beq.n	8007394 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800736a:	7dfa      	ldrb	r2, [r7, #23]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007372:	7dfa      	ldrb	r2, [r7, #23]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	32ae      	adds	r2, #174	@ 0xae
 8007378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	7afa      	ldrb	r2, [r7, #11]
 8007380:	4611      	mov	r1, r2
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	4798      	blx	r3
 8007386:	4603      	mov	r3, r0
 8007388:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800738a:	7dbb      	ldrb	r3, [r7, #22]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d001      	beq.n	8007394 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007390:	7dbb      	ldrb	r3, [r7, #22]
 8007392:	e000      	b.n	8007396 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3718      	adds	r7, #24
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b084      	sub	sp, #16
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d014      	beq.n	8007404 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00e      	beq.n	8007404 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	6852      	ldr	r2, [r2, #4]
 80073f2:	b2d2      	uxtb	r2, r2
 80073f4:	4611      	mov	r1, r2
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	4798      	blx	r3
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007400:	2303      	movs	r3, #3
 8007402:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007404:	2340      	movs	r3, #64	@ 0x40
 8007406:	2200      	movs	r2, #0
 8007408:	2100      	movs	r1, #0
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f004 fad7 	bl	800b9be <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2240      	movs	r2, #64	@ 0x40
 800741c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007420:	2340      	movs	r3, #64	@ 0x40
 8007422:	2200      	movs	r2, #0
 8007424:	2180      	movs	r1, #128	@ 0x80
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f004 fac9 	bl	800b9be <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2240      	movs	r2, #64	@ 0x40
 8007438:	841a      	strh	r2, [r3, #32]

  return ret;
 800743a:	7bfb      	ldrb	r3, [r7, #15]
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	460b      	mov	r3, r1
 800744e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	78fa      	ldrb	r2, [r7, #3]
 8007454:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b04      	cmp	r3, #4
 8007476:	d006      	beq.n	8007486 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800747e:	b2da      	uxtb	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2204      	movs	r2, #4
 800748a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	2b04      	cmp	r3, #4
 80074ae:	d106      	bne.n	80074be <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80074b6:	b2da      	uxtb	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	2b03      	cmp	r3, #3
 80074de:	d110      	bne.n	8007502 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00b      	beq.n	8007502 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d005      	beq.n	8007502 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3708      	adds	r7, #8
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	460b      	mov	r3, r1
 8007516:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	32ae      	adds	r2, #174	@ 0xae
 8007522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d101      	bne.n	800752e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800752a:	2303      	movs	r3, #3
 800752c:	e01c      	b.n	8007568 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007534:	b2db      	uxtb	r3, r3
 8007536:	2b03      	cmp	r3, #3
 8007538:	d115      	bne.n	8007566 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	32ae      	adds	r2, #174	@ 0xae
 8007544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007548:	6a1b      	ldr	r3, [r3, #32]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00b      	beq.n	8007566 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	32ae      	adds	r2, #174	@ 0xae
 8007558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	78fa      	ldrb	r2, [r7, #3]
 8007560:	4611      	mov	r1, r2
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3708      	adds	r7, #8
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	460b      	mov	r3, r1
 800757a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	32ae      	adds	r2, #174	@ 0xae
 8007586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d101      	bne.n	8007592 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800758e:	2303      	movs	r3, #3
 8007590:	e01c      	b.n	80075cc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b03      	cmp	r3, #3
 800759c:	d115      	bne.n	80075ca <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	32ae      	adds	r2, #174	@ 0xae
 80075a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00b      	beq.n	80075ca <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	32ae      	adds	r2, #174	@ 0xae
 80075bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c2:	78fa      	ldrb	r2, [r7, #3]
 80075c4:	4611      	mov	r1, r2
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80075dc:	2300      	movs	r3, #0
}
 80075de:	4618      	mov	r0, r3
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr

080075ea <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00e      	beq.n	8007626 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	6852      	ldr	r2, [r2, #4]
 8007614:	b2d2      	uxtb	r2, r2
 8007616:	4611      	mov	r1, r2
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	4798      	blx	r3
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d001      	beq.n	8007626 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007622:	2303      	movs	r3, #3
 8007624:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007626:	7bfb      	ldrb	r3, [r7, #15]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	460b      	mov	r3, r1
 800763a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800763c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800763e:	4618      	mov	r0, r3
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800764a:	b480      	push	{r7}
 800764c:	b083      	sub	sp, #12
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
 8007652:	460b      	mov	r3, r1
 8007654:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007656:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007658:	4618      	mov	r0, r3
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007678:	2300      	movs	r3, #0
 800767a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	885b      	ldrh	r3, [r3, #2]
 8007680:	b29b      	uxth	r3, r3
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	7812      	ldrb	r2, [r2, #0]
 8007686:	4293      	cmp	r3, r2
 8007688:	d91f      	bls.n	80076ca <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007690:	e013      	b.n	80076ba <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007692:	f107 030a 	add.w	r3, r7, #10
 8007696:	4619      	mov	r1, r3
 8007698:	6978      	ldr	r0, [r7, #20]
 800769a:	f000 f81b 	bl	80076d4 <USBD_GetNextDesc>
 800769e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	785b      	ldrb	r3, [r3, #1]
 80076a4:	2b05      	cmp	r3, #5
 80076a6:	d108      	bne.n	80076ba <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	789b      	ldrb	r3, [r3, #2]
 80076b0:	78fa      	ldrb	r2, [r7, #3]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d008      	beq.n	80076c8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80076b6:	2300      	movs	r3, #0
 80076b8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	885b      	ldrh	r3, [r3, #2]
 80076be:	b29a      	uxth	r2, r3
 80076c0:	897b      	ldrh	r3, [r7, #10]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d8e5      	bhi.n	8007692 <USBD_GetEpDesc+0x2e>
 80076c6:	e000      	b.n	80076ca <USBD_GetEpDesc+0x66>
          break;
 80076c8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80076ca:	693b      	ldr	r3, [r7, #16]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3718      	adds	r7, #24
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	881b      	ldrh	r3, [r3, #0]
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	7812      	ldrb	r2, [r2, #0]
 80076ea:	4413      	add	r3, r2
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	461a      	mov	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4413      	add	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80076fe:	68fb      	ldr	r3, [r7, #12]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800770c:	b480      	push	{r7}
 800770e:	b087      	sub	sp, #28
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	3301      	adds	r3, #1
 8007722:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800772a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800772e:	021b      	lsls	r3, r3, #8
 8007730:	b21a      	sxth	r2, r3
 8007732:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007736:	4313      	orrs	r3, r2
 8007738:	b21b      	sxth	r3, r3
 800773a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800773c:	89fb      	ldrh	r3, [r7, #14]
}
 800773e:	4618      	mov	r0, r3
 8007740:	371c      	adds	r7, #28
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
	...

0800774c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007762:	2b40      	cmp	r3, #64	@ 0x40
 8007764:	d005      	beq.n	8007772 <USBD_StdDevReq+0x26>
 8007766:	2b40      	cmp	r3, #64	@ 0x40
 8007768:	d857      	bhi.n	800781a <USBD_StdDevReq+0xce>
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00f      	beq.n	800778e <USBD_StdDevReq+0x42>
 800776e:	2b20      	cmp	r3, #32
 8007770:	d153      	bne.n	800781a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	32ae      	adds	r2, #174	@ 0xae
 800777c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	6839      	ldr	r1, [r7, #0]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	4798      	blx	r3
 8007788:	4603      	mov	r3, r0
 800778a:	73fb      	strb	r3, [r7, #15]
      break;
 800778c:	e04a      	b.n	8007824 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b09      	cmp	r3, #9
 8007794:	d83b      	bhi.n	800780e <USBD_StdDevReq+0xc2>
 8007796:	a201      	add	r2, pc, #4	@ (adr r2, 800779c <USBD_StdDevReq+0x50>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077f1 	.word	0x080077f1
 80077a0:	08007805 	.word	0x08007805
 80077a4:	0800780f 	.word	0x0800780f
 80077a8:	080077fb 	.word	0x080077fb
 80077ac:	0800780f 	.word	0x0800780f
 80077b0:	080077cf 	.word	0x080077cf
 80077b4:	080077c5 	.word	0x080077c5
 80077b8:	0800780f 	.word	0x0800780f
 80077bc:	080077e7 	.word	0x080077e7
 80077c0:	080077d9 	.word	0x080077d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 fa3e 	bl	8007c48 <USBD_GetDescriptor>
          break;
 80077cc:	e024      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80077ce:	6839      	ldr	r1, [r7, #0]
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 fba3 	bl	8007f1c <USBD_SetAddress>
          break;
 80077d6:	e01f      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 fbe2 	bl	8007fa4 <USBD_SetConfig>
 80077e0:	4603      	mov	r3, r0
 80077e2:	73fb      	strb	r3, [r7, #15]
          break;
 80077e4:	e018      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80077e6:	6839      	ldr	r1, [r7, #0]
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fc85 	bl	80080f8 <USBD_GetConfig>
          break;
 80077ee:	e013      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80077f0:	6839      	ldr	r1, [r7, #0]
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 fcb6 	bl	8008164 <USBD_GetStatus>
          break;
 80077f8:	e00e      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 fce5 	bl	80081cc <USBD_SetFeature>
          break;
 8007802:	e009      	b.n	8007818 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fd09 	bl	800821e <USBD_ClrFeature>
          break;
 800780c:	e004      	b.n	8007818 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800780e:	6839      	ldr	r1, [r7, #0]
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 fd60 	bl	80082d6 <USBD_CtlError>
          break;
 8007816:	bf00      	nop
      }
      break;
 8007818:	e004      	b.n	8007824 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800781a:	6839      	ldr	r1, [r7, #0]
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 fd5a 	bl	80082d6 <USBD_CtlError>
      break;
 8007822:	bf00      	nop
  }

  return ret;
 8007824:	7bfb      	ldrb	r3, [r7, #15]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop

08007830 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007846:	2b40      	cmp	r3, #64	@ 0x40
 8007848:	d005      	beq.n	8007856 <USBD_StdItfReq+0x26>
 800784a:	2b40      	cmp	r3, #64	@ 0x40
 800784c:	d852      	bhi.n	80078f4 <USBD_StdItfReq+0xc4>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <USBD_StdItfReq+0x26>
 8007852:	2b20      	cmp	r3, #32
 8007854:	d14e      	bne.n	80078f4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800785c:	b2db      	uxtb	r3, r3
 800785e:	3b01      	subs	r3, #1
 8007860:	2b02      	cmp	r3, #2
 8007862:	d840      	bhi.n	80078e6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	889b      	ldrh	r3, [r3, #4]
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b01      	cmp	r3, #1
 800786c:	d836      	bhi.n	80078dc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	889b      	ldrh	r3, [r3, #4]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	4619      	mov	r1, r3
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7ff feda 	bl	8007630 <USBD_CoreFindIF>
 800787c:	4603      	mov	r3, r0
 800787e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007880:	7bbb      	ldrb	r3, [r7, #14]
 8007882:	2bff      	cmp	r3, #255	@ 0xff
 8007884:	d01d      	beq.n	80078c2 <USBD_StdItfReq+0x92>
 8007886:	7bbb      	ldrb	r3, [r7, #14]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d11a      	bne.n	80078c2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800788c:	7bba      	ldrb	r2, [r7, #14]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	32ae      	adds	r2, #174	@ 0xae
 8007892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00f      	beq.n	80078bc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800789c:	7bba      	ldrb	r2, [r7, #14]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80078a4:	7bba      	ldrb	r2, [r7, #14]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	32ae      	adds	r2, #174	@ 0xae
 80078aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	6839      	ldr	r1, [r7, #0]
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	4798      	blx	r3
 80078b6:	4603      	mov	r3, r0
 80078b8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80078ba:	e004      	b.n	80078c6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80078bc:	2303      	movs	r3, #3
 80078be:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80078c0:	e001      	b.n	80078c6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80078c2:	2303      	movs	r3, #3
 80078c4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	88db      	ldrh	r3, [r3, #6]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d110      	bne.n	80078f0 <USBD_StdItfReq+0xc0>
 80078ce:	7bfb      	ldrb	r3, [r7, #15]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10d      	bne.n	80078f0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fddc 	bl	8008492 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80078da:	e009      	b.n	80078f0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80078dc:	6839      	ldr	r1, [r7, #0]
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fcf9 	bl	80082d6 <USBD_CtlError>
          break;
 80078e4:	e004      	b.n	80078f0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80078e6:	6839      	ldr	r1, [r7, #0]
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fcf4 	bl	80082d6 <USBD_CtlError>
          break;
 80078ee:	e000      	b.n	80078f2 <USBD_StdItfReq+0xc2>
          break;
 80078f0:	bf00      	nop
      }
      break;
 80078f2:	e004      	b.n	80078fe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80078f4:	6839      	ldr	r1, [r7, #0]
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 fced 	bl	80082d6 <USBD_CtlError>
      break;
 80078fc:	bf00      	nop
  }

  return ret;
 80078fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	889b      	ldrh	r3, [r3, #4]
 800791a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007924:	2b40      	cmp	r3, #64	@ 0x40
 8007926:	d007      	beq.n	8007938 <USBD_StdEPReq+0x30>
 8007928:	2b40      	cmp	r3, #64	@ 0x40
 800792a:	f200 8181 	bhi.w	8007c30 <USBD_StdEPReq+0x328>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d02a      	beq.n	8007988 <USBD_StdEPReq+0x80>
 8007932:	2b20      	cmp	r3, #32
 8007934:	f040 817c 	bne.w	8007c30 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	4619      	mov	r1, r3
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f7ff fe84 	bl	800764a <USBD_CoreFindEP>
 8007942:	4603      	mov	r3, r0
 8007944:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007946:	7b7b      	ldrb	r3, [r7, #13]
 8007948:	2bff      	cmp	r3, #255	@ 0xff
 800794a:	f000 8176 	beq.w	8007c3a <USBD_StdEPReq+0x332>
 800794e:	7b7b      	ldrb	r3, [r7, #13]
 8007950:	2b00      	cmp	r3, #0
 8007952:	f040 8172 	bne.w	8007c3a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007956:	7b7a      	ldrb	r2, [r7, #13]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800795e:	7b7a      	ldrb	r2, [r7, #13]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	32ae      	adds	r2, #174	@ 0xae
 8007964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	f000 8165 	beq.w	8007c3a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007970:	7b7a      	ldrb	r2, [r7, #13]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	32ae      	adds	r2, #174	@ 0xae
 8007976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	6839      	ldr	r1, [r7, #0]
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	4798      	blx	r3
 8007982:	4603      	mov	r3, r0
 8007984:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007986:	e158      	b.n	8007c3a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	785b      	ldrb	r3, [r3, #1]
 800798c:	2b03      	cmp	r3, #3
 800798e:	d008      	beq.n	80079a2 <USBD_StdEPReq+0x9a>
 8007990:	2b03      	cmp	r3, #3
 8007992:	f300 8147 	bgt.w	8007c24 <USBD_StdEPReq+0x31c>
 8007996:	2b00      	cmp	r3, #0
 8007998:	f000 809b 	beq.w	8007ad2 <USBD_StdEPReq+0x1ca>
 800799c:	2b01      	cmp	r3, #1
 800799e:	d03c      	beq.n	8007a1a <USBD_StdEPReq+0x112>
 80079a0:	e140      	b.n	8007c24 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d002      	beq.n	80079b4 <USBD_StdEPReq+0xac>
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d016      	beq.n	80079e0 <USBD_StdEPReq+0xd8>
 80079b2:	e02c      	b.n	8007a0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079b4:	7bbb      	ldrb	r3, [r7, #14]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00d      	beq.n	80079d6 <USBD_StdEPReq+0xce>
 80079ba:	7bbb      	ldrb	r3, [r7, #14]
 80079bc:	2b80      	cmp	r3, #128	@ 0x80
 80079be:	d00a      	beq.n	80079d6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80079c0:	7bbb      	ldrb	r3, [r7, #14]
 80079c2:	4619      	mov	r1, r3
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f004 f83f 	bl	800ba48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80079ca:	2180      	movs	r1, #128	@ 0x80
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f004 f83b 	bl	800ba48 <USBD_LL_StallEP>
 80079d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80079d4:	e020      	b.n	8007a18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80079d6:	6839      	ldr	r1, [r7, #0]
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 fc7c 	bl	80082d6 <USBD_CtlError>
              break;
 80079de:	e01b      	b.n	8007a18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	885b      	ldrh	r3, [r3, #2]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10e      	bne.n	8007a06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80079e8:	7bbb      	ldrb	r3, [r7, #14]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00b      	beq.n	8007a06 <USBD_StdEPReq+0xfe>
 80079ee:	7bbb      	ldrb	r3, [r7, #14]
 80079f0:	2b80      	cmp	r3, #128	@ 0x80
 80079f2:	d008      	beq.n	8007a06 <USBD_StdEPReq+0xfe>
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	88db      	ldrh	r3, [r3, #6]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d104      	bne.n	8007a06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80079fc:	7bbb      	ldrb	r3, [r7, #14]
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f004 f821 	bl	800ba48 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fd43 	bl	8008492 <USBD_CtlSendStatus>

              break;
 8007a0c:	e004      	b.n	8007a18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007a0e:	6839      	ldr	r1, [r7, #0]
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 fc60 	bl	80082d6 <USBD_CtlError>
              break;
 8007a16:	bf00      	nop
          }
          break;
 8007a18:	e109      	b.n	8007c2e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d002      	beq.n	8007a2c <USBD_StdEPReq+0x124>
 8007a26:	2b03      	cmp	r3, #3
 8007a28:	d016      	beq.n	8007a58 <USBD_StdEPReq+0x150>
 8007a2a:	e04b      	b.n	8007ac4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a2c:	7bbb      	ldrb	r3, [r7, #14]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00d      	beq.n	8007a4e <USBD_StdEPReq+0x146>
 8007a32:	7bbb      	ldrb	r3, [r7, #14]
 8007a34:	2b80      	cmp	r3, #128	@ 0x80
 8007a36:	d00a      	beq.n	8007a4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007a38:	7bbb      	ldrb	r3, [r7, #14]
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f004 f803 	bl	800ba48 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a42:	2180      	movs	r1, #128	@ 0x80
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f003 ffff 	bl	800ba48 <USBD_LL_StallEP>
 8007a4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007a4c:	e040      	b.n	8007ad0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007a4e:	6839      	ldr	r1, [r7, #0]
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fc40 	bl	80082d6 <USBD_CtlError>
              break;
 8007a56:	e03b      	b.n	8007ad0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	885b      	ldrh	r3, [r3, #2]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d136      	bne.n	8007ace <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007a60:	7bbb      	ldrb	r3, [r7, #14]
 8007a62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d004      	beq.n	8007a74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007a6a:	7bbb      	ldrb	r3, [r7, #14]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f004 f809 	bl	800ba86 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fd0c 	bl	8008492 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a7a:	7bbb      	ldrb	r3, [r7, #14]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f7ff fde3 	bl	800764a <USBD_CoreFindEP>
 8007a84:	4603      	mov	r3, r0
 8007a86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a88:	7b7b      	ldrb	r3, [r7, #13]
 8007a8a:	2bff      	cmp	r3, #255	@ 0xff
 8007a8c:	d01f      	beq.n	8007ace <USBD_StdEPReq+0x1c6>
 8007a8e:	7b7b      	ldrb	r3, [r7, #13]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d11c      	bne.n	8007ace <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007a94:	7b7a      	ldrb	r2, [r7, #13]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007a9c:	7b7a      	ldrb	r2, [r7, #13]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	32ae      	adds	r2, #174	@ 0xae
 8007aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d010      	beq.n	8007ace <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007aac:	7b7a      	ldrb	r2, [r7, #13]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	32ae      	adds	r2, #174	@ 0xae
 8007ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	6839      	ldr	r1, [r7, #0]
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	4798      	blx	r3
 8007abe:	4603      	mov	r3, r0
 8007ac0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007ac2:	e004      	b.n	8007ace <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fc05 	bl	80082d6 <USBD_CtlError>
              break;
 8007acc:	e000      	b.n	8007ad0 <USBD_StdEPReq+0x1c8>
              break;
 8007ace:	bf00      	nop
          }
          break;
 8007ad0:	e0ad      	b.n	8007c2e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d002      	beq.n	8007ae4 <USBD_StdEPReq+0x1dc>
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d033      	beq.n	8007b4a <USBD_StdEPReq+0x242>
 8007ae2:	e099      	b.n	8007c18 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ae4:	7bbb      	ldrb	r3, [r7, #14]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d007      	beq.n	8007afa <USBD_StdEPReq+0x1f2>
 8007aea:	7bbb      	ldrb	r3, [r7, #14]
 8007aec:	2b80      	cmp	r3, #128	@ 0x80
 8007aee:	d004      	beq.n	8007afa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007af0:	6839      	ldr	r1, [r7, #0]
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 fbef 	bl	80082d6 <USBD_CtlError>
                break;
 8007af8:	e093      	b.n	8007c22 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007afa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	da0b      	bge.n	8007b1a <USBD_StdEPReq+0x212>
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007b08:	4613      	mov	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	3310      	adds	r3, #16
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	4413      	add	r3, r2
 8007b16:	3304      	adds	r3, #4
 8007b18:	e00b      	b.n	8007b32 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b1a:	7bbb      	ldrb	r3, [r7, #14]
 8007b1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b20:	4613      	mov	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4413      	add	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	4413      	add	r3, r2
 8007b30:	3304      	adds	r3, #4
 8007b32:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2200      	movs	r2, #0
 8007b38:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	330e      	adds	r3, #14
 8007b3e:	2202      	movs	r2, #2
 8007b40:	4619      	mov	r1, r3
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 fc44 	bl	80083d0 <USBD_CtlSendData>
              break;
 8007b48:	e06b      	b.n	8007c22 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007b4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	da11      	bge.n	8007b76 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
 8007b54:	f003 020f 	and.w	r2, r3, #15
 8007b58:	6879      	ldr	r1, [r7, #4]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	440b      	add	r3, r1
 8007b64:	3323      	adds	r3, #35	@ 0x23
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d117      	bne.n	8007b9c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007b6c:	6839      	ldr	r1, [r7, #0]
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 fbb1 	bl	80082d6 <USBD_CtlError>
                  break;
 8007b74:	e055      	b.n	8007c22 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007b76:	7bbb      	ldrb	r3, [r7, #14]
 8007b78:	f003 020f 	and.w	r2, r3, #15
 8007b7c:	6879      	ldr	r1, [r7, #4]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	440b      	add	r3, r1
 8007b88:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d104      	bne.n	8007b9c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007b92:	6839      	ldr	r1, [r7, #0]
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fb9e 	bl	80082d6 <USBD_CtlError>
                  break;
 8007b9a:	e042      	b.n	8007c22 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	da0b      	bge.n	8007bbc <USBD_StdEPReq+0x2b4>
 8007ba4:	7bbb      	ldrb	r3, [r7, #14]
 8007ba6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007baa:	4613      	mov	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	3310      	adds	r3, #16
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	3304      	adds	r3, #4
 8007bba:	e00b      	b.n	8007bd4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007bbc:	7bbb      	ldrb	r3, [r7, #14]
 8007bbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	4413      	add	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007bd6:	7bbb      	ldrb	r3, [r7, #14]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d002      	beq.n	8007be2 <USBD_StdEPReq+0x2da>
 8007bdc:	7bbb      	ldrb	r3, [r7, #14]
 8007bde:	2b80      	cmp	r3, #128	@ 0x80
 8007be0:	d103      	bne.n	8007bea <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	2200      	movs	r2, #0
 8007be6:	739a      	strb	r2, [r3, #14]
 8007be8:	e00e      	b.n	8007c08 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	4619      	mov	r1, r3
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f003 ff68 	bl	800bac4 <USBD_LL_IsStallEP>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d003      	beq.n	8007c02 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	739a      	strb	r2, [r3, #14]
 8007c00:	e002      	b.n	8007c08 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	2200      	movs	r2, #0
 8007c06:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	330e      	adds	r3, #14
 8007c0c:	2202      	movs	r2, #2
 8007c0e:	4619      	mov	r1, r3
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 fbdd 	bl	80083d0 <USBD_CtlSendData>
              break;
 8007c16:	e004      	b.n	8007c22 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007c18:	6839      	ldr	r1, [r7, #0]
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 fb5b 	bl	80082d6 <USBD_CtlError>
              break;
 8007c20:	bf00      	nop
          }
          break;
 8007c22:	e004      	b.n	8007c2e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007c24:	6839      	ldr	r1, [r7, #0]
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fb55 	bl	80082d6 <USBD_CtlError>
          break;
 8007c2c:	bf00      	nop
      }
      break;
 8007c2e:	e005      	b.n	8007c3c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fb4f 	bl	80082d6 <USBD_CtlError>
      break;
 8007c38:	e000      	b.n	8007c3c <USBD_StdEPReq+0x334>
      break;
 8007c3a:	bf00      	nop
  }

  return ret;
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007c52:	2300      	movs	r3, #0
 8007c54:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	885b      	ldrh	r3, [r3, #2]
 8007c62:	0a1b      	lsrs	r3, r3, #8
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	3b01      	subs	r3, #1
 8007c68:	2b06      	cmp	r3, #6
 8007c6a:	f200 8128 	bhi.w	8007ebe <USBD_GetDescriptor+0x276>
 8007c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c74 <USBD_GetDescriptor+0x2c>)
 8007c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c74:	08007c91 	.word	0x08007c91
 8007c78:	08007ca9 	.word	0x08007ca9
 8007c7c:	08007ce9 	.word	0x08007ce9
 8007c80:	08007ebf 	.word	0x08007ebf
 8007c84:	08007ebf 	.word	0x08007ebf
 8007c88:	08007e5f 	.word	0x08007e5f
 8007c8c:	08007e8b 	.word	0x08007e8b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	7c12      	ldrb	r2, [r2, #16]
 8007c9c:	f107 0108 	add.w	r1, r7, #8
 8007ca0:	4610      	mov	r0, r2
 8007ca2:	4798      	blx	r3
 8007ca4:	60f8      	str	r0, [r7, #12]
      break;
 8007ca6:	e112      	b.n	8007ece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	7c1b      	ldrb	r3, [r3, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10d      	bne.n	8007ccc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb8:	f107 0208 	add.w	r2, r7, #8
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	4798      	blx	r3
 8007cc0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007cca:	e100      	b.n	8007ece <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd4:	f107 0208 	add.w	r2, r7, #8
 8007cd8:	4610      	mov	r0, r2
 8007cda:	4798      	blx	r3
 8007cdc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	2202      	movs	r2, #2
 8007ce4:	701a      	strb	r2, [r3, #0]
      break;
 8007ce6:	e0f2      	b.n	8007ece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	885b      	ldrh	r3, [r3, #2]
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	2b05      	cmp	r3, #5
 8007cf0:	f200 80ac 	bhi.w	8007e4c <USBD_GetDescriptor+0x204>
 8007cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8007cfc <USBD_GetDescriptor+0xb4>)
 8007cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfa:	bf00      	nop
 8007cfc:	08007d15 	.word	0x08007d15
 8007d00:	08007d49 	.word	0x08007d49
 8007d04:	08007d7d 	.word	0x08007d7d
 8007d08:	08007db1 	.word	0x08007db1
 8007d0c:	08007de5 	.word	0x08007de5
 8007d10:	08007e19 	.word	0x08007e19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00b      	beq.n	8007d38 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	7c12      	ldrb	r2, [r2, #16]
 8007d2c:	f107 0108 	add.w	r1, r7, #8
 8007d30:	4610      	mov	r0, r2
 8007d32:	4798      	blx	r3
 8007d34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d36:	e091      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d38:	6839      	ldr	r1, [r7, #0]
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 facb 	bl	80082d6 <USBD_CtlError>
            err++;
 8007d40:	7afb      	ldrb	r3, [r7, #11]
 8007d42:	3301      	adds	r3, #1
 8007d44:	72fb      	strb	r3, [r7, #11]
          break;
 8007d46:	e089      	b.n	8007e5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00b      	beq.n	8007d6c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	7c12      	ldrb	r2, [r2, #16]
 8007d60:	f107 0108 	add.w	r1, r7, #8
 8007d64:	4610      	mov	r0, r2
 8007d66:	4798      	blx	r3
 8007d68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d6a:	e077      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d6c:	6839      	ldr	r1, [r7, #0]
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 fab1 	bl	80082d6 <USBD_CtlError>
            err++;
 8007d74:	7afb      	ldrb	r3, [r7, #11]
 8007d76:	3301      	adds	r3, #1
 8007d78:	72fb      	strb	r3, [r7, #11]
          break;
 8007d7a:	e06f      	b.n	8007e5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00b      	beq.n	8007da0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	7c12      	ldrb	r2, [r2, #16]
 8007d94:	f107 0108 	add.w	r1, r7, #8
 8007d98:	4610      	mov	r0, r2
 8007d9a:	4798      	blx	r3
 8007d9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d9e:	e05d      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007da0:	6839      	ldr	r1, [r7, #0]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fa97 	bl	80082d6 <USBD_CtlError>
            err++;
 8007da8:	7afb      	ldrb	r3, [r7, #11]
 8007daa:	3301      	adds	r3, #1
 8007dac:	72fb      	strb	r3, [r7, #11]
          break;
 8007dae:	e055      	b.n	8007e5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00b      	beq.n	8007dd4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	7c12      	ldrb	r2, [r2, #16]
 8007dc8:	f107 0108 	add.w	r1, r7, #8
 8007dcc:	4610      	mov	r0, r2
 8007dce:	4798      	blx	r3
 8007dd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007dd2:	e043      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007dd4:	6839      	ldr	r1, [r7, #0]
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fa7d 	bl	80082d6 <USBD_CtlError>
            err++;
 8007ddc:	7afb      	ldrb	r3, [r7, #11]
 8007dde:	3301      	adds	r3, #1
 8007de0:	72fb      	strb	r3, [r7, #11]
          break;
 8007de2:	e03b      	b.n	8007e5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dea:	695b      	ldr	r3, [r3, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00b      	beq.n	8007e08 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	7c12      	ldrb	r2, [r2, #16]
 8007dfc:	f107 0108 	add.w	r1, r7, #8
 8007e00:	4610      	mov	r0, r2
 8007e02:	4798      	blx	r3
 8007e04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e06:	e029      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e08:	6839      	ldr	r1, [r7, #0]
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 fa63 	bl	80082d6 <USBD_CtlError>
            err++;
 8007e10:	7afb      	ldrb	r3, [r7, #11]
 8007e12:	3301      	adds	r3, #1
 8007e14:	72fb      	strb	r3, [r7, #11]
          break;
 8007e16:	e021      	b.n	8007e5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e1e:	699b      	ldr	r3, [r3, #24]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00b      	beq.n	8007e3c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e2a:	699b      	ldr	r3, [r3, #24]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	7c12      	ldrb	r2, [r2, #16]
 8007e30:	f107 0108 	add.w	r1, r7, #8
 8007e34:	4610      	mov	r0, r2
 8007e36:	4798      	blx	r3
 8007e38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e3a:	e00f      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e3c:	6839      	ldr	r1, [r7, #0]
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fa49 	bl	80082d6 <USBD_CtlError>
            err++;
 8007e44:	7afb      	ldrb	r3, [r7, #11]
 8007e46:	3301      	adds	r3, #1
 8007e48:	72fb      	strb	r3, [r7, #11]
          break;
 8007e4a:	e007      	b.n	8007e5c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fa41 	bl	80082d6 <USBD_CtlError>
          err++;
 8007e54:	7afb      	ldrb	r3, [r7, #11]
 8007e56:	3301      	adds	r3, #1
 8007e58:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007e5a:	bf00      	nop
      }
      break;
 8007e5c:	e037      	b.n	8007ece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	7c1b      	ldrb	r3, [r3, #16]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d109      	bne.n	8007e7a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6e:	f107 0208 	add.w	r2, r7, #8
 8007e72:	4610      	mov	r0, r2
 8007e74:	4798      	blx	r3
 8007e76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e78:	e029      	b.n	8007ece <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e7a:	6839      	ldr	r1, [r7, #0]
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fa2a 	bl	80082d6 <USBD_CtlError>
        err++;
 8007e82:	7afb      	ldrb	r3, [r7, #11]
 8007e84:	3301      	adds	r3, #1
 8007e86:	72fb      	strb	r3, [r7, #11]
      break;
 8007e88:	e021      	b.n	8007ece <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	7c1b      	ldrb	r3, [r3, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10d      	bne.n	8007eae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9a:	f107 0208 	add.w	r2, r7, #8
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	4798      	blx	r3
 8007ea2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	2207      	movs	r2, #7
 8007eaa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007eac:	e00f      	b.n	8007ece <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007eae:	6839      	ldr	r1, [r7, #0]
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 fa10 	bl	80082d6 <USBD_CtlError>
        err++;
 8007eb6:	7afb      	ldrb	r3, [r7, #11]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	72fb      	strb	r3, [r7, #11]
      break;
 8007ebc:	e007      	b.n	8007ece <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fa08 	bl	80082d6 <USBD_CtlError>
      err++;
 8007ec6:	7afb      	ldrb	r3, [r7, #11]
 8007ec8:	3301      	adds	r3, #1
 8007eca:	72fb      	strb	r3, [r7, #11]
      break;
 8007ecc:	bf00      	nop
  }

  if (err != 0U)
 8007ece:	7afb      	ldrb	r3, [r7, #11]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d11e      	bne.n	8007f12 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	88db      	ldrh	r3, [r3, #6]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d016      	beq.n	8007f0a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007edc:	893b      	ldrh	r3, [r7, #8]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00e      	beq.n	8007f00 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	88da      	ldrh	r2, [r3, #6]
 8007ee6:	893b      	ldrh	r3, [r7, #8]
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	bf28      	it	cs
 8007eec:	4613      	movcs	r3, r2
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007ef2:	893b      	ldrh	r3, [r7, #8]
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	68f9      	ldr	r1, [r7, #12]
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fa69 	bl	80083d0 <USBD_CtlSendData>
 8007efe:	e009      	b.n	8007f14 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007f00:	6839      	ldr	r1, [r7, #0]
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f9e7 	bl	80082d6 <USBD_CtlError>
 8007f08:	e004      	b.n	8007f14 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fac1 	bl	8008492 <USBD_CtlSendStatus>
 8007f10:	e000      	b.n	8007f14 <USBD_GetDescriptor+0x2cc>
    return;
 8007f12:	bf00      	nop
  }
}
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop

08007f1c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	889b      	ldrh	r3, [r3, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d131      	bne.n	8007f92 <USBD_SetAddress+0x76>
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	88db      	ldrh	r3, [r3, #6]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d12d      	bne.n	8007f92 <USBD_SetAddress+0x76>
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	885b      	ldrh	r3, [r3, #2]
 8007f3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f3c:	d829      	bhi.n	8007f92 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	885b      	ldrh	r3, [r3, #2]
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	2b03      	cmp	r3, #3
 8007f54:	d104      	bne.n	8007f60 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 f9bc 	bl	80082d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f5e:	e01d      	b.n	8007f9c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	7bfa      	ldrb	r2, [r7, #15]
 8007f64:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f68:	7bfb      	ldrb	r3, [r7, #15]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f003 fdd5 	bl	800bb1c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fa8d 	bl	8008492 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d004      	beq.n	8007f88 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2202      	movs	r2, #2
 8007f82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f86:	e009      	b.n	8007f9c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f90:	e004      	b.n	8007f9c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007f92:	6839      	ldr	r1, [r7, #0]
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f99e 	bl	80082d6 <USBD_CtlError>
  }
}
 8007f9a:	bf00      	nop
 8007f9c:	bf00      	nop
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	885b      	ldrh	r3, [r3, #2]
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80080f4 <USBD_SetConfig+0x150>)
 8007fba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80080f4 <USBD_SetConfig+0x150>)
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d905      	bls.n	8007fd0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007fc4:	6839      	ldr	r1, [r7, #0]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f985 	bl	80082d6 <USBD_CtlError>
    return USBD_FAIL;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e08c      	b.n	80080ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d002      	beq.n	8007fe2 <USBD_SetConfig+0x3e>
 8007fdc:	2b03      	cmp	r3, #3
 8007fde:	d029      	beq.n	8008034 <USBD_SetConfig+0x90>
 8007fe0:	e075      	b.n	80080ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007fe2:	4b44      	ldr	r3, [pc, #272]	@ (80080f4 <USBD_SetConfig+0x150>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d020      	beq.n	800802c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007fea:	4b42      	ldr	r3, [pc, #264]	@ (80080f4 <USBD_SetConfig+0x150>)
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	461a      	mov	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80080f4 <USBD_SetConfig+0x150>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7fe ffcd 	bl	8006f9a <USBD_SetClassConfig>
 8008000:	4603      	mov	r3, r0
 8008002:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008004:	7bfb      	ldrb	r3, [r7, #15]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d008      	beq.n	800801c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800800a:	6839      	ldr	r1, [r7, #0]
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 f962 	bl	80082d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2202      	movs	r2, #2
 8008016:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800801a:	e065      	b.n	80080e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 fa38 	bl	8008492 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2203      	movs	r2, #3
 8008026:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800802a:	e05d      	b.n	80080e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 fa30 	bl	8008492 <USBD_CtlSendStatus>
      break;
 8008032:	e059      	b.n	80080e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008034:	4b2f      	ldr	r3, [pc, #188]	@ (80080f4 <USBD_SetConfig+0x150>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d112      	bne.n	8008062 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2202      	movs	r2, #2
 8008040:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008044:	4b2b      	ldr	r3, [pc, #172]	@ (80080f4 <USBD_SetConfig+0x150>)
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	461a      	mov	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800804e:	4b29      	ldr	r3, [pc, #164]	@ (80080f4 <USBD_SetConfig+0x150>)
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f7fe ffbc 	bl	8006fd2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 fa19 	bl	8008492 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008060:	e042      	b.n	80080e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008062:	4b24      	ldr	r3, [pc, #144]	@ (80080f4 <USBD_SetConfig+0x150>)
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	461a      	mov	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	429a      	cmp	r2, r3
 800806e:	d02a      	beq.n	80080c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	b2db      	uxtb	r3, r3
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fe ffaa 	bl	8006fd2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800807e:	4b1d      	ldr	r3, [pc, #116]	@ (80080f4 <USBD_SetConfig+0x150>)
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008088:	4b1a      	ldr	r3, [pc, #104]	@ (80080f4 <USBD_SetConfig+0x150>)
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	4619      	mov	r1, r3
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7fe ff83 	bl	8006f9a <USBD_SetClassConfig>
 8008094:	4603      	mov	r3, r0
 8008096:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008098:	7bfb      	ldrb	r3, [r7, #15]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00f      	beq.n	80080be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 f918 	bl	80082d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	4619      	mov	r1, r3
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f7fe ff8f 	bl	8006fd2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80080bc:	e014      	b.n	80080e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f9e7 	bl	8008492 <USBD_CtlSendStatus>
      break;
 80080c4:	e010      	b.n	80080e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f9e3 	bl	8008492 <USBD_CtlSendStatus>
      break;
 80080cc:	e00c      	b.n	80080e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80080ce:	6839      	ldr	r1, [r7, #0]
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f900 	bl	80082d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80080d6:	4b07      	ldr	r3, [pc, #28]	@ (80080f4 <USBD_SetConfig+0x150>)
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f7fe ff78 	bl	8006fd2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80080e2:	2303      	movs	r3, #3
 80080e4:	73fb      	strb	r3, [r7, #15]
      break;
 80080e6:	bf00      	nop
  }

  return ret;
 80080e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	200009e4 	.word	0x200009e4

080080f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	88db      	ldrh	r3, [r3, #6]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d004      	beq.n	8008114 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800810a:	6839      	ldr	r1, [r7, #0]
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 f8e2 	bl	80082d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008112:	e023      	b.n	800815c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800811a:	b2db      	uxtb	r3, r3
 800811c:	2b02      	cmp	r3, #2
 800811e:	dc02      	bgt.n	8008126 <USBD_GetConfig+0x2e>
 8008120:	2b00      	cmp	r3, #0
 8008122:	dc03      	bgt.n	800812c <USBD_GetConfig+0x34>
 8008124:	e015      	b.n	8008152 <USBD_GetConfig+0x5a>
 8008126:	2b03      	cmp	r3, #3
 8008128:	d00b      	beq.n	8008142 <USBD_GetConfig+0x4a>
 800812a:	e012      	b.n	8008152 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	3308      	adds	r3, #8
 8008136:	2201      	movs	r2, #1
 8008138:	4619      	mov	r1, r3
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 f948 	bl	80083d0 <USBD_CtlSendData>
        break;
 8008140:	e00c      	b.n	800815c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	3304      	adds	r3, #4
 8008146:	2201      	movs	r2, #1
 8008148:	4619      	mov	r1, r3
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f940 	bl	80083d0 <USBD_CtlSendData>
        break;
 8008150:	e004      	b.n	800815c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008152:	6839      	ldr	r1, [r7, #0]
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 f8be 	bl	80082d6 <USBD_CtlError>
        break;
 800815a:	bf00      	nop
}
 800815c:	bf00      	nop
 800815e:	3708      	adds	r7, #8
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008174:	b2db      	uxtb	r3, r3
 8008176:	3b01      	subs	r3, #1
 8008178:	2b02      	cmp	r3, #2
 800817a:	d81e      	bhi.n	80081ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	88db      	ldrh	r3, [r3, #6]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d004      	beq.n	800818e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008184:	6839      	ldr	r1, [r7, #0]
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f8a5 	bl	80082d6 <USBD_CtlError>
        break;
 800818c:	e01a      	b.n	80081c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2201      	movs	r2, #1
 8008192:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800819a:	2b00      	cmp	r3, #0
 800819c:	d005      	beq.n	80081aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	f043 0202 	orr.w	r2, r3, #2
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	330c      	adds	r3, #12
 80081ae:	2202      	movs	r2, #2
 80081b0:	4619      	mov	r1, r3
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f90c 	bl	80083d0 <USBD_CtlSendData>
      break;
 80081b8:	e004      	b.n	80081c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80081ba:	6839      	ldr	r1, [r7, #0]
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 f88a 	bl	80082d6 <USBD_CtlError>
      break;
 80081c2:	bf00      	nop
  }
}
 80081c4:	bf00      	nop
 80081c6:	3708      	adds	r7, #8
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	885b      	ldrh	r3, [r3, #2]
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d107      	bne.n	80081ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f953 	bl	8008492 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80081ec:	e013      	b.n	8008216 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	885b      	ldrh	r3, [r3, #2]
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d10b      	bne.n	800820e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	889b      	ldrh	r3, [r3, #4]
 80081fa:	0a1b      	lsrs	r3, r3, #8
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	b2da      	uxtb	r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 f943 	bl	8008492 <USBD_CtlSendStatus>
}
 800820c:	e003      	b.n	8008216 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800820e:	6839      	ldr	r1, [r7, #0]
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 f860 	bl	80082d6 <USBD_CtlError>
}
 8008216:	bf00      	nop
 8008218:	3708      	adds	r7, #8
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}

0800821e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800821e:	b580      	push	{r7, lr}
 8008220:	b082      	sub	sp, #8
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
 8008226:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822e:	b2db      	uxtb	r3, r3
 8008230:	3b01      	subs	r3, #1
 8008232:	2b02      	cmp	r3, #2
 8008234:	d80b      	bhi.n	800824e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	885b      	ldrh	r3, [r3, #2]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d10c      	bne.n	8008258 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 f923 	bl	8008492 <USBD_CtlSendStatus>
      }
      break;
 800824c:	e004      	b.n	8008258 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800824e:	6839      	ldr	r1, [r7, #0]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f840 	bl	80082d6 <USBD_CtlError>
      break;
 8008256:	e000      	b.n	800825a <USBD_ClrFeature+0x3c>
      break;
 8008258:	bf00      	nop
  }
}
 800825a:	bf00      	nop
 800825c:	3708      	adds	r7, #8
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b084      	sub	sp, #16
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	781a      	ldrb	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	3301      	adds	r3, #1
 800827c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	781a      	ldrb	r2, [r3, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3301      	adds	r3, #1
 800828a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f7ff fa3d 	bl	800770c <SWAPBYTE>
 8008292:	4603      	mov	r3, r0
 8008294:	461a      	mov	r2, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3301      	adds	r3, #1
 800829e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	3301      	adds	r3, #1
 80082a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fa30 	bl	800770c <SWAPBYTE>
 80082ac:	4603      	mov	r3, r0
 80082ae:	461a      	mov	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	3301      	adds	r3, #1
 80082b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3301      	adds	r3, #1
 80082be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80082c0:	68f8      	ldr	r0, [r7, #12]
 80082c2:	f7ff fa23 	bl	800770c <SWAPBYTE>
 80082c6:	4603      	mov	r3, r0
 80082c8:	461a      	mov	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	80da      	strh	r2, [r3, #6]
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b082      	sub	sp, #8
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80082e0:	2180      	movs	r1, #128	@ 0x80
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f003 fbb0 	bl	800ba48 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80082e8:	2100      	movs	r1, #0
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f003 fbac 	bl	800ba48 <USBD_LL_StallEP>
}
 80082f0:	bf00      	nop
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d042      	beq.n	8008394 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008312:	6938      	ldr	r0, [r7, #16]
 8008314:	f000 f842 	bl	800839c <USBD_GetLen>
 8008318:	4603      	mov	r3, r0
 800831a:	3301      	adds	r3, #1
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008322:	d808      	bhi.n	8008336 <USBD_GetString+0x3e>
 8008324:	6938      	ldr	r0, [r7, #16]
 8008326:	f000 f839 	bl	800839c <USBD_GetLen>
 800832a:	4603      	mov	r3, r0
 800832c:	3301      	adds	r3, #1
 800832e:	b29b      	uxth	r3, r3
 8008330:	005b      	lsls	r3, r3, #1
 8008332:	b29a      	uxth	r2, r3
 8008334:	e001      	b.n	800833a <USBD_GetString+0x42>
 8008336:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800833e:	7dfb      	ldrb	r3, [r7, #23]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	4413      	add	r3, r2
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	7812      	ldrb	r2, [r2, #0]
 8008348:	701a      	strb	r2, [r3, #0]
  idx++;
 800834a:	7dfb      	ldrb	r3, [r7, #23]
 800834c:	3301      	adds	r3, #1
 800834e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008350:	7dfb      	ldrb	r3, [r7, #23]
 8008352:	68ba      	ldr	r2, [r7, #8]
 8008354:	4413      	add	r3, r2
 8008356:	2203      	movs	r2, #3
 8008358:	701a      	strb	r2, [r3, #0]
  idx++;
 800835a:	7dfb      	ldrb	r3, [r7, #23]
 800835c:	3301      	adds	r3, #1
 800835e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008360:	e013      	b.n	800838a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008362:	7dfb      	ldrb	r3, [r7, #23]
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	4413      	add	r3, r2
 8008368:	693a      	ldr	r2, [r7, #16]
 800836a:	7812      	ldrb	r2, [r2, #0]
 800836c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	3301      	adds	r3, #1
 8008372:	613b      	str	r3, [r7, #16]
    idx++;
 8008374:	7dfb      	ldrb	r3, [r7, #23]
 8008376:	3301      	adds	r3, #1
 8008378:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800837a:	7dfb      	ldrb	r3, [r7, #23]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	4413      	add	r3, r2
 8008380:	2200      	movs	r2, #0
 8008382:	701a      	strb	r2, [r3, #0]
    idx++;
 8008384:	7dfb      	ldrb	r3, [r7, #23]
 8008386:	3301      	adds	r3, #1
 8008388:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e7      	bne.n	8008362 <USBD_GetString+0x6a>
 8008392:	e000      	b.n	8008396 <USBD_GetString+0x9e>
    return;
 8008394:	bf00      	nop
  }
}
 8008396:	3718      	adds	r7, #24
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800839c:	b480      	push	{r7}
 800839e:	b085      	sub	sp, #20
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80083a4:	2300      	movs	r3, #0
 80083a6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80083ac:	e005      	b.n	80083ba <USBD_GetLen+0x1e>
  {
    len++;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
 80083b0:	3301      	adds	r3, #1
 80083b2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	3301      	adds	r3, #1
 80083b8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1f5      	bne.n	80083ae <USBD_GetLen+0x12>
  }

  return len;
 80083c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2202      	movs	r2, #2
 80083e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	2100      	movs	r1, #0
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f003 fbac 	bl	800bb5a <USBD_LL_Transmit>

  return USBD_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	2100      	movs	r1, #0
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f003 fb9b 	bl	800bb5a <USBD_LL_Transmit>

  return USBD_OK;
 8008424:	2300      	movs	r3, #0
}
 8008426:	4618      	mov	r0, r3
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800842e:	b580      	push	{r7, lr}
 8008430:	b084      	sub	sp, #16
 8008432:	af00      	add	r7, sp, #0
 8008434:	60f8      	str	r0, [r7, #12]
 8008436:	60b9      	str	r1, [r7, #8]
 8008438:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2203      	movs	r2, #3
 800843e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	68ba      	ldr	r2, [r7, #8]
 800844e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	2100      	movs	r1, #0
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f003 fb9b 	bl	800bb9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68ba      	ldr	r2, [r7, #8]
 8008480:	2100      	movs	r1, #0
 8008482:	68f8      	ldr	r0, [r7, #12]
 8008484:	f003 fb8a 	bl	800bb9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3710      	adds	r7, #16
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b082      	sub	sp, #8
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2204      	movs	r2, #4
 800849e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80084a2:	2300      	movs	r3, #0
 80084a4:	2200      	movs	r2, #0
 80084a6:	2100      	movs	r1, #0
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f003 fb56 	bl	800bb5a <USBD_LL_Transmit>

  return USBD_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2205      	movs	r2, #5
 80084c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084c8:	2300      	movs	r3, #0
 80084ca:	2200      	movs	r2, #0
 80084cc:	2100      	movs	r1, #0
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f003 fb64 	bl	800bb9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
	...

080084e0 <__NVIC_SetPriority>:
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	4603      	mov	r3, r0
 80084e8:	6039      	str	r1, [r7, #0]
 80084ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	db0a      	blt.n	800850a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	b2da      	uxtb	r2, r3
 80084f8:	490c      	ldr	r1, [pc, #48]	@ (800852c <__NVIC_SetPriority+0x4c>)
 80084fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084fe:	0112      	lsls	r2, r2, #4
 8008500:	b2d2      	uxtb	r2, r2
 8008502:	440b      	add	r3, r1
 8008504:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008508:	e00a      	b.n	8008520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	b2da      	uxtb	r2, r3
 800850e:	4908      	ldr	r1, [pc, #32]	@ (8008530 <__NVIC_SetPriority+0x50>)
 8008510:	79fb      	ldrb	r3, [r7, #7]
 8008512:	f003 030f 	and.w	r3, r3, #15
 8008516:	3b04      	subs	r3, #4
 8008518:	0112      	lsls	r2, r2, #4
 800851a:	b2d2      	uxtb	r2, r2
 800851c:	440b      	add	r3, r1
 800851e:	761a      	strb	r2, [r3, #24]
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr
 800852c:	e000e100 	.word	0xe000e100
 8008530:	e000ed00 	.word	0xe000ed00

08008534 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008534:	b580      	push	{r7, lr}
 8008536:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008538:	4b05      	ldr	r3, [pc, #20]	@ (8008550 <SysTick_Handler+0x1c>)
 800853a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800853c:	f001 fdf4 	bl	800a128 <xTaskGetSchedulerState>
 8008540:	4603      	mov	r3, r0
 8008542:	2b01      	cmp	r3, #1
 8008544:	d001      	beq.n	800854a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008546:	f002 fbef 	bl	800ad28 <xPortSysTickHandler>
  }
}
 800854a:	bf00      	nop
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	e000e010 	.word	0xe000e010

08008554 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008554:	b580      	push	{r7, lr}
 8008556:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008558:	2100      	movs	r1, #0
 800855a:	f06f 0004 	mvn.w	r0, #4
 800855e:	f7ff ffbf 	bl	80084e0 <__NVIC_SetPriority>
#endif
}
 8008562:	bf00      	nop
 8008564:	bd80      	pop	{r7, pc}
	...

08008568 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800856e:	f3ef 8305 	mrs	r3, IPSR
 8008572:	603b      	str	r3, [r7, #0]
  return(result);
 8008574:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008576:	2b00      	cmp	r3, #0
 8008578:	d003      	beq.n	8008582 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800857a:	f06f 0305 	mvn.w	r3, #5
 800857e:	607b      	str	r3, [r7, #4]
 8008580:	e00c      	b.n	800859c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008582:	4b0a      	ldr	r3, [pc, #40]	@ (80085ac <osKernelInitialize+0x44>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d105      	bne.n	8008596 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800858a:	4b08      	ldr	r3, [pc, #32]	@ (80085ac <osKernelInitialize+0x44>)
 800858c:	2201      	movs	r2, #1
 800858e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008590:	2300      	movs	r3, #0
 8008592:	607b      	str	r3, [r7, #4]
 8008594:	e002      	b.n	800859c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008596:	f04f 33ff 	mov.w	r3, #4294967295
 800859a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800859c:	687b      	ldr	r3, [r7, #4]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	200009e8 	.word	0x200009e8

080085b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085b6:	f3ef 8305 	mrs	r3, IPSR
 80085ba:	603b      	str	r3, [r7, #0]
  return(result);
 80085bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d003      	beq.n	80085ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80085c2:	f06f 0305 	mvn.w	r3, #5
 80085c6:	607b      	str	r3, [r7, #4]
 80085c8:	e010      	b.n	80085ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80085ca:	4b0b      	ldr	r3, [pc, #44]	@ (80085f8 <osKernelStart+0x48>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d109      	bne.n	80085e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80085d2:	f7ff ffbf 	bl	8008554 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80085d6:	4b08      	ldr	r3, [pc, #32]	@ (80085f8 <osKernelStart+0x48>)
 80085d8:	2202      	movs	r2, #2
 80085da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80085dc:	f001 f940 	bl	8009860 <vTaskStartScheduler>
      stat = osOK;
 80085e0:	2300      	movs	r3, #0
 80085e2:	607b      	str	r3, [r7, #4]
 80085e4:	e002      	b.n	80085ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80085e6:	f04f 33ff 	mov.w	r3, #4294967295
 80085ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80085ec:	687b      	ldr	r3, [r7, #4]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	200009e8 	.word	0x200009e8

080085fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b08e      	sub	sp, #56	@ 0x38
 8008600:	af04      	add	r7, sp, #16
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008608:	2300      	movs	r3, #0
 800860a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800860c:	f3ef 8305 	mrs	r3, IPSR
 8008610:	617b      	str	r3, [r7, #20]
  return(result);
 8008612:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008614:	2b00      	cmp	r3, #0
 8008616:	d17e      	bne.n	8008716 <osThreadNew+0x11a>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d07b      	beq.n	8008716 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800861e:	2380      	movs	r3, #128	@ 0x80
 8008620:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008622:	2318      	movs	r3, #24
 8008624:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008626:	2300      	movs	r3, #0
 8008628:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800862a:	f04f 33ff 	mov.w	r3, #4294967295
 800862e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d045      	beq.n	80086c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d002      	beq.n	8008644 <osThreadNew+0x48>
        name = attr->name;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d002      	beq.n	8008652 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d008      	beq.n	800866a <osThreadNew+0x6e>
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	2b38      	cmp	r3, #56	@ 0x38
 800865c:	d805      	bhi.n	800866a <osThreadNew+0x6e>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	2b00      	cmp	r3, #0
 8008668:	d001      	beq.n	800866e <osThreadNew+0x72>
        return (NULL);
 800866a:	2300      	movs	r3, #0
 800866c:	e054      	b.n	8008718 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d003      	beq.n	800867e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	695b      	ldr	r3, [r3, #20]
 800867a:	089b      	lsrs	r3, r3, #2
 800867c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00e      	beq.n	80086a4 <osThreadNew+0xa8>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	2ba7      	cmp	r3, #167	@ 0xa7
 800868c:	d90a      	bls.n	80086a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008692:	2b00      	cmp	r3, #0
 8008694:	d006      	beq.n	80086a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d002      	beq.n	80086a4 <osThreadNew+0xa8>
        mem = 1;
 800869e:	2301      	movs	r3, #1
 80086a0:	61bb      	str	r3, [r7, #24]
 80086a2:	e010      	b.n	80086c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d10c      	bne.n	80086c6 <osThreadNew+0xca>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d108      	bne.n	80086c6 <osThreadNew+0xca>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d104      	bne.n	80086c6 <osThreadNew+0xca>
          mem = 0;
 80086bc:	2300      	movs	r3, #0
 80086be:	61bb      	str	r3, [r7, #24]
 80086c0:	e001      	b.n	80086c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80086c2:	2300      	movs	r3, #0
 80086c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d110      	bne.n	80086ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80086d4:	9202      	str	r2, [sp, #8]
 80086d6:	9301      	str	r3, [sp, #4]
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	6a3a      	ldr	r2, [r7, #32]
 80086e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f000 fec8 	bl	8009478 <xTaskCreateStatic>
 80086e8:	4603      	mov	r3, r0
 80086ea:	613b      	str	r3, [r7, #16]
 80086ec:	e013      	b.n	8008716 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d110      	bne.n	8008716 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80086f4:	6a3b      	ldr	r3, [r7, #32]
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	f107 0310 	add.w	r3, r7, #16
 80086fc:	9301      	str	r3, [sp, #4]
 80086fe:	69fb      	ldr	r3, [r7, #28]
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f000 ff16 	bl	8009538 <xTaskCreate>
 800870c:	4603      	mov	r3, r0
 800870e:	2b01      	cmp	r3, #1
 8008710:	d001      	beq.n	8008716 <osThreadNew+0x11a>
            hTask = NULL;
 8008712:	2300      	movs	r3, #0
 8008714:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008716:	693b      	ldr	r3, [r7, #16]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3728      	adds	r7, #40	@ 0x28
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008728:	f3ef 8305 	mrs	r3, IPSR
 800872c:	60bb      	str	r3, [r7, #8]
  return(result);
 800872e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008730:	2b00      	cmp	r3, #0
 8008732:	d003      	beq.n	800873c <osDelay+0x1c>
    stat = osErrorISR;
 8008734:	f06f 0305 	mvn.w	r3, #5
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e007      	b.n	800874c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800873c:	2300      	movs	r3, #0
 800873e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d002      	beq.n	800874c <osDelay+0x2c>
      vTaskDelay(ticks);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 f854 	bl	80097f4 <vTaskDelay>
    }
  }

  return (stat);
 800874c:	68fb      	ldr	r3, [r7, #12]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008756:	b580      	push	{r7, lr}
 8008758:	b08a      	sub	sp, #40	@ 0x28
 800875a:	af02      	add	r7, sp, #8
 800875c:	60f8      	str	r0, [r7, #12]
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008762:	2300      	movs	r3, #0
 8008764:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008766:	f3ef 8305 	mrs	r3, IPSR
 800876a:	613b      	str	r3, [r7, #16]
  return(result);
 800876c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800876e:	2b00      	cmp	r3, #0
 8008770:	d15f      	bne.n	8008832 <osMessageQueueNew+0xdc>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d05c      	beq.n	8008832 <osMessageQueueNew+0xdc>
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d059      	beq.n	8008832 <osMessageQueueNew+0xdc>
    mem = -1;
 800877e:	f04f 33ff 	mov.w	r3, #4294967295
 8008782:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d029      	beq.n	80087de <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d012      	beq.n	80087b8 <osMessageQueueNew+0x62>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	68db      	ldr	r3, [r3, #12]
 8008796:	2b4f      	cmp	r3, #79	@ 0x4f
 8008798:	d90e      	bls.n	80087b8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00a      	beq.n	80087b8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	695a      	ldr	r2, [r3, #20]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	68b9      	ldr	r1, [r7, #8]
 80087aa:	fb01 f303 	mul.w	r3, r1, r3
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d302      	bcc.n	80087b8 <osMessageQueueNew+0x62>
        mem = 1;
 80087b2:	2301      	movs	r3, #1
 80087b4:	61bb      	str	r3, [r7, #24]
 80087b6:	e014      	b.n	80087e2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d110      	bne.n	80087e2 <osMessageQueueNew+0x8c>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10c      	bne.n	80087e2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d108      	bne.n	80087e2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	695b      	ldr	r3, [r3, #20]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d104      	bne.n	80087e2 <osMessageQueueNew+0x8c>
          mem = 0;
 80087d8:	2300      	movs	r3, #0
 80087da:	61bb      	str	r3, [r7, #24]
 80087dc:	e001      	b.n	80087e2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d10b      	bne.n	8008800 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	691a      	ldr	r2, [r3, #16]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	2100      	movs	r1, #0
 80087f2:	9100      	str	r1, [sp, #0]
 80087f4:	68b9      	ldr	r1, [r7, #8]
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f000 f972 	bl	8008ae0 <xQueueGenericCreateStatic>
 80087fc:	61f8      	str	r0, [r7, #28]
 80087fe:	e008      	b.n	8008812 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d105      	bne.n	8008812 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008806:	2200      	movs	r2, #0
 8008808:	68b9      	ldr	r1, [r7, #8]
 800880a:	68f8      	ldr	r0, [r7, #12]
 800880c:	f000 f9e5 	bl	8008bda <xQueueGenericCreate>
 8008810:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00c      	beq.n	8008832 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <osMessageQueueNew+0xd0>
        name = attr->name;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	617b      	str	r3, [r7, #20]
 8008824:	e001      	b.n	800882a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008826:	2300      	movs	r3, #0
 8008828:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800882a:	6979      	ldr	r1, [r7, #20]
 800882c:	69f8      	ldr	r0, [r7, #28]
 800882e:	f000 fdc5 	bl	80093bc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008832:	69fb      	ldr	r3, [r7, #28]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3720      	adds	r7, #32
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	4a07      	ldr	r2, [pc, #28]	@ (8008868 <vApplicationGetIdleTaskMemory+0x2c>)
 800884c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	4a06      	ldr	r2, [pc, #24]	@ (800886c <vApplicationGetIdleTaskMemory+0x30>)
 8008852:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2280      	movs	r2, #128	@ 0x80
 8008858:	601a      	str	r2, [r3, #0]
}
 800885a:	bf00      	nop
 800885c:	3714      	adds	r7, #20
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	200009ec 	.word	0x200009ec
 800886c:	20000a94 	.word	0x20000a94

08008870 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	4a07      	ldr	r2, [pc, #28]	@ (800889c <vApplicationGetTimerTaskMemory+0x2c>)
 8008880:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	4a06      	ldr	r2, [pc, #24]	@ (80088a0 <vApplicationGetTimerTaskMemory+0x30>)
 8008886:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800888e:	601a      	str	r2, [r3, #0]
}
 8008890:	bf00      	nop
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr
 800889c:	20000c94 	.word	0x20000c94
 80088a0:	20000d3c 	.word	0x20000d3c

080088a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f103 0208 	add.w	r2, r3, #8
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f04f 32ff 	mov.w	r2, #4294967295
 80088bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f103 0208 	add.w	r2, r3, #8
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f103 0208 	add.w	r2, r3, #8
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088f2:	bf00      	nop
 80088f4:	370c      	adds	r7, #12
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr

080088fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088fe:	b480      	push	{r7}
 8008900:	b085      	sub	sp, #20
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	689a      	ldr	r2, [r3, #8]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	683a      	ldr	r2, [r7, #0]
 8008922:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	683a      	ldr	r2, [r7, #0]
 8008928:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	1c5a      	adds	r2, r3, #1
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	601a      	str	r2, [r3, #0]
}
 800893a:	bf00      	nop
 800893c:	3714      	adds	r7, #20
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008946:	b480      	push	{r7}
 8008948:	b085      	sub	sp, #20
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800895c:	d103      	bne.n	8008966 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	e00c      	b.n	8008980 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	3308      	adds	r3, #8
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	e002      	b.n	8008974 <vListInsert+0x2e>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	60fb      	str	r3, [r7, #12]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	429a      	cmp	r2, r3
 800897e:	d2f6      	bcs.n	800896e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	685a      	ldr	r2, [r3, #4]
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	683a      	ldr	r2, [r7, #0]
 800899a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	601a      	str	r2, [r3, #0]
}
 80089ac:	bf00      	nop
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	6892      	ldr	r2, [r2, #8]
 80089ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	687a      	ldr	r2, [r7, #4]
 80089d6:	6852      	ldr	r2, [r2, #4]
 80089d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d103      	bne.n	80089ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	689a      	ldr	r2, [r3, #8]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	1e5a      	subs	r2, r3, #1
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d10b      	bne.n	8008a38 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a24:	f383 8811 	msr	BASEPRI, r3
 8008a28:	f3bf 8f6f 	isb	sy
 8008a2c:	f3bf 8f4f 	dsb	sy
 8008a30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a32:	bf00      	nop
 8008a34:	bf00      	nop
 8008a36:	e7fd      	b.n	8008a34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a38:	f002 f8e6 	bl	800ac08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a44:	68f9      	ldr	r1, [r7, #12]
 8008a46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a48:	fb01 f303 	mul.w	r3, r1, r3
 8008a4c:	441a      	add	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	68f9      	ldr	r1, [r7, #12]
 8008a6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a6e:	fb01 f303 	mul.w	r3, r1, r3
 8008a72:	441a      	add	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	22ff      	movs	r2, #255	@ 0xff
 8008a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	22ff      	movs	r2, #255	@ 0xff
 8008a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d114      	bne.n	8008ab8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	691b      	ldr	r3, [r3, #16]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d01a      	beq.n	8008acc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	3310      	adds	r3, #16
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f001 f97e 	bl	8009d9c <xTaskRemoveFromEventList>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d012      	beq.n	8008acc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8008adc <xQueueGenericReset+0xd0>)
 8008aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aac:	601a      	str	r2, [r3, #0]
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	e009      	b.n	8008acc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	3310      	adds	r3, #16
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7ff fef1 	bl	80088a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	3324      	adds	r3, #36	@ 0x24
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7ff feec 	bl	80088a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008acc:	f002 f8ce 	bl	800ac6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ad0:	2301      	movs	r3, #1
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	e000ed04 	.word	0xe000ed04

08008ae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b08e      	sub	sp, #56	@ 0x38
 8008ae4:	af02      	add	r7, sp, #8
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	60b9      	str	r1, [r7, #8]
 8008aea:	607a      	str	r2, [r7, #4]
 8008aec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10b      	bne.n	8008b0c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
 8008b0a:	e7fd      	b.n	8008b08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10b      	bne.n	8008b2a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b16:	f383 8811 	msr	BASEPRI, r3
 8008b1a:	f3bf 8f6f 	isb	sy
 8008b1e:	f3bf 8f4f 	dsb	sy
 8008b22:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b24:	bf00      	nop
 8008b26:	bf00      	nop
 8008b28:	e7fd      	b.n	8008b26 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d002      	beq.n	8008b36 <xQueueGenericCreateStatic+0x56>
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <xQueueGenericCreateStatic+0x5a>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e000      	b.n	8008b3c <xQueueGenericCreateStatic+0x5c>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10b      	bne.n	8008b58 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	623b      	str	r3, [r7, #32]
}
 8008b52:	bf00      	nop
 8008b54:	bf00      	nop
 8008b56:	e7fd      	b.n	8008b54 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d102      	bne.n	8008b64 <xQueueGenericCreateStatic+0x84>
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d101      	bne.n	8008b68 <xQueueGenericCreateStatic+0x88>
 8008b64:	2301      	movs	r3, #1
 8008b66:	e000      	b.n	8008b6a <xQueueGenericCreateStatic+0x8a>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d10b      	bne.n	8008b86 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b72:	f383 8811 	msr	BASEPRI, r3
 8008b76:	f3bf 8f6f 	isb	sy
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	61fb      	str	r3, [r7, #28]
}
 8008b80:	bf00      	nop
 8008b82:	bf00      	nop
 8008b84:	e7fd      	b.n	8008b82 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b86:	2350      	movs	r3, #80	@ 0x50
 8008b88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	2b50      	cmp	r3, #80	@ 0x50
 8008b8e:	d00b      	beq.n	8008ba8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b94:	f383 8811 	msr	BASEPRI, r3
 8008b98:	f3bf 8f6f 	isb	sy
 8008b9c:	f3bf 8f4f 	dsb	sy
 8008ba0:	61bb      	str	r3, [r7, #24]
}
 8008ba2:	bf00      	nop
 8008ba4:	bf00      	nop
 8008ba6:	e7fd      	b.n	8008ba4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ba8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d00d      	beq.n	8008bd0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008bbc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bc2:	9300      	str	r3, [sp, #0]
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	68b9      	ldr	r1, [r7, #8]
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 f840 	bl	8008c50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3730      	adds	r7, #48	@ 0x30
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b08a      	sub	sp, #40	@ 0x28
 8008bde:	af02      	add	r7, sp, #8
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	4613      	mov	r3, r2
 8008be6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10b      	bne.n	8008c06 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	613b      	str	r3, [r7, #16]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	fb02 f303 	mul.w	r3, r2, r3
 8008c0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	3350      	adds	r3, #80	@ 0x50
 8008c14:	4618      	mov	r0, r3
 8008c16:	f002 f919 	bl	800ae4c <pvPortMalloc>
 8008c1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d011      	beq.n	8008c46 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	3350      	adds	r3, #80	@ 0x50
 8008c2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c34:	79fa      	ldrb	r2, [r7, #7]
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	68b9      	ldr	r1, [r7, #8]
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 f805 	bl	8008c50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c46:	69bb      	ldr	r3, [r7, #24]
	}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3720      	adds	r7, #32
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
 8008c5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d103      	bne.n	8008c6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	601a      	str	r2, [r3, #0]
 8008c6a:	e002      	b.n	8008c72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c7e:	2101      	movs	r1, #1
 8008c80:	69b8      	ldr	r0, [r7, #24]
 8008c82:	f7ff fec3 	bl	8008a0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	78fa      	ldrb	r2, [r7, #3]
 8008c8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c8e:	bf00      	nop
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b08e      	sub	sp, #56	@ 0x38
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	60f8      	str	r0, [r7, #12]
 8008ca0:	60b9      	str	r1, [r7, #8]
 8008ca2:	607a      	str	r2, [r7, #4]
 8008ca4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10b      	bne.n	8008ccc <xQueueGenericSend+0x34>
	__asm volatile
 8008cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb8:	f383 8811 	msr	BASEPRI, r3
 8008cbc:	f3bf 8f6f 	isb	sy
 8008cc0:	f3bf 8f4f 	dsb	sy
 8008cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008cc6:	bf00      	nop
 8008cc8:	bf00      	nop
 8008cca:	e7fd      	b.n	8008cc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d103      	bne.n	8008cda <xQueueGenericSend+0x42>
 8008cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d101      	bne.n	8008cde <xQueueGenericSend+0x46>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <xQueueGenericSend+0x48>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10b      	bne.n	8008cfc <xQueueGenericSend+0x64>
	__asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008cf6:	bf00      	nop
 8008cf8:	bf00      	nop
 8008cfa:	e7fd      	b.n	8008cf8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d103      	bne.n	8008d0a <xQueueGenericSend+0x72>
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d101      	bne.n	8008d0e <xQueueGenericSend+0x76>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e000      	b.n	8008d10 <xQueueGenericSend+0x78>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10b      	bne.n	8008d2c <xQueueGenericSend+0x94>
	__asm volatile
 8008d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d18:	f383 8811 	msr	BASEPRI, r3
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	f3bf 8f4f 	dsb	sy
 8008d24:	623b      	str	r3, [r7, #32]
}
 8008d26:	bf00      	nop
 8008d28:	bf00      	nop
 8008d2a:	e7fd      	b.n	8008d28 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d2c:	f001 f9fc 	bl	800a128 <xTaskGetSchedulerState>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d102      	bne.n	8008d3c <xQueueGenericSend+0xa4>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d101      	bne.n	8008d40 <xQueueGenericSend+0xa8>
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e000      	b.n	8008d42 <xQueueGenericSend+0xaa>
 8008d40:	2300      	movs	r3, #0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d10b      	bne.n	8008d5e <xQueueGenericSend+0xc6>
	__asm volatile
 8008d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4a:	f383 8811 	msr	BASEPRI, r3
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	61fb      	str	r3, [r7, #28]
}
 8008d58:	bf00      	nop
 8008d5a:	bf00      	nop
 8008d5c:	e7fd      	b.n	8008d5a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d5e:	f001 ff53 	bl	800ac08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d302      	bcc.n	8008d74 <xQueueGenericSend+0xdc>
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d129      	bne.n	8008dc8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d74:	683a      	ldr	r2, [r7, #0]
 8008d76:	68b9      	ldr	r1, [r7, #8]
 8008d78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008d7a:	f000 fa0f 	bl	800919c <prvCopyDataToQueue>
 8008d7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d010      	beq.n	8008daa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d8a:	3324      	adds	r3, #36	@ 0x24
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f001 f805 	bl	8009d9c <xTaskRemoveFromEventList>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d013      	beq.n	8008dc0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008d98:	4b3f      	ldr	r3, [pc, #252]	@ (8008e98 <xQueueGenericSend+0x200>)
 8008d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d9e:	601a      	str	r2, [r3, #0]
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	e00a      	b.n	8008dc0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d007      	beq.n	8008dc0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008db0:	4b39      	ldr	r3, [pc, #228]	@ (8008e98 <xQueueGenericSend+0x200>)
 8008db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008db6:	601a      	str	r2, [r3, #0]
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008dc0:	f001 ff54 	bl	800ac6c <vPortExitCritical>
				return pdPASS;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e063      	b.n	8008e90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d103      	bne.n	8008dd6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008dce:	f001 ff4d 	bl	800ac6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	e05c      	b.n	8008e90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d106      	bne.n	8008dea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ddc:	f107 0314 	add.w	r3, r7, #20
 8008de0:	4618      	mov	r0, r3
 8008de2:	f001 f83f 	bl	8009e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008de6:	2301      	movs	r3, #1
 8008de8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008dea:	f001 ff3f 	bl	800ac6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dee:	f000 fda7 	bl	8009940 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008df2:	f001 ff09 	bl	800ac08 <vPortEnterCritical>
 8008df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008dfc:	b25b      	sxtb	r3, r3
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e02:	d103      	bne.n	8008e0c <xQueueGenericSend+0x174>
 8008e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e12:	b25b      	sxtb	r3, r3
 8008e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e18:	d103      	bne.n	8008e22 <xQueueGenericSend+0x18a>
 8008e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e22:	f001 ff23 	bl	800ac6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e26:	1d3a      	adds	r2, r7, #4
 8008e28:	f107 0314 	add.w	r3, r7, #20
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f001 f82e 	bl	8009e90 <xTaskCheckForTimeOut>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d124      	bne.n	8008e84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008e3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e3c:	f000 faa6 	bl	800938c <prvIsQueueFull>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d018      	beq.n	8008e78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e48:	3310      	adds	r3, #16
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	4611      	mov	r1, r2
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f000 ff52 	bl	8009cf8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008e54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e56:	f000 fa31 	bl	80092bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008e5a:	f000 fd7f 	bl	800995c <xTaskResumeAll>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f47f af7c 	bne.w	8008d5e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008e66:	4b0c      	ldr	r3, [pc, #48]	@ (8008e98 <xQueueGenericSend+0x200>)
 8008e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	e772      	b.n	8008d5e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008e78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e7a:	f000 fa1f 	bl	80092bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e7e:	f000 fd6d 	bl	800995c <xTaskResumeAll>
 8008e82:	e76c      	b.n	8008d5e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e86:	f000 fa19 	bl	80092bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e8a:	f000 fd67 	bl	800995c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008e8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3738      	adds	r7, #56	@ 0x38
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}
 8008e98:	e000ed04 	.word	0xe000ed04

08008e9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b090      	sub	sp, #64	@ 0x40
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10b      	bne.n	8008ecc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb8:	f383 8811 	msr	BASEPRI, r3
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008ec6:	bf00      	nop
 8008ec8:	bf00      	nop
 8008eca:	e7fd      	b.n	8008ec8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d103      	bne.n	8008eda <xQueueGenericSendFromISR+0x3e>
 8008ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d101      	bne.n	8008ede <xQueueGenericSendFromISR+0x42>
 8008eda:	2301      	movs	r3, #1
 8008edc:	e000      	b.n	8008ee0 <xQueueGenericSendFromISR+0x44>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10b      	bne.n	8008efc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee8:	f383 8811 	msr	BASEPRI, r3
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ef6:	bf00      	nop
 8008ef8:	bf00      	nop
 8008efa:	e7fd      	b.n	8008ef8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	d103      	bne.n	8008f0a <xQueueGenericSendFromISR+0x6e>
 8008f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <xQueueGenericSendFromISR+0x72>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e000      	b.n	8008f10 <xQueueGenericSendFromISR+0x74>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d10b      	bne.n	8008f2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f18:	f383 8811 	msr	BASEPRI, r3
 8008f1c:	f3bf 8f6f 	isb	sy
 8008f20:	f3bf 8f4f 	dsb	sy
 8008f24:	623b      	str	r3, [r7, #32]
}
 8008f26:	bf00      	nop
 8008f28:	bf00      	nop
 8008f2a:	e7fd      	b.n	8008f28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f2c:	f001 ff4c 	bl	800adc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008f30:	f3ef 8211 	mrs	r2, BASEPRI
 8008f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f38:	f383 8811 	msr	BASEPRI, r3
 8008f3c:	f3bf 8f6f 	isb	sy
 8008f40:	f3bf 8f4f 	dsb	sy
 8008f44:	61fa      	str	r2, [r7, #28]
 8008f46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008f48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d302      	bcc.n	8008f5e <xQueueGenericSendFromISR+0xc2>
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d12f      	bne.n	8008fbe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008f6e:	683a      	ldr	r2, [r7, #0]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008f74:	f000 f912 	bl	800919c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008f78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f80:	d112      	bne.n	8008fa8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d016      	beq.n	8008fb8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8c:	3324      	adds	r3, #36	@ 0x24
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f000 ff04 	bl	8009d9c <xTaskRemoveFromEventList>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00e      	beq.n	8008fb8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00b      	beq.n	8008fb8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	601a      	str	r2, [r3, #0]
 8008fa6:	e007      	b.n	8008fb8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008fa8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008fac:	3301      	adds	r3, #1
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	b25a      	sxtb	r2, r3
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008fbc:	e001      	b.n	8008fc2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fc4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008fcc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3740      	adds	r7, #64	@ 0x40
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b08c      	sub	sp, #48	@ 0x30
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10b      	bne.n	800900a <xQueueReceive+0x32>
	__asm volatile
 8008ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff6:	f383 8811 	msr	BASEPRI, r3
 8008ffa:	f3bf 8f6f 	isb	sy
 8008ffe:	f3bf 8f4f 	dsb	sy
 8009002:	623b      	str	r3, [r7, #32]
}
 8009004:	bf00      	nop
 8009006:	bf00      	nop
 8009008:	e7fd      	b.n	8009006 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d103      	bne.n	8009018 <xQueueReceive+0x40>
 8009010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009014:	2b00      	cmp	r3, #0
 8009016:	d101      	bne.n	800901c <xQueueReceive+0x44>
 8009018:	2301      	movs	r3, #1
 800901a:	e000      	b.n	800901e <xQueueReceive+0x46>
 800901c:	2300      	movs	r3, #0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10b      	bne.n	800903a <xQueueReceive+0x62>
	__asm volatile
 8009022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009026:	f383 8811 	msr	BASEPRI, r3
 800902a:	f3bf 8f6f 	isb	sy
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	61fb      	str	r3, [r7, #28]
}
 8009034:	bf00      	nop
 8009036:	bf00      	nop
 8009038:	e7fd      	b.n	8009036 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800903a:	f001 f875 	bl	800a128 <xTaskGetSchedulerState>
 800903e:	4603      	mov	r3, r0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <xQueueReceive+0x72>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d101      	bne.n	800904e <xQueueReceive+0x76>
 800904a:	2301      	movs	r3, #1
 800904c:	e000      	b.n	8009050 <xQueueReceive+0x78>
 800904e:	2300      	movs	r3, #0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10b      	bne.n	800906c <xQueueReceive+0x94>
	__asm volatile
 8009054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009058:	f383 8811 	msr	BASEPRI, r3
 800905c:	f3bf 8f6f 	isb	sy
 8009060:	f3bf 8f4f 	dsb	sy
 8009064:	61bb      	str	r3, [r7, #24]
}
 8009066:	bf00      	nop
 8009068:	bf00      	nop
 800906a:	e7fd      	b.n	8009068 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800906c:	f001 fdcc 	bl	800ac08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009074:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009078:	2b00      	cmp	r3, #0
 800907a:	d01f      	beq.n	80090bc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800907c:	68b9      	ldr	r1, [r7, #8]
 800907e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009080:	f000 f8f6 	bl	8009270 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009086:	1e5a      	subs	r2, r3, #1
 8009088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800908a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800908c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800908e:	691b      	ldr	r3, [r3, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00f      	beq.n	80090b4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009096:	3310      	adds	r3, #16
 8009098:	4618      	mov	r0, r3
 800909a:	f000 fe7f 	bl	8009d9c <xTaskRemoveFromEventList>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d007      	beq.n	80090b4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80090a4:	4b3c      	ldr	r3, [pc, #240]	@ (8009198 <xQueueReceive+0x1c0>)
 80090a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80090b4:	f001 fdda 	bl	800ac6c <vPortExitCritical>
				return pdPASS;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e069      	b.n	8009190 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d103      	bne.n	80090ca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80090c2:	f001 fdd3 	bl	800ac6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e062      	b.n	8009190 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d106      	bne.n	80090de <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090d0:	f107 0310 	add.w	r3, r7, #16
 80090d4:	4618      	mov	r0, r3
 80090d6:	f000 fec5 	bl	8009e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090da:	2301      	movs	r3, #1
 80090dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090de:	f001 fdc5 	bl	800ac6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090e2:	f000 fc2d 	bl	8009940 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090e6:	f001 fd8f 	bl	800ac08 <vPortEnterCritical>
 80090ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090f0:	b25b      	sxtb	r3, r3
 80090f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f6:	d103      	bne.n	8009100 <xQueueReceive+0x128>
 80090f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fa:	2200      	movs	r2, #0
 80090fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009102:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009106:	b25b      	sxtb	r3, r3
 8009108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800910c:	d103      	bne.n	8009116 <xQueueReceive+0x13e>
 800910e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009110:	2200      	movs	r2, #0
 8009112:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009116:	f001 fda9 	bl	800ac6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800911a:	1d3a      	adds	r2, r7, #4
 800911c:	f107 0310 	add.w	r3, r7, #16
 8009120:	4611      	mov	r1, r2
 8009122:	4618      	mov	r0, r3
 8009124:	f000 feb4 	bl	8009e90 <xTaskCheckForTimeOut>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d123      	bne.n	8009176 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800912e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009130:	f000 f916 	bl	8009360 <prvIsQueueEmpty>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d017      	beq.n	800916a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800913a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800913c:	3324      	adds	r3, #36	@ 0x24
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	4611      	mov	r1, r2
 8009142:	4618      	mov	r0, r3
 8009144:	f000 fdd8 	bl	8009cf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009148:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800914a:	f000 f8b7 	bl	80092bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800914e:	f000 fc05 	bl	800995c <xTaskResumeAll>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d189      	bne.n	800906c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009158:	4b0f      	ldr	r3, [pc, #60]	@ (8009198 <xQueueReceive+0x1c0>)
 800915a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800915e:	601a      	str	r2, [r3, #0]
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	e780      	b.n	800906c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800916a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800916c:	f000 f8a6 	bl	80092bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009170:	f000 fbf4 	bl	800995c <xTaskResumeAll>
 8009174:	e77a      	b.n	800906c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009176:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009178:	f000 f8a0 	bl	80092bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800917c:	f000 fbee 	bl	800995c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009180:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009182:	f000 f8ed 	bl	8009360 <prvIsQueueEmpty>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	f43f af6f 	beq.w	800906c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800918e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009190:	4618      	mov	r0, r3
 8009192:	3730      	adds	r7, #48	@ 0x30
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	e000ed04 	.word	0xe000ed04

0800919c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b086      	sub	sp, #24
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80091a8:	2300      	movs	r3, #0
 80091aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d10d      	bne.n	80091d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d14d      	bne.n	800925e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f000 ffcc 	bl	800a164 <xTaskPriorityDisinherit>
 80091cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	609a      	str	r2, [r3, #8]
 80091d4:	e043      	b.n	800925e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d119      	bne.n	8009210 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6858      	ldr	r0, [r3, #4]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e4:	461a      	mov	r2, r3
 80091e6:	68b9      	ldr	r1, [r7, #8]
 80091e8:	f002 fddc 	bl	800bda4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	685a      	ldr	r2, [r3, #4]
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f4:	441a      	add	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	685a      	ldr	r2, [r3, #4]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	429a      	cmp	r2, r3
 8009204:	d32b      	bcc.n	800925e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	605a      	str	r2, [r3, #4]
 800920e:	e026      	b.n	800925e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	68d8      	ldr	r0, [r3, #12]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009218:	461a      	mov	r2, r3
 800921a:	68b9      	ldr	r1, [r7, #8]
 800921c:	f002 fdc2 	bl	800bda4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	68da      	ldr	r2, [r3, #12]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009228:	425b      	negs	r3, r3
 800922a:	441a      	add	r2, r3
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	68da      	ldr	r2, [r3, #12]
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	429a      	cmp	r2, r3
 800923a:	d207      	bcs.n	800924c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	689a      	ldr	r2, [r3, #8]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009244:	425b      	negs	r3, r3
 8009246:	441a      	add	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b02      	cmp	r3, #2
 8009250:	d105      	bne.n	800925e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d002      	beq.n	800925e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	3b01      	subs	r3, #1
 800925c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	1c5a      	adds	r2, r3, #1
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009266:	697b      	ldr	r3, [r7, #20]
}
 8009268:	4618      	mov	r0, r3
 800926a:	3718      	adds	r7, #24
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	d018      	beq.n	80092b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	68da      	ldr	r2, [r3, #12]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800928a:	441a      	add	r2, r3
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	68da      	ldr	r2, [r3, #12]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	429a      	cmp	r2, r3
 800929a:	d303      	bcc.n	80092a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68d9      	ldr	r1, [r3, #12]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ac:	461a      	mov	r2, r3
 80092ae:	6838      	ldr	r0, [r7, #0]
 80092b0:	f002 fd78 	bl	800bda4 <memcpy>
	}
}
 80092b4:	bf00      	nop
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80092c4:	f001 fca0 	bl	800ac08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80092d0:	e011      	b.n	80092f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d012      	beq.n	8009300 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	3324      	adds	r3, #36	@ 0x24
 80092de:	4618      	mov	r0, r3
 80092e0:	f000 fd5c 	bl	8009d9c <xTaskRemoveFromEventList>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d001      	beq.n	80092ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80092ea:	f000 fe35 	bl	8009f58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80092ee:	7bfb      	ldrb	r3, [r7, #15]
 80092f0:	3b01      	subs	r3, #1
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80092f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	dce9      	bgt.n	80092d2 <prvUnlockQueue+0x16>
 80092fe:	e000      	b.n	8009302 <prvUnlockQueue+0x46>
					break;
 8009300:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	22ff      	movs	r2, #255	@ 0xff
 8009306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800930a:	f001 fcaf 	bl	800ac6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800930e:	f001 fc7b 	bl	800ac08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009318:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800931a:	e011      	b.n	8009340 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	691b      	ldr	r3, [r3, #16]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d012      	beq.n	800934a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	3310      	adds	r3, #16
 8009328:	4618      	mov	r0, r3
 800932a:	f000 fd37 	bl	8009d9c <xTaskRemoveFromEventList>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d001      	beq.n	8009338 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009334:	f000 fe10 	bl	8009f58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009338:	7bbb      	ldrb	r3, [r7, #14]
 800933a:	3b01      	subs	r3, #1
 800933c:	b2db      	uxtb	r3, r3
 800933e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009344:	2b00      	cmp	r3, #0
 8009346:	dce9      	bgt.n	800931c <prvUnlockQueue+0x60>
 8009348:	e000      	b.n	800934c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800934a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	22ff      	movs	r2, #255	@ 0xff
 8009350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009354:	f001 fc8a 	bl	800ac6c <vPortExitCritical>
}
 8009358:	bf00      	nop
 800935a:	3710      	adds	r7, #16
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009368:	f001 fc4e 	bl	800ac08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009370:	2b00      	cmp	r3, #0
 8009372:	d102      	bne.n	800937a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009374:	2301      	movs	r3, #1
 8009376:	60fb      	str	r3, [r7, #12]
 8009378:	e001      	b.n	800937e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800937a:	2300      	movs	r3, #0
 800937c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800937e:	f001 fc75 	bl	800ac6c <vPortExitCritical>

	return xReturn;
 8009382:	68fb      	ldr	r3, [r7, #12]
}
 8009384:	4618      	mov	r0, r3
 8009386:	3710      	adds	r7, #16
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009394:	f001 fc38 	bl	800ac08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d102      	bne.n	80093aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80093a4:	2301      	movs	r3, #1
 80093a6:	60fb      	str	r3, [r7, #12]
 80093a8:	e001      	b.n	80093ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80093aa:	2300      	movs	r3, #0
 80093ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80093ae:	f001 fc5d 	bl	800ac6c <vPortExitCritical>

	return xReturn;
 80093b2:	68fb      	ldr	r3, [r7, #12]
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80093bc:	b480      	push	{r7}
 80093be:	b085      	sub	sp, #20
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093c6:	2300      	movs	r3, #0
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	e014      	b.n	80093f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80093cc:	4a0f      	ldr	r2, [pc, #60]	@ (800940c <vQueueAddToRegistry+0x50>)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d10b      	bne.n	80093f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80093d8:	490c      	ldr	r1, [pc, #48]	@ (800940c <vQueueAddToRegistry+0x50>)
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	683a      	ldr	r2, [r7, #0]
 80093de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80093e2:	4a0a      	ldr	r2, [pc, #40]	@ (800940c <vQueueAddToRegistry+0x50>)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	00db      	lsls	r3, r3, #3
 80093e8:	4413      	add	r3, r2
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80093ee:	e006      	b.n	80093fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	3301      	adds	r3, #1
 80093f4:	60fb      	str	r3, [r7, #12]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2b07      	cmp	r3, #7
 80093fa:	d9e7      	bls.n	80093cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80093fc:	bf00      	nop
 80093fe:	bf00      	nop
 8009400:	3714      	adds	r7, #20
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop
 800940c:	2000113c 	.word	0x2000113c

08009410 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009420:	f001 fbf2 	bl	800ac08 <vPortEnterCritical>
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800942a:	b25b      	sxtb	r3, r3
 800942c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009430:	d103      	bne.n	800943a <vQueueWaitForMessageRestricted+0x2a>
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	2200      	movs	r2, #0
 8009436:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009440:	b25b      	sxtb	r3, r3
 8009442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009446:	d103      	bne.n	8009450 <vQueueWaitForMessageRestricted+0x40>
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2200      	movs	r2, #0
 800944c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009450:	f001 fc0c 	bl	800ac6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009458:	2b00      	cmp	r3, #0
 800945a:	d106      	bne.n	800946a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	3324      	adds	r3, #36	@ 0x24
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	68b9      	ldr	r1, [r7, #8]
 8009464:	4618      	mov	r0, r3
 8009466:	f000 fc6d 	bl	8009d44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800946a:	6978      	ldr	r0, [r7, #20]
 800946c:	f7ff ff26 	bl	80092bc <prvUnlockQueue>
	}
 8009470:	bf00      	nop
 8009472:	3718      	adds	r7, #24
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009478:	b580      	push	{r7, lr}
 800947a:	b08e      	sub	sp, #56	@ 0x38
 800947c:	af04      	add	r7, sp, #16
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	607a      	str	r2, [r7, #4]
 8009484:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10b      	bne.n	80094a4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	623b      	str	r3, [r7, #32]
}
 800949e:	bf00      	nop
 80094a0:	bf00      	nop
 80094a2:	e7fd      	b.n	80094a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80094a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d10b      	bne.n	80094c2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80094aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ae:	f383 8811 	msr	BASEPRI, r3
 80094b2:	f3bf 8f6f 	isb	sy
 80094b6:	f3bf 8f4f 	dsb	sy
 80094ba:	61fb      	str	r3, [r7, #28]
}
 80094bc:	bf00      	nop
 80094be:	bf00      	nop
 80094c0:	e7fd      	b.n	80094be <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80094c2:	23a8      	movs	r3, #168	@ 0xa8
 80094c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	2ba8      	cmp	r3, #168	@ 0xa8
 80094ca:	d00b      	beq.n	80094e4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	61bb      	str	r3, [r7, #24]
}
 80094de:	bf00      	nop
 80094e0:	bf00      	nop
 80094e2:	e7fd      	b.n	80094e0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80094e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80094e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d01e      	beq.n	800952a <xTaskCreateStatic+0xb2>
 80094ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d01b      	beq.n	800952a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80094f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80094f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094fa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80094fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fe:	2202      	movs	r2, #2
 8009500:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009504:	2300      	movs	r3, #0
 8009506:	9303      	str	r3, [sp, #12]
 8009508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950a:	9302      	str	r3, [sp, #8]
 800950c:	f107 0314 	add.w	r3, r7, #20
 8009510:	9301      	str	r3, [sp, #4]
 8009512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	68b9      	ldr	r1, [r7, #8]
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f000 f851 	bl	80095c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009522:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009524:	f000 f8f6 	bl	8009714 <prvAddNewTaskToReadyList>
 8009528:	e001      	b.n	800952e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800952a:	2300      	movs	r3, #0
 800952c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800952e:	697b      	ldr	r3, [r7, #20]
	}
 8009530:	4618      	mov	r0, r3
 8009532:	3728      	adds	r7, #40	@ 0x28
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08c      	sub	sp, #48	@ 0x30
 800953c:	af04      	add	r7, sp, #16
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	603b      	str	r3, [r7, #0]
 8009544:	4613      	mov	r3, r2
 8009546:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009548:	88fb      	ldrh	r3, [r7, #6]
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	4618      	mov	r0, r3
 800954e:	f001 fc7d 	bl	800ae4c <pvPortMalloc>
 8009552:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00e      	beq.n	8009578 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800955a:	20a8      	movs	r0, #168	@ 0xa8
 800955c:	f001 fc76 	bl	800ae4c <pvPortMalloc>
 8009560:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d003      	beq.n	8009570 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	631a      	str	r2, [r3, #48]	@ 0x30
 800956e:	e005      	b.n	800957c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009570:	6978      	ldr	r0, [r7, #20]
 8009572:	f001 fd39 	bl	800afe8 <vPortFree>
 8009576:	e001      	b.n	800957c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009578:	2300      	movs	r3, #0
 800957a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d017      	beq.n	80095b2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	2200      	movs	r2, #0
 8009586:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800958a:	88fa      	ldrh	r2, [r7, #6]
 800958c:	2300      	movs	r3, #0
 800958e:	9303      	str	r3, [sp, #12]
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	9302      	str	r3, [sp, #8]
 8009594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009596:	9301      	str	r3, [sp, #4]
 8009598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959a:	9300      	str	r3, [sp, #0]
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	68b9      	ldr	r1, [r7, #8]
 80095a0:	68f8      	ldr	r0, [r7, #12]
 80095a2:	f000 f80f 	bl	80095c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095a6:	69f8      	ldr	r0, [r7, #28]
 80095a8:	f000 f8b4 	bl	8009714 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80095ac:	2301      	movs	r3, #1
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	e002      	b.n	80095b8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80095b2:	f04f 33ff 	mov.w	r3, #4294967295
 80095b6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80095b8:	69bb      	ldr	r3, [r7, #24]
	}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3720      	adds	r7, #32
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
	...

080095c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b088      	sub	sp, #32
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	60b9      	str	r1, [r7, #8]
 80095ce:	607a      	str	r2, [r7, #4]
 80095d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80095d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	461a      	mov	r2, r3
 80095dc:	21a5      	movs	r1, #165	@ 0xa5
 80095de:	f002 fb55 	bl	800bc8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095ec:	3b01      	subs	r3, #1
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	f023 0307 	bic.w	r3, r3, #7
 80095fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	f003 0307 	and.w	r3, r3, #7
 8009602:	2b00      	cmp	r3, #0
 8009604:	d00b      	beq.n	800961e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960a:	f383 8811 	msr	BASEPRI, r3
 800960e:	f3bf 8f6f 	isb	sy
 8009612:	f3bf 8f4f 	dsb	sy
 8009616:	617b      	str	r3, [r7, #20]
}
 8009618:	bf00      	nop
 800961a:	bf00      	nop
 800961c:	e7fd      	b.n	800961a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d01f      	beq.n	8009664 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009624:	2300      	movs	r3, #0
 8009626:	61fb      	str	r3, [r7, #28]
 8009628:	e012      	b.n	8009650 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800962a:	68ba      	ldr	r2, [r7, #8]
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	4413      	add	r3, r2
 8009630:	7819      	ldrb	r1, [r3, #0]
 8009632:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	4413      	add	r3, r2
 8009638:	3334      	adds	r3, #52	@ 0x34
 800963a:	460a      	mov	r2, r1
 800963c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800963e:	68ba      	ldr	r2, [r7, #8]
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	4413      	add	r3, r2
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d006      	beq.n	8009658 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800964a:	69fb      	ldr	r3, [r7, #28]
 800964c:	3301      	adds	r3, #1
 800964e:	61fb      	str	r3, [r7, #28]
 8009650:	69fb      	ldr	r3, [r7, #28]
 8009652:	2b0f      	cmp	r3, #15
 8009654:	d9e9      	bls.n	800962a <prvInitialiseNewTask+0x66>
 8009656:	e000      	b.n	800965a <prvInitialiseNewTask+0x96>
			{
				break;
 8009658:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009662:	e003      	b.n	800966c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009666:	2200      	movs	r2, #0
 8009668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800966c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966e:	2b37      	cmp	r3, #55	@ 0x37
 8009670:	d901      	bls.n	8009676 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009672:	2337      	movs	r3, #55	@ 0x37
 8009674:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800967a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800967c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009680:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009684:	2200      	movs	r2, #0
 8009686:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968a:	3304      	adds	r3, #4
 800968c:	4618      	mov	r0, r3
 800968e:	f7ff f929 	bl	80088e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009694:	3318      	adds	r3, #24
 8009696:	4618      	mov	r0, r3
 8009698:	f7ff f924 	bl	80088e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800969c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096a0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096aa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80096ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096b0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80096b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b4:	2200      	movs	r2, #0
 80096b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80096ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	3354      	adds	r3, #84	@ 0x54
 80096c6:	224c      	movs	r2, #76	@ 0x4c
 80096c8:	2100      	movs	r1, #0
 80096ca:	4618      	mov	r0, r3
 80096cc:	f002 fade 	bl	800bc8c <memset>
 80096d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d2:	4a0d      	ldr	r2, [pc, #52]	@ (8009708 <prvInitialiseNewTask+0x144>)
 80096d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80096d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d8:	4a0c      	ldr	r2, [pc, #48]	@ (800970c <prvInitialiseNewTask+0x148>)
 80096da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80096dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096de:	4a0c      	ldr	r2, [pc, #48]	@ (8009710 <prvInitialiseNewTask+0x14c>)
 80096e0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80096e2:	683a      	ldr	r2, [r7, #0]
 80096e4:	68f9      	ldr	r1, [r7, #12]
 80096e6:	69b8      	ldr	r0, [r7, #24]
 80096e8:	f001 f95a 	bl	800a9a0 <pxPortInitialiseStack>
 80096ec:	4602      	mov	r2, r0
 80096ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80096f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d002      	beq.n	80096fe <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80096f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096fe:	bf00      	nop
 8009700:	3720      	adds	r7, #32
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	20006fb0 	.word	0x20006fb0
 800970c:	20007018 	.word	0x20007018
 8009710:	20007080 	.word	0x20007080

08009714 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b082      	sub	sp, #8
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800971c:	f001 fa74 	bl	800ac08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009720:	4b2d      	ldr	r3, [pc, #180]	@ (80097d8 <prvAddNewTaskToReadyList+0xc4>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3301      	adds	r3, #1
 8009726:	4a2c      	ldr	r2, [pc, #176]	@ (80097d8 <prvAddNewTaskToReadyList+0xc4>)
 8009728:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800972a:	4b2c      	ldr	r3, [pc, #176]	@ (80097dc <prvAddNewTaskToReadyList+0xc8>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d109      	bne.n	8009746 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009732:	4a2a      	ldr	r2, [pc, #168]	@ (80097dc <prvAddNewTaskToReadyList+0xc8>)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009738:	4b27      	ldr	r3, [pc, #156]	@ (80097d8 <prvAddNewTaskToReadyList+0xc4>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d110      	bne.n	8009762 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009740:	f000 fc2e 	bl	8009fa0 <prvInitialiseTaskLists>
 8009744:	e00d      	b.n	8009762 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009746:	4b26      	ldr	r3, [pc, #152]	@ (80097e0 <prvAddNewTaskToReadyList+0xcc>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800974e:	4b23      	ldr	r3, [pc, #140]	@ (80097dc <prvAddNewTaskToReadyList+0xc8>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009758:	429a      	cmp	r2, r3
 800975a:	d802      	bhi.n	8009762 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800975c:	4a1f      	ldr	r2, [pc, #124]	@ (80097dc <prvAddNewTaskToReadyList+0xc8>)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009762:	4b20      	ldr	r3, [pc, #128]	@ (80097e4 <prvAddNewTaskToReadyList+0xd0>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	3301      	adds	r3, #1
 8009768:	4a1e      	ldr	r2, [pc, #120]	@ (80097e4 <prvAddNewTaskToReadyList+0xd0>)
 800976a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800976c:	4b1d      	ldr	r3, [pc, #116]	@ (80097e4 <prvAddNewTaskToReadyList+0xd0>)
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009778:	4b1b      	ldr	r3, [pc, #108]	@ (80097e8 <prvAddNewTaskToReadyList+0xd4>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	429a      	cmp	r2, r3
 800977e:	d903      	bls.n	8009788 <prvAddNewTaskToReadyList+0x74>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009784:	4a18      	ldr	r2, [pc, #96]	@ (80097e8 <prvAddNewTaskToReadyList+0xd4>)
 8009786:	6013      	str	r3, [r2, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800978c:	4613      	mov	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4413      	add	r3, r2
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	4a15      	ldr	r2, [pc, #84]	@ (80097ec <prvAddNewTaskToReadyList+0xd8>)
 8009796:	441a      	add	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	3304      	adds	r3, #4
 800979c:	4619      	mov	r1, r3
 800979e:	4610      	mov	r0, r2
 80097a0:	f7ff f8ad 	bl	80088fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80097a4:	f001 fa62 	bl	800ac6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80097a8:	4b0d      	ldr	r3, [pc, #52]	@ (80097e0 <prvAddNewTaskToReadyList+0xcc>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d00e      	beq.n	80097ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80097b0:	4b0a      	ldr	r3, [pc, #40]	@ (80097dc <prvAddNewTaskToReadyList+0xc8>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d207      	bcs.n	80097ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80097be:	4b0c      	ldr	r3, [pc, #48]	@ (80097f0 <prvAddNewTaskToReadyList+0xdc>)
 80097c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097c4:	601a      	str	r2, [r3, #0]
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097ce:	bf00      	nop
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop
 80097d8:	20001650 	.word	0x20001650
 80097dc:	2000117c 	.word	0x2000117c
 80097e0:	2000165c 	.word	0x2000165c
 80097e4:	2000166c 	.word	0x2000166c
 80097e8:	20001658 	.word	0x20001658
 80097ec:	20001180 	.word	0x20001180
 80097f0:	e000ed04 	.word	0xe000ed04

080097f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80097fc:	2300      	movs	r3, #0
 80097fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d018      	beq.n	8009838 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009806:	4b14      	ldr	r3, [pc, #80]	@ (8009858 <vTaskDelay+0x64>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d00b      	beq.n	8009826 <vTaskDelay+0x32>
	__asm volatile
 800980e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009812:	f383 8811 	msr	BASEPRI, r3
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	60bb      	str	r3, [r7, #8]
}
 8009820:	bf00      	nop
 8009822:	bf00      	nop
 8009824:	e7fd      	b.n	8009822 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009826:	f000 f88b 	bl	8009940 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800982a:	2100      	movs	r1, #0
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 fd09 	bl	800a244 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009832:	f000 f893 	bl	800995c <xTaskResumeAll>
 8009836:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d107      	bne.n	800984e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800983e:	4b07      	ldr	r3, [pc, #28]	@ (800985c <vTaskDelay+0x68>)
 8009840:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009844:	601a      	str	r2, [r3, #0]
 8009846:	f3bf 8f4f 	dsb	sy
 800984a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800984e:	bf00      	nop
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	20001678 	.word	0x20001678
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b08a      	sub	sp, #40	@ 0x28
 8009864:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009866:	2300      	movs	r3, #0
 8009868:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800986a:	2300      	movs	r3, #0
 800986c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800986e:	463a      	mov	r2, r7
 8009870:	1d39      	adds	r1, r7, #4
 8009872:	f107 0308 	add.w	r3, r7, #8
 8009876:	4618      	mov	r0, r3
 8009878:	f7fe ffe0 	bl	800883c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800987c:	6839      	ldr	r1, [r7, #0]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	9202      	str	r2, [sp, #8]
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	2300      	movs	r3, #0
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	2300      	movs	r3, #0
 800988c:	460a      	mov	r2, r1
 800988e:	4924      	ldr	r1, [pc, #144]	@ (8009920 <vTaskStartScheduler+0xc0>)
 8009890:	4824      	ldr	r0, [pc, #144]	@ (8009924 <vTaskStartScheduler+0xc4>)
 8009892:	f7ff fdf1 	bl	8009478 <xTaskCreateStatic>
 8009896:	4603      	mov	r3, r0
 8009898:	4a23      	ldr	r2, [pc, #140]	@ (8009928 <vTaskStartScheduler+0xc8>)
 800989a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800989c:	4b22      	ldr	r3, [pc, #136]	@ (8009928 <vTaskStartScheduler+0xc8>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d002      	beq.n	80098aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80098a4:	2301      	movs	r3, #1
 80098a6:	617b      	str	r3, [r7, #20]
 80098a8:	e001      	b.n	80098ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80098aa:	2300      	movs	r3, #0
 80098ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d102      	bne.n	80098ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80098b4:	f000 fd1a 	bl	800a2ec <xTimerCreateTimerTask>
 80098b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d11b      	bne.n	80098f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80098c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c4:	f383 8811 	msr	BASEPRI, r3
 80098c8:	f3bf 8f6f 	isb	sy
 80098cc:	f3bf 8f4f 	dsb	sy
 80098d0:	613b      	str	r3, [r7, #16]
}
 80098d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80098d4:	4b15      	ldr	r3, [pc, #84]	@ (800992c <vTaskStartScheduler+0xcc>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3354      	adds	r3, #84	@ 0x54
 80098da:	4a15      	ldr	r2, [pc, #84]	@ (8009930 <vTaskStartScheduler+0xd0>)
 80098dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80098de:	4b15      	ldr	r3, [pc, #84]	@ (8009934 <vTaskStartScheduler+0xd4>)
 80098e0:	f04f 32ff 	mov.w	r2, #4294967295
 80098e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80098e6:	4b14      	ldr	r3, [pc, #80]	@ (8009938 <vTaskStartScheduler+0xd8>)
 80098e8:	2201      	movs	r2, #1
 80098ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80098ec:	4b13      	ldr	r3, [pc, #76]	@ (800993c <vTaskStartScheduler+0xdc>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80098f2:	f001 f8e5 	bl	800aac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80098f6:	e00f      	b.n	8009918 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fe:	d10b      	bne.n	8009918 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009904:	f383 8811 	msr	BASEPRI, r3
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	60fb      	str	r3, [r7, #12]
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	e7fd      	b.n	8009914 <vTaskStartScheduler+0xb4>
}
 8009918:	bf00      	nop
 800991a:	3718      	adds	r7, #24
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}
 8009920:	0800bea8 	.word	0x0800bea8
 8009924:	08009f71 	.word	0x08009f71
 8009928:	20001674 	.word	0x20001674
 800992c:	2000117c 	.word	0x2000117c
 8009930:	20000100 	.word	0x20000100
 8009934:	20001670 	.word	0x20001670
 8009938:	2000165c 	.word	0x2000165c
 800993c:	20001654 	.word	0x20001654

08009940 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009940:	b480      	push	{r7}
 8009942:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009944:	4b04      	ldr	r3, [pc, #16]	@ (8009958 <vTaskSuspendAll+0x18>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	3301      	adds	r3, #1
 800994a:	4a03      	ldr	r2, [pc, #12]	@ (8009958 <vTaskSuspendAll+0x18>)
 800994c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800994e:	bf00      	nop
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	20001678 	.word	0x20001678

0800995c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b084      	sub	sp, #16
 8009960:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009962:	2300      	movs	r3, #0
 8009964:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009966:	2300      	movs	r3, #0
 8009968:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800996a:	4b42      	ldr	r3, [pc, #264]	@ (8009a74 <xTaskResumeAll+0x118>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d10b      	bne.n	800998a <xTaskResumeAll+0x2e>
	__asm volatile
 8009972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009976:	f383 8811 	msr	BASEPRI, r3
 800997a:	f3bf 8f6f 	isb	sy
 800997e:	f3bf 8f4f 	dsb	sy
 8009982:	603b      	str	r3, [r7, #0]
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	e7fd      	b.n	8009986 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800998a:	f001 f93d 	bl	800ac08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800998e:	4b39      	ldr	r3, [pc, #228]	@ (8009a74 <xTaskResumeAll+0x118>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	3b01      	subs	r3, #1
 8009994:	4a37      	ldr	r2, [pc, #220]	@ (8009a74 <xTaskResumeAll+0x118>)
 8009996:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009998:	4b36      	ldr	r3, [pc, #216]	@ (8009a74 <xTaskResumeAll+0x118>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d162      	bne.n	8009a66 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80099a0:	4b35      	ldr	r3, [pc, #212]	@ (8009a78 <xTaskResumeAll+0x11c>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d05e      	beq.n	8009a66 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80099a8:	e02f      	b.n	8009a0a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099aa:	4b34      	ldr	r3, [pc, #208]	@ (8009a7c <xTaskResumeAll+0x120>)
 80099ac:	68db      	ldr	r3, [r3, #12]
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3318      	adds	r3, #24
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fe fffe 	bl	80089b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	3304      	adds	r3, #4
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7fe fff9 	bl	80089b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ca:	4b2d      	ldr	r3, [pc, #180]	@ (8009a80 <xTaskResumeAll+0x124>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	429a      	cmp	r2, r3
 80099d0:	d903      	bls.n	80099da <xTaskResumeAll+0x7e>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009a80 <xTaskResumeAll+0x124>)
 80099d8:	6013      	str	r3, [r2, #0]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099de:	4613      	mov	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4413      	add	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4a27      	ldr	r2, [pc, #156]	@ (8009a84 <xTaskResumeAll+0x128>)
 80099e8:	441a      	add	r2, r3
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	3304      	adds	r3, #4
 80099ee:	4619      	mov	r1, r3
 80099f0:	4610      	mov	r0, r2
 80099f2:	f7fe ff84 	bl	80088fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099fa:	4b23      	ldr	r3, [pc, #140]	@ (8009a88 <xTaskResumeAll+0x12c>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d302      	bcc.n	8009a0a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009a04:	4b21      	ldr	r3, [pc, #132]	@ (8009a8c <xTaskResumeAll+0x130>)
 8009a06:	2201      	movs	r2, #1
 8009a08:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8009a7c <xTaskResumeAll+0x120>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1cb      	bne.n	80099aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d001      	beq.n	8009a1c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009a18:	f000 fb66 	bl	800a0e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8009a90 <xTaskResumeAll+0x134>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d010      	beq.n	8009a4a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009a28:	f000 f846 	bl	8009ab8 <xTaskIncrementTick>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009a32:	4b16      	ldr	r3, [pc, #88]	@ (8009a8c <xTaskResumeAll+0x130>)
 8009a34:	2201      	movs	r2, #1
 8009a36:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d1f1      	bne.n	8009a28 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009a44:	4b12      	ldr	r3, [pc, #72]	@ (8009a90 <xTaskResumeAll+0x134>)
 8009a46:	2200      	movs	r2, #0
 8009a48:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009a4a:	4b10      	ldr	r3, [pc, #64]	@ (8009a8c <xTaskResumeAll+0x130>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d009      	beq.n	8009a66 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009a52:	2301      	movs	r3, #1
 8009a54:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009a56:	4b0f      	ldr	r3, [pc, #60]	@ (8009a94 <xTaskResumeAll+0x138>)
 8009a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	f3bf 8f4f 	dsb	sy
 8009a62:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a66:	f001 f901 	bl	800ac6c <vPortExitCritical>

	return xAlreadyYielded;
 8009a6a:	68bb      	ldr	r3, [r7, #8]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	20001678 	.word	0x20001678
 8009a78:	20001650 	.word	0x20001650
 8009a7c:	20001610 	.word	0x20001610
 8009a80:	20001658 	.word	0x20001658
 8009a84:	20001180 	.word	0x20001180
 8009a88:	2000117c 	.word	0x2000117c
 8009a8c:	20001664 	.word	0x20001664
 8009a90:	20001660 	.word	0x20001660
 8009a94:	e000ed04 	.word	0xe000ed04

08009a98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009a9e:	4b05      	ldr	r3, [pc, #20]	@ (8009ab4 <xTaskGetTickCount+0x1c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009aa4:	687b      	ldr	r3, [r7, #4]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	370c      	adds	r7, #12
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop
 8009ab4:	20001654 	.word	0x20001654

08009ab8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b086      	sub	sp, #24
 8009abc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ac2:	4b4f      	ldr	r3, [pc, #316]	@ (8009c00 <xTaskIncrementTick+0x148>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f040 8090 	bne.w	8009bec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009acc:	4b4d      	ldr	r3, [pc, #308]	@ (8009c04 <xTaskIncrementTick+0x14c>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009ad4:	4a4b      	ldr	r2, [pc, #300]	@ (8009c04 <xTaskIncrementTick+0x14c>)
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d121      	bne.n	8009b24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ae0:	4b49      	ldr	r3, [pc, #292]	@ (8009c08 <xTaskIncrementTick+0x150>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00b      	beq.n	8009b02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	603b      	str	r3, [r7, #0]
}
 8009afc:	bf00      	nop
 8009afe:	bf00      	nop
 8009b00:	e7fd      	b.n	8009afe <xTaskIncrementTick+0x46>
 8009b02:	4b41      	ldr	r3, [pc, #260]	@ (8009c08 <xTaskIncrementTick+0x150>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	60fb      	str	r3, [r7, #12]
 8009b08:	4b40      	ldr	r3, [pc, #256]	@ (8009c0c <xTaskIncrementTick+0x154>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4a3e      	ldr	r2, [pc, #248]	@ (8009c08 <xTaskIncrementTick+0x150>)
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	4a3e      	ldr	r2, [pc, #248]	@ (8009c0c <xTaskIncrementTick+0x154>)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6013      	str	r3, [r2, #0]
 8009b16:	4b3e      	ldr	r3, [pc, #248]	@ (8009c10 <xTaskIncrementTick+0x158>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	4a3c      	ldr	r2, [pc, #240]	@ (8009c10 <xTaskIncrementTick+0x158>)
 8009b1e:	6013      	str	r3, [r2, #0]
 8009b20:	f000 fae2 	bl	800a0e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009b24:	4b3b      	ldr	r3, [pc, #236]	@ (8009c14 <xTaskIncrementTick+0x15c>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	693a      	ldr	r2, [r7, #16]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d349      	bcc.n	8009bc2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b2e:	4b36      	ldr	r3, [pc, #216]	@ (8009c08 <xTaskIncrementTick+0x150>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d104      	bne.n	8009b42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b38:	4b36      	ldr	r3, [pc, #216]	@ (8009c14 <xTaskIncrementTick+0x15c>)
 8009b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b3e:	601a      	str	r2, [r3, #0]
					break;
 8009b40:	e03f      	b.n	8009bc2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b42:	4b31      	ldr	r3, [pc, #196]	@ (8009c08 <xTaskIncrementTick+0x150>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009b52:	693a      	ldr	r2, [r7, #16]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d203      	bcs.n	8009b62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009b5a:	4a2e      	ldr	r2, [pc, #184]	@ (8009c14 <xTaskIncrementTick+0x15c>)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009b60:	e02f      	b.n	8009bc2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	3304      	adds	r3, #4
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7fe ff26 	bl	80089b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d004      	beq.n	8009b7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	3318      	adds	r3, #24
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7fe ff1d 	bl	80089b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b82:	4b25      	ldr	r3, [pc, #148]	@ (8009c18 <xTaskIncrementTick+0x160>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d903      	bls.n	8009b92 <xTaskIncrementTick+0xda>
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8e:	4a22      	ldr	r2, [pc, #136]	@ (8009c18 <xTaskIncrementTick+0x160>)
 8009b90:	6013      	str	r3, [r2, #0]
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b96:	4613      	mov	r3, r2
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	4413      	add	r3, r2
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8009c1c <xTaskIncrementTick+0x164>)
 8009ba0:	441a      	add	r2, r3
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	3304      	adds	r3, #4
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	4610      	mov	r0, r2
 8009baa:	f7fe fea8 	bl	80088fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8009c20 <xTaskIncrementTick+0x168>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d3b8      	bcc.n	8009b2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bc0:	e7b5      	b.n	8009b2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009bc2:	4b17      	ldr	r3, [pc, #92]	@ (8009c20 <xTaskIncrementTick+0x168>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bc8:	4914      	ldr	r1, [pc, #80]	@ (8009c1c <xTaskIncrementTick+0x164>)
 8009bca:	4613      	mov	r3, r2
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	4413      	add	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	440b      	add	r3, r1
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d901      	bls.n	8009bde <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009bde:	4b11      	ldr	r3, [pc, #68]	@ (8009c24 <xTaskIncrementTick+0x16c>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d007      	beq.n	8009bf6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009be6:	2301      	movs	r3, #1
 8009be8:	617b      	str	r3, [r7, #20]
 8009bea:	e004      	b.n	8009bf6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009bec:	4b0e      	ldr	r3, [pc, #56]	@ (8009c28 <xTaskIncrementTick+0x170>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	4a0d      	ldr	r2, [pc, #52]	@ (8009c28 <xTaskIncrementTick+0x170>)
 8009bf4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009bf6:	697b      	ldr	r3, [r7, #20]
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3718      	adds	r7, #24
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}
 8009c00:	20001678 	.word	0x20001678
 8009c04:	20001654 	.word	0x20001654
 8009c08:	20001608 	.word	0x20001608
 8009c0c:	2000160c 	.word	0x2000160c
 8009c10:	20001668 	.word	0x20001668
 8009c14:	20001670 	.word	0x20001670
 8009c18:	20001658 	.word	0x20001658
 8009c1c:	20001180 	.word	0x20001180
 8009c20:	2000117c 	.word	0x2000117c
 8009c24:	20001664 	.word	0x20001664
 8009c28:	20001660 	.word	0x20001660

08009c2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b085      	sub	sp, #20
 8009c30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009c32:	4b2b      	ldr	r3, [pc, #172]	@ (8009ce0 <vTaskSwitchContext+0xb4>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d003      	beq.n	8009c42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8009ce4 <vTaskSwitchContext+0xb8>)
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c40:	e047      	b.n	8009cd2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009c42:	4b28      	ldr	r3, [pc, #160]	@ (8009ce4 <vTaskSwitchContext+0xb8>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c48:	4b27      	ldr	r3, [pc, #156]	@ (8009ce8 <vTaskSwitchContext+0xbc>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	60fb      	str	r3, [r7, #12]
 8009c4e:	e011      	b.n	8009c74 <vTaskSwitchContext+0x48>
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d10b      	bne.n	8009c6e <vTaskSwitchContext+0x42>
	__asm volatile
 8009c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5a:	f383 8811 	msr	BASEPRI, r3
 8009c5e:	f3bf 8f6f 	isb	sy
 8009c62:	f3bf 8f4f 	dsb	sy
 8009c66:	607b      	str	r3, [r7, #4]
}
 8009c68:	bf00      	nop
 8009c6a:	bf00      	nop
 8009c6c:	e7fd      	b.n	8009c6a <vTaskSwitchContext+0x3e>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	60fb      	str	r3, [r7, #12]
 8009c74:	491d      	ldr	r1, [pc, #116]	@ (8009cec <vTaskSwitchContext+0xc0>)
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	440b      	add	r3, r1
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d0e3      	beq.n	8009c50 <vTaskSwitchContext+0x24>
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	4413      	add	r3, r2
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	4a16      	ldr	r2, [pc, #88]	@ (8009cec <vTaskSwitchContext+0xc0>)
 8009c94:	4413      	add	r3, r2
 8009c96:	60bb      	str	r3, [r7, #8]
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	685b      	ldr	r3, [r3, #4]
 8009c9c:	685a      	ldr	r2, [r3, #4]
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	605a      	str	r2, [r3, #4]
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	685a      	ldr	r2, [r3, #4]
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	3308      	adds	r3, #8
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d104      	bne.n	8009cb8 <vTaskSwitchContext+0x8c>
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	685b      	ldr	r3, [r3, #4]
 8009cb2:	685a      	ldr	r2, [r3, #4]
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	605a      	str	r2, [r3, #4]
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8009cf0 <vTaskSwitchContext+0xc4>)
 8009cc0:	6013      	str	r3, [r2, #0]
 8009cc2:	4a09      	ldr	r2, [pc, #36]	@ (8009ce8 <vTaskSwitchContext+0xbc>)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009cc8:	4b09      	ldr	r3, [pc, #36]	@ (8009cf0 <vTaskSwitchContext+0xc4>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	3354      	adds	r3, #84	@ 0x54
 8009cce:	4a09      	ldr	r2, [pc, #36]	@ (8009cf4 <vTaskSwitchContext+0xc8>)
 8009cd0:	6013      	str	r3, [r2, #0]
}
 8009cd2:	bf00      	nop
 8009cd4:	3714      	adds	r7, #20
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop
 8009ce0:	20001678 	.word	0x20001678
 8009ce4:	20001664 	.word	0x20001664
 8009ce8:	20001658 	.word	0x20001658
 8009cec:	20001180 	.word	0x20001180
 8009cf0:	2000117c 	.word	0x2000117c
 8009cf4:	20000100 	.word	0x20000100

08009cf8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d10b      	bne.n	8009d20 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d0c:	f383 8811 	msr	BASEPRI, r3
 8009d10:	f3bf 8f6f 	isb	sy
 8009d14:	f3bf 8f4f 	dsb	sy
 8009d18:	60fb      	str	r3, [r7, #12]
}
 8009d1a:	bf00      	nop
 8009d1c:	bf00      	nop
 8009d1e:	e7fd      	b.n	8009d1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d20:	4b07      	ldr	r3, [pc, #28]	@ (8009d40 <vTaskPlaceOnEventList+0x48>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	3318      	adds	r3, #24
 8009d26:	4619      	mov	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f7fe fe0c 	bl	8008946 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d2e:	2101      	movs	r1, #1
 8009d30:	6838      	ldr	r0, [r7, #0]
 8009d32:	f000 fa87 	bl	800a244 <prvAddCurrentTaskToDelayedList>
}
 8009d36:	bf00      	nop
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}
 8009d3e:	bf00      	nop
 8009d40:	2000117c 	.word	0x2000117c

08009d44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b086      	sub	sp, #24
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10b      	bne.n	8009d6e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d5a:	f383 8811 	msr	BASEPRI, r3
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f3bf 8f4f 	dsb	sy
 8009d66:	617b      	str	r3, [r7, #20]
}
 8009d68:	bf00      	nop
 8009d6a:	bf00      	nop
 8009d6c:	e7fd      	b.n	8009d6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8009d98 <vTaskPlaceOnEventListRestricted+0x54>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	3318      	adds	r3, #24
 8009d74:	4619      	mov	r1, r3
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f7fe fdc1 	bl	80088fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009d82:	f04f 33ff 	mov.w	r3, #4294967295
 8009d86:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009d88:	6879      	ldr	r1, [r7, #4]
 8009d8a:	68b8      	ldr	r0, [r7, #8]
 8009d8c:	f000 fa5a 	bl	800a244 <prvAddCurrentTaskToDelayedList>
	}
 8009d90:	bf00      	nop
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	2000117c 	.word	0x2000117c

08009d9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b086      	sub	sp, #24
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d10b      	bne.n	8009dca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db6:	f383 8811 	msr	BASEPRI, r3
 8009dba:	f3bf 8f6f 	isb	sy
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	60fb      	str	r3, [r7, #12]
}
 8009dc4:	bf00      	nop
 8009dc6:	bf00      	nop
 8009dc8:	e7fd      	b.n	8009dc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	3318      	adds	r3, #24
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f7fe fdf2 	bl	80089b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e4c <xTaskRemoveFromEventList+0xb0>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d11d      	bne.n	8009e18 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	3304      	adds	r3, #4
 8009de0:	4618      	mov	r0, r3
 8009de2:	f7fe fde9 	bl	80089b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dea:	4b19      	ldr	r3, [pc, #100]	@ (8009e50 <xTaskRemoveFromEventList+0xb4>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d903      	bls.n	8009dfa <xTaskRemoveFromEventList+0x5e>
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df6:	4a16      	ldr	r2, [pc, #88]	@ (8009e50 <xTaskRemoveFromEventList+0xb4>)
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dfe:	4613      	mov	r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4a13      	ldr	r2, [pc, #76]	@ (8009e54 <xTaskRemoveFromEventList+0xb8>)
 8009e08:	441a      	add	r2, r3
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	4619      	mov	r1, r3
 8009e10:	4610      	mov	r0, r2
 8009e12:	f7fe fd74 	bl	80088fe <vListInsertEnd>
 8009e16:	e005      	b.n	8009e24 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	3318      	adds	r3, #24
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	480e      	ldr	r0, [pc, #56]	@ (8009e58 <xTaskRemoveFromEventList+0xbc>)
 8009e20:	f7fe fd6d 	bl	80088fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e24:	693b      	ldr	r3, [r7, #16]
 8009e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e28:	4b0c      	ldr	r3, [pc, #48]	@ (8009e5c <xTaskRemoveFromEventList+0xc0>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d905      	bls.n	8009e3e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e32:	2301      	movs	r3, #1
 8009e34:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e36:	4b0a      	ldr	r3, [pc, #40]	@ (8009e60 <xTaskRemoveFromEventList+0xc4>)
 8009e38:	2201      	movs	r2, #1
 8009e3a:	601a      	str	r2, [r3, #0]
 8009e3c:	e001      	b.n	8009e42 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e42:	697b      	ldr	r3, [r7, #20]
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3718      	adds	r7, #24
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	20001678 	.word	0x20001678
 8009e50:	20001658 	.word	0x20001658
 8009e54:	20001180 	.word	0x20001180
 8009e58:	20001610 	.word	0x20001610
 8009e5c:	2000117c 	.word	0x2000117c
 8009e60:	20001664 	.word	0x20001664

08009e64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e6c:	4b06      	ldr	r3, [pc, #24]	@ (8009e88 <vTaskInternalSetTimeOutState+0x24>)
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e74:	4b05      	ldr	r3, [pc, #20]	@ (8009e8c <vTaskInternalSetTimeOutState+0x28>)
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	605a      	str	r2, [r3, #4]
}
 8009e7c:	bf00      	nop
 8009e7e:	370c      	adds	r7, #12
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr
 8009e88:	20001668 	.word	0x20001668
 8009e8c:	20001654 	.word	0x20001654

08009e90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b088      	sub	sp, #32
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10b      	bne.n	8009eb8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	613b      	str	r3, [r7, #16]
}
 8009eb2:	bf00      	nop
 8009eb4:	bf00      	nop
 8009eb6:	e7fd      	b.n	8009eb4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10b      	bne.n	8009ed6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	60fb      	str	r3, [r7, #12]
}
 8009ed0:	bf00      	nop
 8009ed2:	bf00      	nop
 8009ed4:	e7fd      	b.n	8009ed2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009ed6:	f000 fe97 	bl	800ac08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009eda:	4b1d      	ldr	r3, [pc, #116]	@ (8009f50 <xTaskCheckForTimeOut+0xc0>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	69ba      	ldr	r2, [r7, #24]
 8009ee6:	1ad3      	subs	r3, r2, r3
 8009ee8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef2:	d102      	bne.n	8009efa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	61fb      	str	r3, [r7, #28]
 8009ef8:	e023      	b.n	8009f42 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	4b15      	ldr	r3, [pc, #84]	@ (8009f54 <xTaskCheckForTimeOut+0xc4>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d007      	beq.n	8009f16 <xTaskCheckForTimeOut+0x86>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	685b      	ldr	r3, [r3, #4]
 8009f0a:	69ba      	ldr	r2, [r7, #24]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d302      	bcc.n	8009f16 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f10:	2301      	movs	r3, #1
 8009f12:	61fb      	str	r3, [r7, #28]
 8009f14:	e015      	b.n	8009f42 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	697a      	ldr	r2, [r7, #20]
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d20b      	bcs.n	8009f38 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	1ad2      	subs	r2, r2, r3
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f7ff ff99 	bl	8009e64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f32:	2300      	movs	r3, #0
 8009f34:	61fb      	str	r3, [r7, #28]
 8009f36:	e004      	b.n	8009f42 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f42:	f000 fe93 	bl	800ac6c <vPortExitCritical>

	return xReturn;
 8009f46:	69fb      	ldr	r3, [r7, #28]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3720      	adds	r7, #32
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	20001654 	.word	0x20001654
 8009f54:	20001668 	.word	0x20001668

08009f58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009f5c:	4b03      	ldr	r3, [pc, #12]	@ (8009f6c <vTaskMissedYield+0x14>)
 8009f5e:	2201      	movs	r2, #1
 8009f60:	601a      	str	r2, [r3, #0]
}
 8009f62:	bf00      	nop
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	20001664 	.word	0x20001664

08009f70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f78:	f000 f852 	bl	800a020 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f7c:	4b06      	ldr	r3, [pc, #24]	@ (8009f98 <prvIdleTask+0x28>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d9f9      	bls.n	8009f78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f84:	4b05      	ldr	r3, [pc, #20]	@ (8009f9c <prvIdleTask+0x2c>)
 8009f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f8a:	601a      	str	r2, [r3, #0]
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f94:	e7f0      	b.n	8009f78 <prvIdleTask+0x8>
 8009f96:	bf00      	nop
 8009f98:	20001180 	.word	0x20001180
 8009f9c:	e000ed04 	.word	0xe000ed04

08009fa0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	607b      	str	r3, [r7, #4]
 8009faa:	e00c      	b.n	8009fc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4a12      	ldr	r2, [pc, #72]	@ (800a000 <prvInitialiseTaskLists+0x60>)
 8009fb8:	4413      	add	r3, r2
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f7fe fc72 	bl	80088a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	607b      	str	r3, [r7, #4]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2b37      	cmp	r3, #55	@ 0x37
 8009fca:	d9ef      	bls.n	8009fac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009fcc:	480d      	ldr	r0, [pc, #52]	@ (800a004 <prvInitialiseTaskLists+0x64>)
 8009fce:	f7fe fc69 	bl	80088a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009fd2:	480d      	ldr	r0, [pc, #52]	@ (800a008 <prvInitialiseTaskLists+0x68>)
 8009fd4:	f7fe fc66 	bl	80088a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009fd8:	480c      	ldr	r0, [pc, #48]	@ (800a00c <prvInitialiseTaskLists+0x6c>)
 8009fda:	f7fe fc63 	bl	80088a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009fde:	480c      	ldr	r0, [pc, #48]	@ (800a010 <prvInitialiseTaskLists+0x70>)
 8009fe0:	f7fe fc60 	bl	80088a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009fe4:	480b      	ldr	r0, [pc, #44]	@ (800a014 <prvInitialiseTaskLists+0x74>)
 8009fe6:	f7fe fc5d 	bl	80088a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009fea:	4b0b      	ldr	r3, [pc, #44]	@ (800a018 <prvInitialiseTaskLists+0x78>)
 8009fec:	4a05      	ldr	r2, [pc, #20]	@ (800a004 <prvInitialiseTaskLists+0x64>)
 8009fee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800a01c <prvInitialiseTaskLists+0x7c>)
 8009ff2:	4a05      	ldr	r2, [pc, #20]	@ (800a008 <prvInitialiseTaskLists+0x68>)
 8009ff4:	601a      	str	r2, [r3, #0]
}
 8009ff6:	bf00      	nop
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	bf00      	nop
 800a000:	20001180 	.word	0x20001180
 800a004:	200015e0 	.word	0x200015e0
 800a008:	200015f4 	.word	0x200015f4
 800a00c:	20001610 	.word	0x20001610
 800a010:	20001624 	.word	0x20001624
 800a014:	2000163c 	.word	0x2000163c
 800a018:	20001608 	.word	0x20001608
 800a01c:	2000160c 	.word	0x2000160c

0800a020 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a026:	e019      	b.n	800a05c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a028:	f000 fdee 	bl	800ac08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a02c:	4b10      	ldr	r3, [pc, #64]	@ (800a070 <prvCheckTasksWaitingTermination+0x50>)
 800a02e:	68db      	ldr	r3, [r3, #12]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	3304      	adds	r3, #4
 800a038:	4618      	mov	r0, r3
 800a03a:	f7fe fcbd 	bl	80089b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a03e:	4b0d      	ldr	r3, [pc, #52]	@ (800a074 <prvCheckTasksWaitingTermination+0x54>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	3b01      	subs	r3, #1
 800a044:	4a0b      	ldr	r2, [pc, #44]	@ (800a074 <prvCheckTasksWaitingTermination+0x54>)
 800a046:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a048:	4b0b      	ldr	r3, [pc, #44]	@ (800a078 <prvCheckTasksWaitingTermination+0x58>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	3b01      	subs	r3, #1
 800a04e:	4a0a      	ldr	r2, [pc, #40]	@ (800a078 <prvCheckTasksWaitingTermination+0x58>)
 800a050:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a052:	f000 fe0b 	bl	800ac6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 f810 	bl	800a07c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a05c:	4b06      	ldr	r3, [pc, #24]	@ (800a078 <prvCheckTasksWaitingTermination+0x58>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d1e1      	bne.n	800a028 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a064:	bf00      	nop
 800a066:	bf00      	nop
 800a068:	3708      	adds	r7, #8
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	20001624 	.word	0x20001624
 800a074:	20001650 	.word	0x20001650
 800a078:	20001638 	.word	0x20001638

0800a07c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	3354      	adds	r3, #84	@ 0x54
 800a088:	4618      	mov	r0, r3
 800a08a:	f001 fe07 	bl	800bc9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a094:	2b00      	cmp	r3, #0
 800a096:	d108      	bne.n	800a0aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09c:	4618      	mov	r0, r3
 800a09e:	f000 ffa3 	bl	800afe8 <vPortFree>
				vPortFree( pxTCB );
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 ffa0 	bl	800afe8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0a8:	e019      	b.n	800a0de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d103      	bne.n	800a0bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 ff97 	bl	800afe8 <vPortFree>
	}
 800a0ba:	e010      	b.n	800a0de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d00b      	beq.n	800a0de <prvDeleteTCB+0x62>
	__asm volatile
 800a0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	60fb      	str	r3, [r7, #12]
}
 800a0d8:	bf00      	nop
 800a0da:	bf00      	nop
 800a0dc:	e7fd      	b.n	800a0da <prvDeleteTCB+0x5e>
	}
 800a0de:	bf00      	nop
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
	...

0800a0e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a120 <prvResetNextTaskUnblockTime+0x38>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d104      	bne.n	800a102 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a124 <prvResetNextTaskUnblockTime+0x3c>)
 800a0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a0fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a100:	e008      	b.n	800a114 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a102:	4b07      	ldr	r3, [pc, #28]	@ (800a120 <prvResetNextTaskUnblockTime+0x38>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	68db      	ldr	r3, [r3, #12]
 800a10a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	4a04      	ldr	r2, [pc, #16]	@ (800a124 <prvResetNextTaskUnblockTime+0x3c>)
 800a112:	6013      	str	r3, [r2, #0]
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr
 800a120:	20001608 	.word	0x20001608
 800a124:	20001670 	.word	0x20001670

0800a128 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a12e:	4b0b      	ldr	r3, [pc, #44]	@ (800a15c <xTaskGetSchedulerState+0x34>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d102      	bne.n	800a13c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a136:	2301      	movs	r3, #1
 800a138:	607b      	str	r3, [r7, #4]
 800a13a:	e008      	b.n	800a14e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a13c:	4b08      	ldr	r3, [pc, #32]	@ (800a160 <xTaskGetSchedulerState+0x38>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d102      	bne.n	800a14a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a144:	2302      	movs	r3, #2
 800a146:	607b      	str	r3, [r7, #4]
 800a148:	e001      	b.n	800a14e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a14a:	2300      	movs	r3, #0
 800a14c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a14e:	687b      	ldr	r3, [r7, #4]
	}
 800a150:	4618      	mov	r0, r3
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr
 800a15c:	2000165c 	.word	0x2000165c
 800a160:	20001678 	.word	0x20001678

0800a164 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a164:	b580      	push	{r7, lr}
 800a166:	b086      	sub	sp, #24
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d058      	beq.n	800a22c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a17a:	4b2f      	ldr	r3, [pc, #188]	@ (800a238 <xTaskPriorityDisinherit+0xd4>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	693a      	ldr	r2, [r7, #16]
 800a180:	429a      	cmp	r2, r3
 800a182:	d00b      	beq.n	800a19c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	60fb      	str	r3, [r7, #12]
}
 800a196:	bf00      	nop
 800a198:	bf00      	nop
 800a19a:	e7fd      	b.n	800a198 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d10b      	bne.n	800a1bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a8:	f383 8811 	msr	BASEPRI, r3
 800a1ac:	f3bf 8f6f 	isb	sy
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	60bb      	str	r3, [r7, #8]
}
 800a1b6:	bf00      	nop
 800a1b8:	bf00      	nop
 800a1ba:	e7fd      	b.n	800a1b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1c0:	1e5a      	subs	r2, r3, #1
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d02c      	beq.n	800a22c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d128      	bne.n	800a22c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	3304      	adds	r3, #4
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f7fe fbea 	bl	80089b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a23c <xTaskPriorityDisinherit+0xd8>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	429a      	cmp	r2, r3
 800a202:	d903      	bls.n	800a20c <xTaskPriorityDisinherit+0xa8>
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a208:	4a0c      	ldr	r2, [pc, #48]	@ (800a23c <xTaskPriorityDisinherit+0xd8>)
 800a20a:	6013      	str	r3, [r2, #0]
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a210:	4613      	mov	r3, r2
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	4413      	add	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	4a09      	ldr	r2, [pc, #36]	@ (800a240 <xTaskPriorityDisinherit+0xdc>)
 800a21a:	441a      	add	r2, r3
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	3304      	adds	r3, #4
 800a220:	4619      	mov	r1, r3
 800a222:	4610      	mov	r0, r2
 800a224:	f7fe fb6b 	bl	80088fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a228:	2301      	movs	r3, #1
 800a22a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a22c:	697b      	ldr	r3, [r7, #20]
	}
 800a22e:	4618      	mov	r0, r3
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	2000117c 	.word	0x2000117c
 800a23c:	20001658 	.word	0x20001658
 800a240:	20001180 	.word	0x20001180

0800a244 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a24e:	4b21      	ldr	r3, [pc, #132]	@ (800a2d4 <prvAddCurrentTaskToDelayedList+0x90>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a254:	4b20      	ldr	r3, [pc, #128]	@ (800a2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	3304      	adds	r3, #4
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7fe fbac 	bl	80089b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a266:	d10a      	bne.n	800a27e <prvAddCurrentTaskToDelayedList+0x3a>
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d007      	beq.n	800a27e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a26e:	4b1a      	ldr	r3, [pc, #104]	@ (800a2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	3304      	adds	r3, #4
 800a274:	4619      	mov	r1, r3
 800a276:	4819      	ldr	r0, [pc, #100]	@ (800a2dc <prvAddCurrentTaskToDelayedList+0x98>)
 800a278:	f7fe fb41 	bl	80088fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a27c:	e026      	b.n	800a2cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4413      	add	r3, r2
 800a284:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a286:	4b14      	ldr	r3, [pc, #80]	@ (800a2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	429a      	cmp	r2, r3
 800a294:	d209      	bcs.n	800a2aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a296:	4b12      	ldr	r3, [pc, #72]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	4b0f      	ldr	r3, [pc, #60]	@ (800a2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	3304      	adds	r3, #4
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	4610      	mov	r0, r2
 800a2a4:	f7fe fb4f 	bl	8008946 <vListInsert>
}
 800a2a8:	e010      	b.n	800a2cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a2e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	4b0a      	ldr	r3, [pc, #40]	@ (800a2d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3304      	adds	r3, #4
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	4610      	mov	r0, r2
 800a2b8:	f7fe fb45 	bl	8008946 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a2e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68ba      	ldr	r2, [r7, #8]
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d202      	bcs.n	800a2cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a2c6:	4a08      	ldr	r2, [pc, #32]	@ (800a2e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	6013      	str	r3, [r2, #0]
}
 800a2cc:	bf00      	nop
 800a2ce:	3710      	adds	r7, #16
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}
 800a2d4:	20001654 	.word	0x20001654
 800a2d8:	2000117c 	.word	0x2000117c
 800a2dc:	2000163c 	.word	0x2000163c
 800a2e0:	2000160c 	.word	0x2000160c
 800a2e4:	20001608 	.word	0x20001608
 800a2e8:	20001670 	.word	0x20001670

0800a2ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b08a      	sub	sp, #40	@ 0x28
 800a2f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a2f6:	f000 fb13 	bl	800a920 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a2fa:	4b1d      	ldr	r3, [pc, #116]	@ (800a370 <xTimerCreateTimerTask+0x84>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d021      	beq.n	800a346 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a302:	2300      	movs	r3, #0
 800a304:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a306:	2300      	movs	r3, #0
 800a308:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a30a:	1d3a      	adds	r2, r7, #4
 800a30c:	f107 0108 	add.w	r1, r7, #8
 800a310:	f107 030c 	add.w	r3, r7, #12
 800a314:	4618      	mov	r0, r3
 800a316:	f7fe faab 	bl	8008870 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a31a:	6879      	ldr	r1, [r7, #4]
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	9202      	str	r2, [sp, #8]
 800a322:	9301      	str	r3, [sp, #4]
 800a324:	2302      	movs	r3, #2
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	2300      	movs	r3, #0
 800a32a:	460a      	mov	r2, r1
 800a32c:	4911      	ldr	r1, [pc, #68]	@ (800a374 <xTimerCreateTimerTask+0x88>)
 800a32e:	4812      	ldr	r0, [pc, #72]	@ (800a378 <xTimerCreateTimerTask+0x8c>)
 800a330:	f7ff f8a2 	bl	8009478 <xTaskCreateStatic>
 800a334:	4603      	mov	r3, r0
 800a336:	4a11      	ldr	r2, [pc, #68]	@ (800a37c <xTimerCreateTimerTask+0x90>)
 800a338:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a33a:	4b10      	ldr	r3, [pc, #64]	@ (800a37c <xTimerCreateTimerTask+0x90>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a342:	2301      	movs	r3, #1
 800a344:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10b      	bne.n	800a364 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	613b      	str	r3, [r7, #16]
}
 800a35e:	bf00      	nop
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a364:	697b      	ldr	r3, [r7, #20]
}
 800a366:	4618      	mov	r0, r3
 800a368:	3718      	adds	r7, #24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	200016ac 	.word	0x200016ac
 800a374:	0800beb0 	.word	0x0800beb0
 800a378:	0800a4b9 	.word	0x0800a4b9
 800a37c:	200016b0 	.word	0x200016b0

0800a380 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b08a      	sub	sp, #40	@ 0x28
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a38e:	2300      	movs	r3, #0
 800a390:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d10b      	bne.n	800a3b0 <xTimerGenericCommand+0x30>
	__asm volatile
 800a398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	623b      	str	r3, [r7, #32]
}
 800a3aa:	bf00      	nop
 800a3ac:	bf00      	nop
 800a3ae:	e7fd      	b.n	800a3ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a3b0:	4b19      	ldr	r3, [pc, #100]	@ (800a418 <xTimerGenericCommand+0x98>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d02a      	beq.n	800a40e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	2b05      	cmp	r3, #5
 800a3c8:	dc18      	bgt.n	800a3fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a3ca:	f7ff fead 	bl	800a128 <xTaskGetSchedulerState>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d109      	bne.n	800a3e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a3d4:	4b10      	ldr	r3, [pc, #64]	@ (800a418 <xTimerGenericCommand+0x98>)
 800a3d6:	6818      	ldr	r0, [r3, #0]
 800a3d8:	f107 0110 	add.w	r1, r7, #16
 800a3dc:	2300      	movs	r3, #0
 800a3de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3e0:	f7fe fc5a 	bl	8008c98 <xQueueGenericSend>
 800a3e4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a3e6:	e012      	b.n	800a40e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a3e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a418 <xTimerGenericCommand+0x98>)
 800a3ea:	6818      	ldr	r0, [r3, #0]
 800a3ec:	f107 0110 	add.w	r1, r7, #16
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f7fe fc50 	bl	8008c98 <xQueueGenericSend>
 800a3f8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a3fa:	e008      	b.n	800a40e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a3fc:	4b06      	ldr	r3, [pc, #24]	@ (800a418 <xTimerGenericCommand+0x98>)
 800a3fe:	6818      	ldr	r0, [r3, #0]
 800a400:	f107 0110 	add.w	r1, r7, #16
 800a404:	2300      	movs	r3, #0
 800a406:	683a      	ldr	r2, [r7, #0]
 800a408:	f7fe fd48 	bl	8008e9c <xQueueGenericSendFromISR>
 800a40c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a410:	4618      	mov	r0, r3
 800a412:	3728      	adds	r7, #40	@ 0x28
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}
 800a418:	200016ac 	.word	0x200016ac

0800a41c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b088      	sub	sp, #32
 800a420:	af02      	add	r7, sp, #8
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a426:	4b23      	ldr	r3, [pc, #140]	@ (800a4b4 <prvProcessExpiredTimer+0x98>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68db      	ldr	r3, [r3, #12]
 800a42c:	68db      	ldr	r3, [r3, #12]
 800a42e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	3304      	adds	r3, #4
 800a434:	4618      	mov	r0, r3
 800a436:	f7fe fabf 	bl	80089b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a440:	f003 0304 	and.w	r3, r3, #4
 800a444:	2b00      	cmp	r3, #0
 800a446:	d023      	beq.n	800a490 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	699a      	ldr	r2, [r3, #24]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	18d1      	adds	r1, r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	683a      	ldr	r2, [r7, #0]
 800a454:	6978      	ldr	r0, [r7, #20]
 800a456:	f000 f8d5 	bl	800a604 <prvInsertTimerInActiveList>
 800a45a:	4603      	mov	r3, r0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d020      	beq.n	800a4a2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a460:	2300      	movs	r3, #0
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	2300      	movs	r3, #0
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	2100      	movs	r1, #0
 800a46a:	6978      	ldr	r0, [r7, #20]
 800a46c:	f7ff ff88 	bl	800a380 <xTimerGenericCommand>
 800a470:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d114      	bne.n	800a4a2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a47c:	f383 8811 	msr	BASEPRI, r3
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	60fb      	str	r3, [r7, #12]
}
 800a48a:	bf00      	nop
 800a48c:	bf00      	nop
 800a48e:	e7fd      	b.n	800a48c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a496:	f023 0301 	bic.w	r3, r3, #1
 800a49a:	b2da      	uxtb	r2, r3
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	6a1b      	ldr	r3, [r3, #32]
 800a4a6:	6978      	ldr	r0, [r7, #20]
 800a4a8:	4798      	blx	r3
}
 800a4aa:	bf00      	nop
 800a4ac:	3718      	adds	r7, #24
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
 800a4b2:	bf00      	nop
 800a4b4:	200016a4 	.word	0x200016a4

0800a4b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a4c0:	f107 0308 	add.w	r3, r7, #8
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f000 f859 	bl	800a57c <prvGetNextExpireTime>
 800a4ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	4619      	mov	r1, r3
 800a4d0:	68f8      	ldr	r0, [r7, #12]
 800a4d2:	f000 f805 	bl	800a4e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a4d6:	f000 f8d7 	bl	800a688 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a4da:	bf00      	nop
 800a4dc:	e7f0      	b.n	800a4c0 <prvTimerTask+0x8>
	...

0800a4e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a4ea:	f7ff fa29 	bl	8009940 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a4ee:	f107 0308 	add.w	r3, r7, #8
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 f866 	bl	800a5c4 <prvSampleTimeNow>
 800a4f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d130      	bne.n	800a562 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10a      	bne.n	800a51c <prvProcessTimerOrBlockTask+0x3c>
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d806      	bhi.n	800a51c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a50e:	f7ff fa25 	bl	800995c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a512:	68f9      	ldr	r1, [r7, #12]
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f7ff ff81 	bl	800a41c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a51a:	e024      	b.n	800a566 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d008      	beq.n	800a534 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a522:	4b13      	ldr	r3, [pc, #76]	@ (800a570 <prvProcessTimerOrBlockTask+0x90>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d101      	bne.n	800a530 <prvProcessTimerOrBlockTask+0x50>
 800a52c:	2301      	movs	r3, #1
 800a52e:	e000      	b.n	800a532 <prvProcessTimerOrBlockTask+0x52>
 800a530:	2300      	movs	r3, #0
 800a532:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a534:	4b0f      	ldr	r3, [pc, #60]	@ (800a574 <prvProcessTimerOrBlockTask+0x94>)
 800a536:	6818      	ldr	r0, [r3, #0]
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	1ad3      	subs	r3, r2, r3
 800a53e:	683a      	ldr	r2, [r7, #0]
 800a540:	4619      	mov	r1, r3
 800a542:	f7fe ff65 	bl	8009410 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a546:	f7ff fa09 	bl	800995c <xTaskResumeAll>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10a      	bne.n	800a566 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a550:	4b09      	ldr	r3, [pc, #36]	@ (800a578 <prvProcessTimerOrBlockTask+0x98>)
 800a552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a556:	601a      	str	r2, [r3, #0]
 800a558:	f3bf 8f4f 	dsb	sy
 800a55c:	f3bf 8f6f 	isb	sy
}
 800a560:	e001      	b.n	800a566 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a562:	f7ff f9fb 	bl	800995c <xTaskResumeAll>
}
 800a566:	bf00      	nop
 800a568:	3710      	adds	r7, #16
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	200016a8 	.word	0x200016a8
 800a574:	200016ac 	.word	0x200016ac
 800a578:	e000ed04 	.word	0xe000ed04

0800a57c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a57c:	b480      	push	{r7}
 800a57e:	b085      	sub	sp, #20
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a584:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c0 <prvGetNextExpireTime+0x44>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d101      	bne.n	800a592 <prvGetNextExpireTime+0x16>
 800a58e:	2201      	movs	r2, #1
 800a590:	e000      	b.n	800a594 <prvGetNextExpireTime+0x18>
 800a592:	2200      	movs	r2, #0
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d105      	bne.n	800a5ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a5a0:	4b07      	ldr	r3, [pc, #28]	@ (800a5c0 <prvGetNextExpireTime+0x44>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68db      	ldr	r3, [r3, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	60fb      	str	r3, [r7, #12]
 800a5aa:	e001      	b.n	800a5b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3714      	adds	r7, #20
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5bc:	4770      	bx	lr
 800a5be:	bf00      	nop
 800a5c0:	200016a4 	.word	0x200016a4

0800a5c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b084      	sub	sp, #16
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a5cc:	f7ff fa64 	bl	8009a98 <xTaskGetTickCount>
 800a5d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a5d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a600 <prvSampleTimeNow+0x3c>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	68fa      	ldr	r2, [r7, #12]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d205      	bcs.n	800a5e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a5dc:	f000 f93a 	bl	800a854 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	601a      	str	r2, [r3, #0]
 800a5e6:	e002      	b.n	800a5ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a5ee:	4a04      	ldr	r2, [pc, #16]	@ (800a600 <prvSampleTimeNow+0x3c>)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	200016b4 	.word	0x200016b4

0800a604 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
 800a610:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a612:	2300      	movs	r3, #0
 800a614:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a622:	68ba      	ldr	r2, [r7, #8]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	429a      	cmp	r2, r3
 800a628:	d812      	bhi.n	800a650 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a62a:	687a      	ldr	r2, [r7, #4]
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	1ad2      	subs	r2, r2, r3
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	429a      	cmp	r2, r3
 800a636:	d302      	bcc.n	800a63e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a638:	2301      	movs	r3, #1
 800a63a:	617b      	str	r3, [r7, #20]
 800a63c:	e01b      	b.n	800a676 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a63e:	4b10      	ldr	r3, [pc, #64]	@ (800a680 <prvInsertTimerInActiveList+0x7c>)
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3304      	adds	r3, #4
 800a646:	4619      	mov	r1, r3
 800a648:	4610      	mov	r0, r2
 800a64a:	f7fe f97c 	bl	8008946 <vListInsert>
 800a64e:	e012      	b.n	800a676 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	429a      	cmp	r2, r3
 800a656:	d206      	bcs.n	800a666 <prvInsertTimerInActiveList+0x62>
 800a658:	68ba      	ldr	r2, [r7, #8]
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d302      	bcc.n	800a666 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a660:	2301      	movs	r3, #1
 800a662:	617b      	str	r3, [r7, #20]
 800a664:	e007      	b.n	800a676 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a666:	4b07      	ldr	r3, [pc, #28]	@ (800a684 <prvInsertTimerInActiveList+0x80>)
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	3304      	adds	r3, #4
 800a66e:	4619      	mov	r1, r3
 800a670:	4610      	mov	r0, r2
 800a672:	f7fe f968 	bl	8008946 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a676:	697b      	ldr	r3, [r7, #20]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	200016a8 	.word	0x200016a8
 800a684:	200016a4 	.word	0x200016a4

0800a688 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b08e      	sub	sp, #56	@ 0x38
 800a68c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a68e:	e0ce      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2b00      	cmp	r3, #0
 800a694:	da19      	bge.n	800a6ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a696:	1d3b      	adds	r3, r7, #4
 800a698:	3304      	adds	r3, #4
 800a69a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d10b      	bne.n	800a6ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	61fb      	str	r3, [r7, #28]
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop
 800a6b8:	e7fd      	b.n	800a6b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6c0:	6850      	ldr	r0, [r2, #4]
 800a6c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6c4:	6892      	ldr	r2, [r2, #8]
 800a6c6:	4611      	mov	r1, r2
 800a6c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f2c0 80ae 	blt.w	800a82e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d8:	695b      	ldr	r3, [r3, #20]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d004      	beq.n	800a6e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e0:	3304      	adds	r3, #4
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fe f968 	bl	80089b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a6e8:	463b      	mov	r3, r7
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7ff ff6a 	bl	800a5c4 <prvSampleTimeNow>
 800a6f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2b09      	cmp	r3, #9
 800a6f6:	f200 8097 	bhi.w	800a828 <prvProcessReceivedCommands+0x1a0>
 800a6fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a700 <prvProcessReceivedCommands+0x78>)
 800a6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a700:	0800a729 	.word	0x0800a729
 800a704:	0800a729 	.word	0x0800a729
 800a708:	0800a729 	.word	0x0800a729
 800a70c:	0800a79f 	.word	0x0800a79f
 800a710:	0800a7b3 	.word	0x0800a7b3
 800a714:	0800a7ff 	.word	0x0800a7ff
 800a718:	0800a729 	.word	0x0800a729
 800a71c:	0800a729 	.word	0x0800a729
 800a720:	0800a79f 	.word	0x0800a79f
 800a724:	0800a7b3 	.word	0x0800a7b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a72a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a72e:	f043 0301 	orr.w	r3, r3, #1
 800a732:	b2da      	uxtb	r2, r3
 800a734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a736:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a73a:	68ba      	ldr	r2, [r7, #8]
 800a73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73e:	699b      	ldr	r3, [r3, #24]
 800a740:	18d1      	adds	r1, r2, r3
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a746:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a748:	f7ff ff5c 	bl	800a604 <prvInsertTimerInActiveList>
 800a74c:	4603      	mov	r3, r0
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d06c      	beq.n	800a82c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a754:	6a1b      	ldr	r3, [r3, #32]
 800a756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a758:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a75c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a760:	f003 0304 	and.w	r3, r3, #4
 800a764:	2b00      	cmp	r3, #0
 800a766:	d061      	beq.n	800a82c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a768:	68ba      	ldr	r2, [r7, #8]
 800a76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76c:	699b      	ldr	r3, [r3, #24]
 800a76e:	441a      	add	r2, r3
 800a770:	2300      	movs	r3, #0
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	2300      	movs	r3, #0
 800a776:	2100      	movs	r1, #0
 800a778:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a77a:	f7ff fe01 	bl	800a380 <xTimerGenericCommand>
 800a77e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a780:	6a3b      	ldr	r3, [r7, #32]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d152      	bne.n	800a82c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a78a:	f383 8811 	msr	BASEPRI, r3
 800a78e:	f3bf 8f6f 	isb	sy
 800a792:	f3bf 8f4f 	dsb	sy
 800a796:	61bb      	str	r3, [r7, #24]
}
 800a798:	bf00      	nop
 800a79a:	bf00      	nop
 800a79c:	e7fd      	b.n	800a79a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a79e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7a4:	f023 0301 	bic.w	r3, r3, #1
 800a7a8:	b2da      	uxtb	r2, r3
 800a7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a7b0:	e03d      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7b8:	f043 0301 	orr.w	r3, r3, #1
 800a7bc:	b2da      	uxtb	r2, r3
 800a7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a7ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10b      	bne.n	800a7ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a7d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d6:	f383 8811 	msr	BASEPRI, r3
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	617b      	str	r3, [r7, #20]
}
 800a7e4:	bf00      	nop
 800a7e6:	bf00      	nop
 800a7e8:	e7fd      	b.n	800a7e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ec:	699a      	ldr	r2, [r3, #24]
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	18d1      	adds	r1, r2, r3
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7f8:	f7ff ff04 	bl	800a604 <prvInsertTimerInActiveList>
					break;
 800a7fc:	e017      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a7fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a804:	f003 0302 	and.w	r3, r3, #2
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d103      	bne.n	800a814 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a80c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a80e:	f000 fbeb 	bl	800afe8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a812:	e00c      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a816:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a81a:	f023 0301 	bic.w	r3, r3, #1
 800a81e:	b2da      	uxtb	r2, r3
 800a820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a822:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a826:	e002      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a828:	bf00      	nop
 800a82a:	e000      	b.n	800a82e <prvProcessReceivedCommands+0x1a6>
					break;
 800a82c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a82e:	4b08      	ldr	r3, [pc, #32]	@ (800a850 <prvProcessReceivedCommands+0x1c8>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	1d39      	adds	r1, r7, #4
 800a834:	2200      	movs	r2, #0
 800a836:	4618      	mov	r0, r3
 800a838:	f7fe fbce 	bl	8008fd8 <xQueueReceive>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	f47f af26 	bne.w	800a690 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a844:	bf00      	nop
 800a846:	bf00      	nop
 800a848:	3730      	adds	r7, #48	@ 0x30
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	200016ac 	.word	0x200016ac

0800a854 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b088      	sub	sp, #32
 800a858:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a85a:	e049      	b.n	800a8f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a85c:	4b2e      	ldr	r3, [pc, #184]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a866:	4b2c      	ldr	r3, [pc, #176]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68db      	ldr	r3, [r3, #12]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	3304      	adds	r3, #4
 800a874:	4618      	mov	r0, r3
 800a876:	f7fe f89f 	bl	80089b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	6a1b      	ldr	r3, [r3, #32]
 800a87e:	68f8      	ldr	r0, [r7, #12]
 800a880:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d02f      	beq.n	800a8f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	699b      	ldr	r3, [r3, #24]
 800a894:	693a      	ldr	r2, [r7, #16]
 800a896:	4413      	add	r3, r2
 800a898:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a89a:	68ba      	ldr	r2, [r7, #8]
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d90e      	bls.n	800a8c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a8ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	3304      	adds	r3, #4
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	4610      	mov	r0, r2
 800a8ba:	f7fe f844 	bl	8008946 <vListInsert>
 800a8be:	e017      	b.n	800a8f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	9300      	str	r3, [sp, #0]
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	693a      	ldr	r2, [r7, #16]
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	68f8      	ldr	r0, [r7, #12]
 800a8cc:	f7ff fd58 	bl	800a380 <xTimerGenericCommand>
 800a8d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d10b      	bne.n	800a8f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a8d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8dc:	f383 8811 	msr	BASEPRI, r3
 800a8e0:	f3bf 8f6f 	isb	sy
 800a8e4:	f3bf 8f4f 	dsb	sy
 800a8e8:	603b      	str	r3, [r7, #0]
}
 800a8ea:	bf00      	nop
 800a8ec:	bf00      	nop
 800a8ee:	e7fd      	b.n	800a8ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a8f0:	4b09      	ldr	r3, [pc, #36]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d1b0      	bne.n	800a85c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a8fa:	4b07      	ldr	r3, [pc, #28]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a900:	4b06      	ldr	r3, [pc, #24]	@ (800a91c <prvSwitchTimerLists+0xc8>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a04      	ldr	r2, [pc, #16]	@ (800a918 <prvSwitchTimerLists+0xc4>)
 800a906:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a908:	4a04      	ldr	r2, [pc, #16]	@ (800a91c <prvSwitchTimerLists+0xc8>)
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	6013      	str	r3, [r2, #0]
}
 800a90e:	bf00      	nop
 800a910:	3718      	adds	r7, #24
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
 800a916:	bf00      	nop
 800a918:	200016a4 	.word	0x200016a4
 800a91c:	200016a8 	.word	0x200016a8

0800a920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a926:	f000 f96f 	bl	800ac08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a92a:	4b15      	ldr	r3, [pc, #84]	@ (800a980 <prvCheckForValidListAndQueue+0x60>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d120      	bne.n	800a974 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a932:	4814      	ldr	r0, [pc, #80]	@ (800a984 <prvCheckForValidListAndQueue+0x64>)
 800a934:	f7fd ffb6 	bl	80088a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a938:	4813      	ldr	r0, [pc, #76]	@ (800a988 <prvCheckForValidListAndQueue+0x68>)
 800a93a:	f7fd ffb3 	bl	80088a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a93e:	4b13      	ldr	r3, [pc, #76]	@ (800a98c <prvCheckForValidListAndQueue+0x6c>)
 800a940:	4a10      	ldr	r2, [pc, #64]	@ (800a984 <prvCheckForValidListAndQueue+0x64>)
 800a942:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a944:	4b12      	ldr	r3, [pc, #72]	@ (800a990 <prvCheckForValidListAndQueue+0x70>)
 800a946:	4a10      	ldr	r2, [pc, #64]	@ (800a988 <prvCheckForValidListAndQueue+0x68>)
 800a948:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a94a:	2300      	movs	r3, #0
 800a94c:	9300      	str	r3, [sp, #0]
 800a94e:	4b11      	ldr	r3, [pc, #68]	@ (800a994 <prvCheckForValidListAndQueue+0x74>)
 800a950:	4a11      	ldr	r2, [pc, #68]	@ (800a998 <prvCheckForValidListAndQueue+0x78>)
 800a952:	2110      	movs	r1, #16
 800a954:	200a      	movs	r0, #10
 800a956:	f7fe f8c3 	bl	8008ae0 <xQueueGenericCreateStatic>
 800a95a:	4603      	mov	r3, r0
 800a95c:	4a08      	ldr	r2, [pc, #32]	@ (800a980 <prvCheckForValidListAndQueue+0x60>)
 800a95e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a960:	4b07      	ldr	r3, [pc, #28]	@ (800a980 <prvCheckForValidListAndQueue+0x60>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d005      	beq.n	800a974 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a968:	4b05      	ldr	r3, [pc, #20]	@ (800a980 <prvCheckForValidListAndQueue+0x60>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	490b      	ldr	r1, [pc, #44]	@ (800a99c <prvCheckForValidListAndQueue+0x7c>)
 800a96e:	4618      	mov	r0, r3
 800a970:	f7fe fd24 	bl	80093bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a974:	f000 f97a 	bl	800ac6c <vPortExitCritical>
}
 800a978:	bf00      	nop
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	200016ac 	.word	0x200016ac
 800a984:	2000167c 	.word	0x2000167c
 800a988:	20001690 	.word	0x20001690
 800a98c:	200016a4 	.word	0x200016a4
 800a990:	200016a8 	.word	0x200016a8
 800a994:	20001758 	.word	0x20001758
 800a998:	200016b8 	.word	0x200016b8
 800a99c:	0800beb8 	.word	0x0800beb8

0800a9a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b085      	sub	sp, #20
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60f8      	str	r0, [r7, #12]
 800a9a8:	60b9      	str	r1, [r7, #8]
 800a9aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	3b04      	subs	r3, #4
 800a9b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a9b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	3b04      	subs	r3, #4
 800a9be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	f023 0201 	bic.w	r2, r3, #1
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	3b04      	subs	r3, #4
 800a9ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a9d0:	4a0c      	ldr	r2, [pc, #48]	@ (800aa04 <pxPortInitialiseStack+0x64>)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3b14      	subs	r3, #20
 800a9da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	3b04      	subs	r3, #4
 800a9e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f06f 0202 	mvn.w	r2, #2
 800a9ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	3b20      	subs	r3, #32
 800a9f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3714      	adds	r7, #20
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr
 800aa04:	0800aa09 	.word	0x0800aa09

0800aa08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aa12:	4b13      	ldr	r3, [pc, #76]	@ (800aa60 <prvTaskExitError+0x58>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa1a:	d00b      	beq.n	800aa34 <prvTaskExitError+0x2c>
	__asm volatile
 800aa1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa20:	f383 8811 	msr	BASEPRI, r3
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	f3bf 8f4f 	dsb	sy
 800aa2c:	60fb      	str	r3, [r7, #12]
}
 800aa2e:	bf00      	nop
 800aa30:	bf00      	nop
 800aa32:	e7fd      	b.n	800aa30 <prvTaskExitError+0x28>
	__asm volatile
 800aa34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa38:	f383 8811 	msr	BASEPRI, r3
 800aa3c:	f3bf 8f6f 	isb	sy
 800aa40:	f3bf 8f4f 	dsb	sy
 800aa44:	60bb      	str	r3, [r7, #8]
}
 800aa46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa48:	bf00      	nop
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d0fc      	beq.n	800aa4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa50:	bf00      	nop
 800aa52:	bf00      	nop
 800aa54:	3714      	adds	r7, #20
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr
 800aa5e:	bf00      	nop
 800aa60:	20000098 	.word	0x20000098
	...

0800aa70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa70:	4b07      	ldr	r3, [pc, #28]	@ (800aa90 <pxCurrentTCBConst2>)
 800aa72:	6819      	ldr	r1, [r3, #0]
 800aa74:	6808      	ldr	r0, [r1, #0]
 800aa76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7a:	f380 8809 	msr	PSP, r0
 800aa7e:	f3bf 8f6f 	isb	sy
 800aa82:	f04f 0000 	mov.w	r0, #0
 800aa86:	f380 8811 	msr	BASEPRI, r0
 800aa8a:	4770      	bx	lr
 800aa8c:	f3af 8000 	nop.w

0800aa90 <pxCurrentTCBConst2>:
 800aa90:	2000117c 	.word	0x2000117c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa94:	bf00      	nop
 800aa96:	bf00      	nop

0800aa98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa98:	4808      	ldr	r0, [pc, #32]	@ (800aabc <prvPortStartFirstTask+0x24>)
 800aa9a:	6800      	ldr	r0, [r0, #0]
 800aa9c:	6800      	ldr	r0, [r0, #0]
 800aa9e:	f380 8808 	msr	MSP, r0
 800aaa2:	f04f 0000 	mov.w	r0, #0
 800aaa6:	f380 8814 	msr	CONTROL, r0
 800aaaa:	b662      	cpsie	i
 800aaac:	b661      	cpsie	f
 800aaae:	f3bf 8f4f 	dsb	sy
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	df00      	svc	0
 800aab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aaba:	bf00      	nop
 800aabc:	e000ed08 	.word	0xe000ed08

0800aac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b086      	sub	sp, #24
 800aac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aac6:	4b47      	ldr	r3, [pc, #284]	@ (800abe4 <xPortStartScheduler+0x124>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4a47      	ldr	r2, [pc, #284]	@ (800abe8 <xPortStartScheduler+0x128>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d10b      	bne.n	800aae8 <xPortStartScheduler+0x28>
	__asm volatile
 800aad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad4:	f383 8811 	msr	BASEPRI, r3
 800aad8:	f3bf 8f6f 	isb	sy
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	60fb      	str	r3, [r7, #12]
}
 800aae2:	bf00      	nop
 800aae4:	bf00      	nop
 800aae6:	e7fd      	b.n	800aae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aae8:	4b3e      	ldr	r3, [pc, #248]	@ (800abe4 <xPortStartScheduler+0x124>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a3f      	ldr	r2, [pc, #252]	@ (800abec <xPortStartScheduler+0x12c>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d10b      	bne.n	800ab0a <xPortStartScheduler+0x4a>
	__asm volatile
 800aaf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaf6:	f383 8811 	msr	BASEPRI, r3
 800aafa:	f3bf 8f6f 	isb	sy
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	613b      	str	r3, [r7, #16]
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop
 800ab08:	e7fd      	b.n	800ab06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ab0a:	4b39      	ldr	r3, [pc, #228]	@ (800abf0 <xPortStartScheduler+0x130>)
 800ab0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	781b      	ldrb	r3, [r3, #0]
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	22ff      	movs	r2, #255	@ 0xff
 800ab1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ab24:	78fb      	ldrb	r3, [r7, #3]
 800ab26:	b2db      	uxtb	r3, r3
 800ab28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ab2c:	b2da      	uxtb	r2, r3
 800ab2e:	4b31      	ldr	r3, [pc, #196]	@ (800abf4 <xPortStartScheduler+0x134>)
 800ab30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ab32:	4b31      	ldr	r3, [pc, #196]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab34:	2207      	movs	r2, #7
 800ab36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab38:	e009      	b.n	800ab4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ab3a:	4b2f      	ldr	r3, [pc, #188]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	3b01      	subs	r3, #1
 800ab40:	4a2d      	ldr	r2, [pc, #180]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ab44:	78fb      	ldrb	r3, [r7, #3]
 800ab46:	b2db      	uxtb	r3, r3
 800ab48:	005b      	lsls	r3, r3, #1
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab4e:	78fb      	ldrb	r3, [r7, #3]
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab56:	2b80      	cmp	r3, #128	@ 0x80
 800ab58:	d0ef      	beq.n	800ab3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab5a:	4b27      	ldr	r3, [pc, #156]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f1c3 0307 	rsb	r3, r3, #7
 800ab62:	2b04      	cmp	r3, #4
 800ab64:	d00b      	beq.n	800ab7e <xPortStartScheduler+0xbe>
	__asm volatile
 800ab66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab6a:	f383 8811 	msr	BASEPRI, r3
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f3bf 8f4f 	dsb	sy
 800ab76:	60bb      	str	r3, [r7, #8]
}
 800ab78:	bf00      	nop
 800ab7a:	bf00      	nop
 800ab7c:	e7fd      	b.n	800ab7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab7e:	4b1e      	ldr	r3, [pc, #120]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	021b      	lsls	r3, r3, #8
 800ab84:	4a1c      	ldr	r2, [pc, #112]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab88:	4b1b      	ldr	r3, [pc, #108]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab90:	4a19      	ldr	r2, [pc, #100]	@ (800abf8 <xPortStartScheduler+0x138>)
 800ab92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	b2da      	uxtb	r2, r3
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab9c:	4b17      	ldr	r3, [pc, #92]	@ (800abfc <xPortStartScheduler+0x13c>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a16      	ldr	r2, [pc, #88]	@ (800abfc <xPortStartScheduler+0x13c>)
 800aba2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aba6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aba8:	4b14      	ldr	r3, [pc, #80]	@ (800abfc <xPortStartScheduler+0x13c>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a13      	ldr	r2, [pc, #76]	@ (800abfc <xPortStartScheduler+0x13c>)
 800abae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800abb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800abb4:	f000 f8da 	bl	800ad6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800abb8:	4b11      	ldr	r3, [pc, #68]	@ (800ac00 <xPortStartScheduler+0x140>)
 800abba:	2200      	movs	r2, #0
 800abbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800abbe:	f000 f8f9 	bl	800adb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800abc2:	4b10      	ldr	r3, [pc, #64]	@ (800ac04 <xPortStartScheduler+0x144>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a0f      	ldr	r2, [pc, #60]	@ (800ac04 <xPortStartScheduler+0x144>)
 800abc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800abcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800abce:	f7ff ff63 	bl	800aa98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800abd2:	f7ff f82b 	bl	8009c2c <vTaskSwitchContext>
	prvTaskExitError();
 800abd6:	f7ff ff17 	bl	800aa08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800abda:	2300      	movs	r3, #0
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3718      	adds	r7, #24
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	e000ed00 	.word	0xe000ed00
 800abe8:	410fc271 	.word	0x410fc271
 800abec:	410fc270 	.word	0x410fc270
 800abf0:	e000e400 	.word	0xe000e400
 800abf4:	200017a8 	.word	0x200017a8
 800abf8:	200017ac 	.word	0x200017ac
 800abfc:	e000ed20 	.word	0xe000ed20
 800ac00:	20000098 	.word	0x20000098
 800ac04:	e000ef34 	.word	0xe000ef34

0800ac08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	607b      	str	r3, [r7, #4]
}
 800ac20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ac22:	4b10      	ldr	r3, [pc, #64]	@ (800ac64 <vPortEnterCritical+0x5c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	3301      	adds	r3, #1
 800ac28:	4a0e      	ldr	r2, [pc, #56]	@ (800ac64 <vPortEnterCritical+0x5c>)
 800ac2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ac2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ac64 <vPortEnterCritical+0x5c>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	d110      	bne.n	800ac56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ac34:	4b0c      	ldr	r3, [pc, #48]	@ (800ac68 <vPortEnterCritical+0x60>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d00b      	beq.n	800ac56 <vPortEnterCritical+0x4e>
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	603b      	str	r3, [r7, #0]
}
 800ac50:	bf00      	nop
 800ac52:	bf00      	nop
 800ac54:	e7fd      	b.n	800ac52 <vPortEnterCritical+0x4a>
	}
}
 800ac56:	bf00      	nop
 800ac58:	370c      	adds	r7, #12
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr
 800ac62:	bf00      	nop
 800ac64:	20000098 	.word	0x20000098
 800ac68:	e000ed04 	.word	0xe000ed04

0800ac6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac72:	4b12      	ldr	r3, [pc, #72]	@ (800acbc <vPortExitCritical+0x50>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d10b      	bne.n	800ac92 <vPortExitCritical+0x26>
	__asm volatile
 800ac7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7e:	f383 8811 	msr	BASEPRI, r3
 800ac82:	f3bf 8f6f 	isb	sy
 800ac86:	f3bf 8f4f 	dsb	sy
 800ac8a:	607b      	str	r3, [r7, #4]
}
 800ac8c:	bf00      	nop
 800ac8e:	bf00      	nop
 800ac90:	e7fd      	b.n	800ac8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac92:	4b0a      	ldr	r3, [pc, #40]	@ (800acbc <vPortExitCritical+0x50>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	3b01      	subs	r3, #1
 800ac98:	4a08      	ldr	r2, [pc, #32]	@ (800acbc <vPortExitCritical+0x50>)
 800ac9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac9c:	4b07      	ldr	r3, [pc, #28]	@ (800acbc <vPortExitCritical+0x50>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d105      	bne.n	800acb0 <vPortExitCritical+0x44>
 800aca4:	2300      	movs	r3, #0
 800aca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	f383 8811 	msr	BASEPRI, r3
}
 800acae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800acb0:	bf00      	nop
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	20000098 	.word	0x20000098

0800acc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800acc0:	f3ef 8009 	mrs	r0, PSP
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	4b15      	ldr	r3, [pc, #84]	@ (800ad20 <pxCurrentTCBConst>)
 800acca:	681a      	ldr	r2, [r3, #0]
 800accc:	f01e 0f10 	tst.w	lr, #16
 800acd0:	bf08      	it	eq
 800acd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800acd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acda:	6010      	str	r0, [r2, #0]
 800acdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ace0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ace4:	f380 8811 	msr	BASEPRI, r0
 800ace8:	f3bf 8f4f 	dsb	sy
 800acec:	f3bf 8f6f 	isb	sy
 800acf0:	f7fe ff9c 	bl	8009c2c <vTaskSwitchContext>
 800acf4:	f04f 0000 	mov.w	r0, #0
 800acf8:	f380 8811 	msr	BASEPRI, r0
 800acfc:	bc09      	pop	{r0, r3}
 800acfe:	6819      	ldr	r1, [r3, #0]
 800ad00:	6808      	ldr	r0, [r1, #0]
 800ad02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad06:	f01e 0f10 	tst.w	lr, #16
 800ad0a:	bf08      	it	eq
 800ad0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ad10:	f380 8809 	msr	PSP, r0
 800ad14:	f3bf 8f6f 	isb	sy
 800ad18:	4770      	bx	lr
 800ad1a:	bf00      	nop
 800ad1c:	f3af 8000 	nop.w

0800ad20 <pxCurrentTCBConst>:
 800ad20:	2000117c 	.word	0x2000117c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ad24:	bf00      	nop
 800ad26:	bf00      	nop

0800ad28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b082      	sub	sp, #8
 800ad2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad32:	f383 8811 	msr	BASEPRI, r3
 800ad36:	f3bf 8f6f 	isb	sy
 800ad3a:	f3bf 8f4f 	dsb	sy
 800ad3e:	607b      	str	r3, [r7, #4]
}
 800ad40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad42:	f7fe feb9 	bl	8009ab8 <xTaskIncrementTick>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d003      	beq.n	800ad54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad4c:	4b06      	ldr	r3, [pc, #24]	@ (800ad68 <xPortSysTickHandler+0x40>)
 800ad4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad52:	601a      	str	r2, [r3, #0]
 800ad54:	2300      	movs	r3, #0
 800ad56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	f383 8811 	msr	BASEPRI, r3
}
 800ad5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ad60:	bf00      	nop
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}
 800ad68:	e000ed04 	.word	0xe000ed04

0800ad6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad70:	4b0b      	ldr	r3, [pc, #44]	@ (800ada0 <vPortSetupTimerInterrupt+0x34>)
 800ad72:	2200      	movs	r2, #0
 800ad74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad76:	4b0b      	ldr	r3, [pc, #44]	@ (800ada4 <vPortSetupTimerInterrupt+0x38>)
 800ad78:	2200      	movs	r2, #0
 800ad7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad7c:	4b0a      	ldr	r3, [pc, #40]	@ (800ada8 <vPortSetupTimerInterrupt+0x3c>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a0a      	ldr	r2, [pc, #40]	@ (800adac <vPortSetupTimerInterrupt+0x40>)
 800ad82:	fba2 2303 	umull	r2, r3, r2, r3
 800ad86:	099b      	lsrs	r3, r3, #6
 800ad88:	4a09      	ldr	r2, [pc, #36]	@ (800adb0 <vPortSetupTimerInterrupt+0x44>)
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad8e:	4b04      	ldr	r3, [pc, #16]	@ (800ada0 <vPortSetupTimerInterrupt+0x34>)
 800ad90:	2207      	movs	r2, #7
 800ad92:	601a      	str	r2, [r3, #0]
}
 800ad94:	bf00      	nop
 800ad96:	46bd      	mov	sp, r7
 800ad98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9c:	4770      	bx	lr
 800ad9e:	bf00      	nop
 800ada0:	e000e010 	.word	0xe000e010
 800ada4:	e000e018 	.word	0xe000e018
 800ada8:	20000000 	.word	0x20000000
 800adac:	10624dd3 	.word	0x10624dd3
 800adb0:	e000e014 	.word	0xe000e014

0800adb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800adb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800adc4 <vPortEnableVFP+0x10>
 800adb8:	6801      	ldr	r1, [r0, #0]
 800adba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800adbe:	6001      	str	r1, [r0, #0]
 800adc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800adc2:	bf00      	nop
 800adc4:	e000ed88 	.word	0xe000ed88

0800adc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800adc8:	b480      	push	{r7}
 800adca:	b085      	sub	sp, #20
 800adcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800adce:	f3ef 8305 	mrs	r3, IPSR
 800add2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2b0f      	cmp	r3, #15
 800add8:	d915      	bls.n	800ae06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800adda:	4a18      	ldr	r2, [pc, #96]	@ (800ae3c <vPortValidateInterruptPriority+0x74>)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	4413      	add	r3, r2
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ade4:	4b16      	ldr	r3, [pc, #88]	@ (800ae40 <vPortValidateInterruptPriority+0x78>)
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	7afa      	ldrb	r2, [r7, #11]
 800adea:	429a      	cmp	r2, r3
 800adec:	d20b      	bcs.n	800ae06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800adee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf2:	f383 8811 	msr	BASEPRI, r3
 800adf6:	f3bf 8f6f 	isb	sy
 800adfa:	f3bf 8f4f 	dsb	sy
 800adfe:	607b      	str	r3, [r7, #4]
}
 800ae00:	bf00      	nop
 800ae02:	bf00      	nop
 800ae04:	e7fd      	b.n	800ae02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ae06:	4b0f      	ldr	r3, [pc, #60]	@ (800ae44 <vPortValidateInterruptPriority+0x7c>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ae0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ae48 <vPortValidateInterruptPriority+0x80>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	429a      	cmp	r2, r3
 800ae14:	d90b      	bls.n	800ae2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ae16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1a:	f383 8811 	msr	BASEPRI, r3
 800ae1e:	f3bf 8f6f 	isb	sy
 800ae22:	f3bf 8f4f 	dsb	sy
 800ae26:	603b      	str	r3, [r7, #0]
}
 800ae28:	bf00      	nop
 800ae2a:	bf00      	nop
 800ae2c:	e7fd      	b.n	800ae2a <vPortValidateInterruptPriority+0x62>
	}
 800ae2e:	bf00      	nop
 800ae30:	3714      	adds	r7, #20
 800ae32:	46bd      	mov	sp, r7
 800ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	e000e3f0 	.word	0xe000e3f0
 800ae40:	200017a8 	.word	0x200017a8
 800ae44:	e000ed0c 	.word	0xe000ed0c
 800ae48:	200017ac 	.word	0x200017ac

0800ae4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b08a      	sub	sp, #40	@ 0x28
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae54:	2300      	movs	r3, #0
 800ae56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae58:	f7fe fd72 	bl	8009940 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae5c:	4b5c      	ldr	r3, [pc, #368]	@ (800afd0 <pvPortMalloc+0x184>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d101      	bne.n	800ae68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae64:	f000 f924 	bl	800b0b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae68:	4b5a      	ldr	r3, [pc, #360]	@ (800afd4 <pvPortMalloc+0x188>)
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	4013      	ands	r3, r2
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f040 8095 	bne.w	800afa0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d01e      	beq.n	800aeba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ae7c:	2208      	movs	r2, #8
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4413      	add	r3, r2
 800ae82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f003 0307 	and.w	r3, r3, #7
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d015      	beq.n	800aeba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f023 0307 	bic.w	r3, r3, #7
 800ae94:	3308      	adds	r3, #8
 800ae96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f003 0307 	and.w	r3, r3, #7
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d00b      	beq.n	800aeba <pvPortMalloc+0x6e>
	__asm volatile
 800aea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea6:	f383 8811 	msr	BASEPRI, r3
 800aeaa:	f3bf 8f6f 	isb	sy
 800aeae:	f3bf 8f4f 	dsb	sy
 800aeb2:	617b      	str	r3, [r7, #20]
}
 800aeb4:	bf00      	nop
 800aeb6:	bf00      	nop
 800aeb8:	e7fd      	b.n	800aeb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d06f      	beq.n	800afa0 <pvPortMalloc+0x154>
 800aec0:	4b45      	ldr	r3, [pc, #276]	@ (800afd8 <pvPortMalloc+0x18c>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d86a      	bhi.n	800afa0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aeca:	4b44      	ldr	r3, [pc, #272]	@ (800afdc <pvPortMalloc+0x190>)
 800aecc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aece:	4b43      	ldr	r3, [pc, #268]	@ (800afdc <pvPortMalloc+0x190>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aed4:	e004      	b.n	800aee0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee2:	685b      	ldr	r3, [r3, #4]
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d903      	bls.n	800aef2 <pvPortMalloc+0xa6>
 800aeea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d1f1      	bne.n	800aed6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aef2:	4b37      	ldr	r3, [pc, #220]	@ (800afd0 <pvPortMalloc+0x184>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d051      	beq.n	800afa0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aefc:	6a3b      	ldr	r3, [r7, #32]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2208      	movs	r2, #8
 800af02:	4413      	add	r3, r2
 800af04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800af06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	6a3b      	ldr	r3, [r7, #32]
 800af0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800af0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af10:	685a      	ldr	r2, [r3, #4]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	1ad2      	subs	r2, r2, r3
 800af16:	2308      	movs	r3, #8
 800af18:	005b      	lsls	r3, r3, #1
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d920      	bls.n	800af60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800af1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4413      	add	r3, r2
 800af24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	f003 0307 	and.w	r3, r3, #7
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00b      	beq.n	800af48 <pvPortMalloc+0xfc>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	613b      	str	r3, [r7, #16]
}
 800af42:	bf00      	nop
 800af44:	bf00      	nop
 800af46:	e7fd      	b.n	800af44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800af48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af4a:	685a      	ldr	r2, [r3, #4]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	1ad2      	subs	r2, r2, r3
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af5a:	69b8      	ldr	r0, [r7, #24]
 800af5c:	f000 f90a 	bl	800b174 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af60:	4b1d      	ldr	r3, [pc, #116]	@ (800afd8 <pvPortMalloc+0x18c>)
 800af62:	681a      	ldr	r2, [r3, #0]
 800af64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	1ad3      	subs	r3, r2, r3
 800af6a:	4a1b      	ldr	r2, [pc, #108]	@ (800afd8 <pvPortMalloc+0x18c>)
 800af6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af6e:	4b1a      	ldr	r3, [pc, #104]	@ (800afd8 <pvPortMalloc+0x18c>)
 800af70:	681a      	ldr	r2, [r3, #0]
 800af72:	4b1b      	ldr	r3, [pc, #108]	@ (800afe0 <pvPortMalloc+0x194>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	429a      	cmp	r2, r3
 800af78:	d203      	bcs.n	800af82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af7a:	4b17      	ldr	r3, [pc, #92]	@ (800afd8 <pvPortMalloc+0x18c>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	4a18      	ldr	r2, [pc, #96]	@ (800afe0 <pvPortMalloc+0x194>)
 800af80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af84:	685a      	ldr	r2, [r3, #4]
 800af86:	4b13      	ldr	r3, [pc, #76]	@ (800afd4 <pvPortMalloc+0x188>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	431a      	orrs	r2, r3
 800af8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	2200      	movs	r2, #0
 800af94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800af96:	4b13      	ldr	r3, [pc, #76]	@ (800afe4 <pvPortMalloc+0x198>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	3301      	adds	r3, #1
 800af9c:	4a11      	ldr	r2, [pc, #68]	@ (800afe4 <pvPortMalloc+0x198>)
 800af9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800afa0:	f7fe fcdc 	bl	800995c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	f003 0307 	and.w	r3, r3, #7
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00b      	beq.n	800afc6 <pvPortMalloc+0x17a>
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	60fb      	str	r3, [r7, #12]
}
 800afc0:	bf00      	nop
 800afc2:	bf00      	nop
 800afc4:	e7fd      	b.n	800afc2 <pvPortMalloc+0x176>
	return pvReturn;
 800afc6:	69fb      	ldr	r3, [r7, #28]
}
 800afc8:	4618      	mov	r0, r3
 800afca:	3728      	adds	r7, #40	@ 0x28
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}
 800afd0:	200053b8 	.word	0x200053b8
 800afd4:	200053cc 	.word	0x200053cc
 800afd8:	200053bc 	.word	0x200053bc
 800afdc:	200053b0 	.word	0x200053b0
 800afe0:	200053c0 	.word	0x200053c0
 800afe4:	200053c4 	.word	0x200053c4

0800afe8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b086      	sub	sp, #24
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d04f      	beq.n	800b09a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800affa:	2308      	movs	r3, #8
 800affc:	425b      	negs	r3, r3
 800affe:	697a      	ldr	r2, [r7, #20]
 800b000:	4413      	add	r3, r2
 800b002:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	685a      	ldr	r2, [r3, #4]
 800b00c:	4b25      	ldr	r3, [pc, #148]	@ (800b0a4 <vPortFree+0xbc>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4013      	ands	r3, r2
 800b012:	2b00      	cmp	r3, #0
 800b014:	d10b      	bne.n	800b02e <vPortFree+0x46>
	__asm volatile
 800b016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b01a:	f383 8811 	msr	BASEPRI, r3
 800b01e:	f3bf 8f6f 	isb	sy
 800b022:	f3bf 8f4f 	dsb	sy
 800b026:	60fb      	str	r3, [r7, #12]
}
 800b028:	bf00      	nop
 800b02a:	bf00      	nop
 800b02c:	e7fd      	b.n	800b02a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d00b      	beq.n	800b04e <vPortFree+0x66>
	__asm volatile
 800b036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b03a:	f383 8811 	msr	BASEPRI, r3
 800b03e:	f3bf 8f6f 	isb	sy
 800b042:	f3bf 8f4f 	dsb	sy
 800b046:	60bb      	str	r3, [r7, #8]
}
 800b048:	bf00      	nop
 800b04a:	bf00      	nop
 800b04c:	e7fd      	b.n	800b04a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	685a      	ldr	r2, [r3, #4]
 800b052:	4b14      	ldr	r3, [pc, #80]	@ (800b0a4 <vPortFree+0xbc>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4013      	ands	r3, r2
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d01e      	beq.n	800b09a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d11a      	bne.n	800b09a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	685a      	ldr	r2, [r3, #4]
 800b068:	4b0e      	ldr	r3, [pc, #56]	@ (800b0a4 <vPortFree+0xbc>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	43db      	mvns	r3, r3
 800b06e:	401a      	ands	r2, r3
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b074:	f7fe fc64 	bl	8009940 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	4b0a      	ldr	r3, [pc, #40]	@ (800b0a8 <vPortFree+0xc0>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4413      	add	r3, r2
 800b082:	4a09      	ldr	r2, [pc, #36]	@ (800b0a8 <vPortFree+0xc0>)
 800b084:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b086:	6938      	ldr	r0, [r7, #16]
 800b088:	f000 f874 	bl	800b174 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b08c:	4b07      	ldr	r3, [pc, #28]	@ (800b0ac <vPortFree+0xc4>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	3301      	adds	r3, #1
 800b092:	4a06      	ldr	r2, [pc, #24]	@ (800b0ac <vPortFree+0xc4>)
 800b094:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b096:	f7fe fc61 	bl	800995c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b09a:	bf00      	nop
 800b09c:	3718      	adds	r7, #24
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	200053cc 	.word	0x200053cc
 800b0a8:	200053bc 	.word	0x200053bc
 800b0ac:	200053c8 	.word	0x200053c8

0800b0b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b085      	sub	sp, #20
 800b0b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b0b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b0ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b0bc:	4b27      	ldr	r3, [pc, #156]	@ (800b15c <prvHeapInit+0xac>)
 800b0be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f003 0307 	and.w	r3, r3, #7
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d00c      	beq.n	800b0e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	3307      	adds	r3, #7
 800b0ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f023 0307 	bic.w	r3, r3, #7
 800b0d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b0d8:	68ba      	ldr	r2, [r7, #8]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	1ad3      	subs	r3, r2, r3
 800b0de:	4a1f      	ldr	r2, [pc, #124]	@ (800b15c <prvHeapInit+0xac>)
 800b0e0:	4413      	add	r3, r2
 800b0e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b0e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b160 <prvHeapInit+0xb0>)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b0ee:	4b1c      	ldr	r3, [pc, #112]	@ (800b160 <prvHeapInit+0xb0>)
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	68ba      	ldr	r2, [r7, #8]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b0fc:	2208      	movs	r2, #8
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	1a9b      	subs	r3, r3, r2
 800b102:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	f023 0307 	bic.w	r3, r3, #7
 800b10a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4a15      	ldr	r2, [pc, #84]	@ (800b164 <prvHeapInit+0xb4>)
 800b110:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b112:	4b14      	ldr	r3, [pc, #80]	@ (800b164 <prvHeapInit+0xb4>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2200      	movs	r2, #0
 800b118:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b11a:	4b12      	ldr	r3, [pc, #72]	@ (800b164 <prvHeapInit+0xb4>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2200      	movs	r2, #0
 800b120:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	68fa      	ldr	r2, [r7, #12]
 800b12a:	1ad2      	subs	r2, r2, r3
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b130:	4b0c      	ldr	r3, [pc, #48]	@ (800b164 <prvHeapInit+0xb4>)
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	4a0a      	ldr	r2, [pc, #40]	@ (800b168 <prvHeapInit+0xb8>)
 800b13e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	4a09      	ldr	r2, [pc, #36]	@ (800b16c <prvHeapInit+0xbc>)
 800b146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b148:	4b09      	ldr	r3, [pc, #36]	@ (800b170 <prvHeapInit+0xc0>)
 800b14a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b14e:	601a      	str	r2, [r3, #0]
}
 800b150:	bf00      	nop
 800b152:	3714      	adds	r7, #20
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr
 800b15c:	200017b0 	.word	0x200017b0
 800b160:	200053b0 	.word	0x200053b0
 800b164:	200053b8 	.word	0x200053b8
 800b168:	200053c0 	.word	0x200053c0
 800b16c:	200053bc 	.word	0x200053bc
 800b170:	200053cc 	.word	0x200053cc

0800b174 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b174:	b480      	push	{r7}
 800b176:	b085      	sub	sp, #20
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b17c:	4b28      	ldr	r3, [pc, #160]	@ (800b220 <prvInsertBlockIntoFreeList+0xac>)
 800b17e:	60fb      	str	r3, [r7, #12]
 800b180:	e002      	b.n	800b188 <prvInsertBlockIntoFreeList+0x14>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	60fb      	str	r3, [r7, #12]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	429a      	cmp	r2, r3
 800b190:	d8f7      	bhi.n	800b182 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	4413      	add	r3, r2
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d108      	bne.n	800b1b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	685a      	ldr	r2, [r3, #4]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	441a      	add	r2, r3
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	68ba      	ldr	r2, [r7, #8]
 800b1c0:	441a      	add	r2, r3
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	429a      	cmp	r2, r3
 800b1c8:	d118      	bne.n	800b1fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	4b15      	ldr	r3, [pc, #84]	@ (800b224 <prvInsertBlockIntoFreeList+0xb0>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	429a      	cmp	r2, r3
 800b1d4:	d00d      	beq.n	800b1f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	685a      	ldr	r2, [r3, #4]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	441a      	add	r2, r3
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	601a      	str	r2, [r3, #0]
 800b1f0:	e008      	b.n	800b204 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b1f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b224 <prvInsertBlockIntoFreeList+0xb0>)
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	601a      	str	r2, [r3, #0]
 800b1fa:	e003      	b.n	800b204 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b204:	68fa      	ldr	r2, [r7, #12]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d002      	beq.n	800b212 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b212:	bf00      	nop
 800b214:	3714      	adds	r7, #20
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	200053b0 	.word	0x200053b0
 800b224:	200053b8 	.word	0x200053b8

0800b228 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b22c:	2200      	movs	r2, #0
 800b22e:	4912      	ldr	r1, [pc, #72]	@ (800b278 <MX_USB_DEVICE_Init+0x50>)
 800b230:	4812      	ldr	r0, [pc, #72]	@ (800b27c <MX_USB_DEVICE_Init+0x54>)
 800b232:	f7fb fe35 	bl	8006ea0 <USBD_Init>
 800b236:	4603      	mov	r3, r0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d001      	beq.n	800b240 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b23c:	f7f5 fd32 	bl	8000ca4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b240:	490f      	ldr	r1, [pc, #60]	@ (800b280 <MX_USB_DEVICE_Init+0x58>)
 800b242:	480e      	ldr	r0, [pc, #56]	@ (800b27c <MX_USB_DEVICE_Init+0x54>)
 800b244:	f7fb fe5c 	bl	8006f00 <USBD_RegisterClass>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d001      	beq.n	800b252 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b24e:	f7f5 fd29 	bl	8000ca4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b252:	490c      	ldr	r1, [pc, #48]	@ (800b284 <MX_USB_DEVICE_Init+0x5c>)
 800b254:	4809      	ldr	r0, [pc, #36]	@ (800b27c <MX_USB_DEVICE_Init+0x54>)
 800b256:	f7fb fd93 	bl	8006d80 <USBD_CDC_RegisterInterface>
 800b25a:	4603      	mov	r3, r0
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d001      	beq.n	800b264 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b260:	f7f5 fd20 	bl	8000ca4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b264:	4805      	ldr	r0, [pc, #20]	@ (800b27c <MX_USB_DEVICE_Init+0x54>)
 800b266:	f7fb fe81 	bl	8006f6c <USBD_Start>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d001      	beq.n	800b274 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b270:	f7f5 fd18 	bl	8000ca4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b274:	bf00      	nop
 800b276:	bd80      	pop	{r7, pc}
 800b278:	200000b0 	.word	0x200000b0
 800b27c:	200053d0 	.word	0x200053d0
 800b280:	20000018 	.word	0x20000018
 800b284:	2000009c 	.word	0x2000009c

0800b288 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b28c:	2200      	movs	r2, #0
 800b28e:	4905      	ldr	r1, [pc, #20]	@ (800b2a4 <CDC_Init_FS+0x1c>)
 800b290:	4805      	ldr	r0, [pc, #20]	@ (800b2a8 <CDC_Init_FS+0x20>)
 800b292:	f7fb fd8f 	bl	8006db4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b296:	4905      	ldr	r1, [pc, #20]	@ (800b2ac <CDC_Init_FS+0x24>)
 800b298:	4803      	ldr	r0, [pc, #12]	@ (800b2a8 <CDC_Init_FS+0x20>)
 800b29a:	f7fb fdad 	bl	8006df8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b29e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	20005eac 	.word	0x20005eac
 800b2a8:	200053d0 	.word	0x200053d0
 800b2ac:	200056ac 	.word	0x200056ac

0800b2b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b2b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr

0800b2c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	6039      	str	r1, [r7, #0]
 800b2ca:	71fb      	strb	r3, [r7, #7]
 800b2cc:	4613      	mov	r3, r2
 800b2ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b2d0:	79fb      	ldrb	r3, [r7, #7]
 800b2d2:	2b23      	cmp	r3, #35	@ 0x23
 800b2d4:	d84a      	bhi.n	800b36c <CDC_Control_FS+0xac>
 800b2d6:	a201      	add	r2, pc, #4	@ (adr r2, 800b2dc <CDC_Control_FS+0x1c>)
 800b2d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2dc:	0800b36d 	.word	0x0800b36d
 800b2e0:	0800b36d 	.word	0x0800b36d
 800b2e4:	0800b36d 	.word	0x0800b36d
 800b2e8:	0800b36d 	.word	0x0800b36d
 800b2ec:	0800b36d 	.word	0x0800b36d
 800b2f0:	0800b36d 	.word	0x0800b36d
 800b2f4:	0800b36d 	.word	0x0800b36d
 800b2f8:	0800b36d 	.word	0x0800b36d
 800b2fc:	0800b36d 	.word	0x0800b36d
 800b300:	0800b36d 	.word	0x0800b36d
 800b304:	0800b36d 	.word	0x0800b36d
 800b308:	0800b36d 	.word	0x0800b36d
 800b30c:	0800b36d 	.word	0x0800b36d
 800b310:	0800b36d 	.word	0x0800b36d
 800b314:	0800b36d 	.word	0x0800b36d
 800b318:	0800b36d 	.word	0x0800b36d
 800b31c:	0800b36d 	.word	0x0800b36d
 800b320:	0800b36d 	.word	0x0800b36d
 800b324:	0800b36d 	.word	0x0800b36d
 800b328:	0800b36d 	.word	0x0800b36d
 800b32c:	0800b36d 	.word	0x0800b36d
 800b330:	0800b36d 	.word	0x0800b36d
 800b334:	0800b36d 	.word	0x0800b36d
 800b338:	0800b36d 	.word	0x0800b36d
 800b33c:	0800b36d 	.word	0x0800b36d
 800b340:	0800b36d 	.word	0x0800b36d
 800b344:	0800b36d 	.word	0x0800b36d
 800b348:	0800b36d 	.word	0x0800b36d
 800b34c:	0800b36d 	.word	0x0800b36d
 800b350:	0800b36d 	.word	0x0800b36d
 800b354:	0800b36d 	.word	0x0800b36d
 800b358:	0800b36d 	.word	0x0800b36d
 800b35c:	0800b36d 	.word	0x0800b36d
 800b360:	0800b36d 	.word	0x0800b36d
 800b364:	0800b36d 	.word	0x0800b36d
 800b368:	0800b36d 	.word	0x0800b36d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b36c:	bf00      	nop
  }

  return (USBD_OK);
 800b36e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b370:	4618      	mov	r0, r3
 800b372:	370c      	adds	r7, #12
 800b374:	46bd      	mov	sp, r7
 800b376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37a:	4770      	bx	lr

0800b37c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for(uint32_t i = 0; i<*Len; i++)
 800b386:	2300      	movs	r3, #0
 800b388:	60fb      	str	r3, [r7, #12]
 800b38a:	e02f      	b.n	800b3ec <CDC_Receive_FS+0x70>
	{
		uint8_t b = Buf[i];
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	4413      	add	r3, r2
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	72fb      	strb	r3, [r7, #11]

		if(rxIndex == 0 && b !=0xAA) continue;
 800b396:	4b1e      	ldr	r3, [pc, #120]	@ (800b410 <CDC_Receive_FS+0x94>)
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d102      	bne.n	800b3a4 <CDC_Receive_FS+0x28>
 800b39e:	7afb      	ldrb	r3, [r7, #11]
 800b3a0:	2baa      	cmp	r3, #170	@ 0xaa
 800b3a2:	d11f      	bne.n	800b3e4 <CDC_Receive_FS+0x68>

		rxBuffer[rxIndex++] = b;
 800b3a4:	4b1a      	ldr	r3, [pc, #104]	@ (800b410 <CDC_Receive_FS+0x94>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	1c5a      	adds	r2, r3, #1
 800b3aa:	b2d1      	uxtb	r1, r2
 800b3ac:	4a18      	ldr	r2, [pc, #96]	@ (800b410 <CDC_Receive_FS+0x94>)
 800b3ae:	7011      	strb	r1, [r2, #0]
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	4a18      	ldr	r2, [pc, #96]	@ (800b414 <CDC_Receive_FS+0x98>)
 800b3b4:	7afb      	ldrb	r3, [r7, #11]
 800b3b6:	5453      	strb	r3, [r2, r1]

		if(rxIndex == PACKET_SIZE)
 800b3b8:	4b15      	ldr	r3, [pc, #84]	@ (800b410 <CDC_Receive_FS+0x94>)
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	2b0b      	cmp	r3, #11
 800b3be:	d112      	bne.n	800b3e6 <CDC_Receive_FS+0x6a>
  __ASM volatile ("cpsid i" : : : "memory");
 800b3c0:	b672      	cpsid	i
}
 800b3c2:	bf00      	nop
		{
			__disable_irq();
			memcpy((void*)&active_packet, (void*)rxBuffer, PACKET_SIZE);
 800b3c4:	4b14      	ldr	r3, [pc, #80]	@ (800b418 <CDC_Receive_FS+0x9c>)
 800b3c6:	4a13      	ldr	r2, [pc, #76]	@ (800b414 <CDC_Receive_FS+0x98>)
 800b3c8:	6810      	ldr	r0, [r2, #0]
 800b3ca:	6851      	ldr	r1, [r2, #4]
 800b3cc:	6018      	str	r0, [r3, #0]
 800b3ce:	6059      	str	r1, [r3, #4]
 800b3d0:	8911      	ldrh	r1, [r2, #8]
 800b3d2:	7a92      	ldrb	r2, [r2, #10]
 800b3d4:	8119      	strh	r1, [r3, #8]
 800b3d6:	729a      	strb	r2, [r3, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 800b3d8:	b662      	cpsie	i
}
 800b3da:	bf00      	nop
			__enable_irq();
			rxIndex = 0;
 800b3dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b410 <CDC_Receive_FS+0x94>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	701a      	strb	r2, [r3, #0]
 800b3e2:	e000      	b.n	800b3e6 <CDC_Receive_FS+0x6a>
		if(rxIndex == 0 && b !=0xAA) continue;
 800b3e4:	bf00      	nop
	for(uint32_t i = 0; i<*Len; i++)
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	60fb      	str	r3, [r7, #12]
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	68fa      	ldr	r2, [r7, #12]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d3ca      	bcc.n	800b38c <CDC_Receive_FS+0x10>
		}

	}

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b3f6:	6879      	ldr	r1, [r7, #4]
 800b3f8:	4808      	ldr	r0, [pc, #32]	@ (800b41c <CDC_Receive_FS+0xa0>)
 800b3fa:	f7fb fcfd 	bl	8006df8 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b3fe:	4807      	ldr	r0, [pc, #28]	@ (800b41c <CDC_Receive_FS+0xa0>)
 800b400:	f7fb fd18 	bl	8006e34 <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800b404:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b406:	4618      	mov	r0, r3
 800b408:	3710      	adds	r7, #16
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}
 800b40e:	bf00      	nop
 800b410:	200009dc 	.word	0x200009dc
 800b414:	2000099c 	.word	0x2000099c
 800b418:	20000990 	.word	0x20000990
 800b41c:	200053d0 	.word	0x200053d0

0800b420 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b420:	b480      	push	{r7}
 800b422:	b087      	sub	sp, #28
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	4613      	mov	r3, r2
 800b42c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b42e:	2300      	movs	r3, #0
 800b430:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b432:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b436:	4618      	mov	r0, r3
 800b438:	371c      	adds	r7, #28
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
	...

0800b444 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b444:	b480      	push	{r7}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	4603      	mov	r3, r0
 800b44c:	6039      	str	r1, [r7, #0]
 800b44e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	2212      	movs	r2, #18
 800b454:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b456:	4b03      	ldr	r3, [pc, #12]	@ (800b464 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b458:	4618      	mov	r0, r3
 800b45a:	370c      	adds	r7, #12
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	200000cc 	.word	0x200000cc

0800b468 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	4603      	mov	r3, r0
 800b470:	6039      	str	r1, [r7, #0]
 800b472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2204      	movs	r2, #4
 800b478:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b47a:	4b03      	ldr	r3, [pc, #12]	@ (800b488 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	370c      	adds	r7, #12
 800b480:	46bd      	mov	sp, r7
 800b482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b486:	4770      	bx	lr
 800b488:	200000e0 	.word	0x200000e0

0800b48c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b082      	sub	sp, #8
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	6039      	str	r1, [r7, #0]
 800b496:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b498:	79fb      	ldrb	r3, [r7, #7]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d105      	bne.n	800b4aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b49e:	683a      	ldr	r2, [r7, #0]
 800b4a0:	4907      	ldr	r1, [pc, #28]	@ (800b4c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4a2:	4808      	ldr	r0, [pc, #32]	@ (800b4c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b4a4:	f7fc ff28 	bl	80082f8 <USBD_GetString>
 800b4a8:	e004      	b.n	800b4b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	4904      	ldr	r1, [pc, #16]	@ (800b4c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4ae:	4805      	ldr	r0, [pc, #20]	@ (800b4c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b4b0:	f7fc ff22 	bl	80082f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4b4:	4b02      	ldr	r3, [pc, #8]	@ (800b4c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	200066ac 	.word	0x200066ac
 800b4c4:	0800bec0 	.word	0x0800bec0

0800b4c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b082      	sub	sp, #8
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	6039      	str	r1, [r7, #0]
 800b4d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b4d4:	683a      	ldr	r2, [r7, #0]
 800b4d6:	4904      	ldr	r1, [pc, #16]	@ (800b4e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b4d8:	4804      	ldr	r0, [pc, #16]	@ (800b4ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b4da:	f7fc ff0d 	bl	80082f8 <USBD_GetString>
  return USBD_StrDesc;
 800b4de:	4b02      	ldr	r3, [pc, #8]	@ (800b4e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3708      	adds	r7, #8
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	200066ac 	.word	0x200066ac
 800b4ec:	0800bed8 	.word	0x0800bed8

0800b4f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	6039      	str	r1, [r7, #0]
 800b4fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	221a      	movs	r2, #26
 800b500:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b502:	f000 f843 	bl	800b58c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b506:	4b02      	ldr	r3, [pc, #8]	@ (800b510 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3708      	adds	r7, #8
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	200000e4 	.word	0x200000e4

0800b514 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	4603      	mov	r3, r0
 800b51c:	6039      	str	r1, [r7, #0]
 800b51e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b520:	79fb      	ldrb	r3, [r7, #7]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d105      	bne.n	800b532 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b526:	683a      	ldr	r2, [r7, #0]
 800b528:	4907      	ldr	r1, [pc, #28]	@ (800b548 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b52a:	4808      	ldr	r0, [pc, #32]	@ (800b54c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b52c:	f7fc fee4 	bl	80082f8 <USBD_GetString>
 800b530:	e004      	b.n	800b53c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	4904      	ldr	r1, [pc, #16]	@ (800b548 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b536:	4805      	ldr	r0, [pc, #20]	@ (800b54c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b538:	f7fc fede 	bl	80082f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b53c:	4b02      	ldr	r3, [pc, #8]	@ (800b548 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3708      	adds	r7, #8
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	200066ac 	.word	0x200066ac
 800b54c:	0800beec 	.word	0x0800beec

0800b550 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	4603      	mov	r3, r0
 800b558:	6039      	str	r1, [r7, #0]
 800b55a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b55c:	79fb      	ldrb	r3, [r7, #7]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d105      	bne.n	800b56e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b562:	683a      	ldr	r2, [r7, #0]
 800b564:	4907      	ldr	r1, [pc, #28]	@ (800b584 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b566:	4808      	ldr	r0, [pc, #32]	@ (800b588 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b568:	f7fc fec6 	bl	80082f8 <USBD_GetString>
 800b56c:	e004      	b.n	800b578 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	4904      	ldr	r1, [pc, #16]	@ (800b584 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b572:	4805      	ldr	r0, [pc, #20]	@ (800b588 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b574:	f7fc fec0 	bl	80082f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b578:	4b02      	ldr	r3, [pc, #8]	@ (800b584 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3708      	adds	r7, #8
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	200066ac 	.word	0x200066ac
 800b588:	0800bef8 	.word	0x0800bef8

0800b58c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b592:	4b0f      	ldr	r3, [pc, #60]	@ (800b5d0 <Get_SerialNum+0x44>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b598:	4b0e      	ldr	r3, [pc, #56]	@ (800b5d4 <Get_SerialNum+0x48>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b59e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5d8 <Get_SerialNum+0x4c>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d009      	beq.n	800b5c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b5b2:	2208      	movs	r2, #8
 800b5b4:	4909      	ldr	r1, [pc, #36]	@ (800b5dc <Get_SerialNum+0x50>)
 800b5b6:	68f8      	ldr	r0, [r7, #12]
 800b5b8:	f000 f814 	bl	800b5e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b5bc:	2204      	movs	r2, #4
 800b5be:	4908      	ldr	r1, [pc, #32]	@ (800b5e0 <Get_SerialNum+0x54>)
 800b5c0:	68b8      	ldr	r0, [r7, #8]
 800b5c2:	f000 f80f 	bl	800b5e4 <IntToUnicode>
  }
}
 800b5c6:	bf00      	nop
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	1fff7a10 	.word	0x1fff7a10
 800b5d4:	1fff7a14 	.word	0x1fff7a14
 800b5d8:	1fff7a18 	.word	0x1fff7a18
 800b5dc:	200000e6 	.word	0x200000e6
 800b5e0:	200000f6 	.word	0x200000f6

0800b5e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b087      	sub	sp, #28
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	60f8      	str	r0, [r7, #12]
 800b5ec:	60b9      	str	r1, [r7, #8]
 800b5ee:	4613      	mov	r3, r2
 800b5f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	75fb      	strb	r3, [r7, #23]
 800b5fa:	e027      	b.n	800b64c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	0f1b      	lsrs	r3, r3, #28
 800b600:	2b09      	cmp	r3, #9
 800b602:	d80b      	bhi.n	800b61c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	0f1b      	lsrs	r3, r3, #28
 800b608:	b2da      	uxtb	r2, r3
 800b60a:	7dfb      	ldrb	r3, [r7, #23]
 800b60c:	005b      	lsls	r3, r3, #1
 800b60e:	4619      	mov	r1, r3
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	440b      	add	r3, r1
 800b614:	3230      	adds	r2, #48	@ 0x30
 800b616:	b2d2      	uxtb	r2, r2
 800b618:	701a      	strb	r2, [r3, #0]
 800b61a:	e00a      	b.n	800b632 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	0f1b      	lsrs	r3, r3, #28
 800b620:	b2da      	uxtb	r2, r3
 800b622:	7dfb      	ldrb	r3, [r7, #23]
 800b624:	005b      	lsls	r3, r3, #1
 800b626:	4619      	mov	r1, r3
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	440b      	add	r3, r1
 800b62c:	3237      	adds	r2, #55	@ 0x37
 800b62e:	b2d2      	uxtb	r2, r2
 800b630:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	011b      	lsls	r3, r3, #4
 800b636:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b638:	7dfb      	ldrb	r3, [r7, #23]
 800b63a:	005b      	lsls	r3, r3, #1
 800b63c:	3301      	adds	r3, #1
 800b63e:	68ba      	ldr	r2, [r7, #8]
 800b640:	4413      	add	r3, r2
 800b642:	2200      	movs	r2, #0
 800b644:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b646:	7dfb      	ldrb	r3, [r7, #23]
 800b648:	3301      	adds	r3, #1
 800b64a:	75fb      	strb	r3, [r7, #23]
 800b64c:	7dfa      	ldrb	r2, [r7, #23]
 800b64e:	79fb      	ldrb	r3, [r7, #7]
 800b650:	429a      	cmp	r2, r3
 800b652:	d3d3      	bcc.n	800b5fc <IntToUnicode+0x18>
  }
}
 800b654:	bf00      	nop
 800b656:	bf00      	nop
 800b658:	371c      	adds	r7, #28
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr
	...

0800b664 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b08a      	sub	sp, #40	@ 0x28
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b66c:	f107 0314 	add.w	r3, r7, #20
 800b670:	2200      	movs	r2, #0
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	605a      	str	r2, [r3, #4]
 800b676:	609a      	str	r2, [r3, #8]
 800b678:	60da      	str	r2, [r3, #12]
 800b67a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b684:	d13a      	bne.n	800b6fc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b686:	2300      	movs	r3, #0
 800b688:	613b      	str	r3, [r7, #16]
 800b68a:	4b1e      	ldr	r3, [pc, #120]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b68c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b68e:	4a1d      	ldr	r2, [pc, #116]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b690:	f043 0301 	orr.w	r3, r3, #1
 800b694:	6313      	str	r3, [r2, #48]	@ 0x30
 800b696:	4b1b      	ldr	r3, [pc, #108]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	613b      	str	r3, [r7, #16]
 800b6a0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b6a2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b6a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6a8:	2302      	movs	r3, #2
 800b6aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6b0:	2303      	movs	r3, #3
 800b6b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b6b4:	230a      	movs	r3, #10
 800b6b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6b8:	f107 0314 	add.w	r3, r7, #20
 800b6bc:	4619      	mov	r1, r3
 800b6be:	4812      	ldr	r0, [pc, #72]	@ (800b708 <HAL_PCD_MspInit+0xa4>)
 800b6c0:	f7f6 fc70 	bl	8001fa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b6c4:	4b0f      	ldr	r3, [pc, #60]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b6c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6c8:	4a0e      	ldr	r2, [pc, #56]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b6ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6ce:	6353      	str	r3, [r2, #52]	@ 0x34
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	60fb      	str	r3, [r7, #12]
 800b6d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b6d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6d8:	4a0a      	ldr	r2, [pc, #40]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b6da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6de:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6e0:	4b08      	ldr	r3, [pc, #32]	@ (800b704 <HAL_PCD_MspInit+0xa0>)
 800b6e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	2105      	movs	r1, #5
 800b6f0:	2043      	movs	r0, #67	@ 0x43
 800b6f2:	f7f6 f943 	bl	800197c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b6f6:	2043      	movs	r0, #67	@ 0x43
 800b6f8:	f7f6 f95c 	bl	80019b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b6fc:	bf00      	nop
 800b6fe:	3728      	adds	r7, #40	@ 0x28
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}
 800b704:	40023800 	.word	0x40023800
 800b708:	40020000 	.word	0x40020000

0800b70c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b720:	4619      	mov	r1, r3
 800b722:	4610      	mov	r0, r2
 800b724:	f7fb fc6f 	bl	8007006 <USBD_LL_SetupStage>
}
 800b728:	bf00      	nop
 800b72a:	3708      	adds	r7, #8
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	460b      	mov	r3, r1
 800b73a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b742:	78fa      	ldrb	r2, [r7, #3]
 800b744:	6879      	ldr	r1, [r7, #4]
 800b746:	4613      	mov	r3, r2
 800b748:	00db      	lsls	r3, r3, #3
 800b74a:	4413      	add	r3, r2
 800b74c:	009b      	lsls	r3, r3, #2
 800b74e:	440b      	add	r3, r1
 800b750:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b754:	681a      	ldr	r2, [r3, #0]
 800b756:	78fb      	ldrb	r3, [r7, #3]
 800b758:	4619      	mov	r1, r3
 800b75a:	f7fb fca9 	bl	80070b0 <USBD_LL_DataOutStage>
}
 800b75e:	bf00      	nop
 800b760:	3708      	adds	r7, #8
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}

0800b766 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b766:	b580      	push	{r7, lr}
 800b768:	b082      	sub	sp, #8
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
 800b76e:	460b      	mov	r3, r1
 800b770:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b778:	78fa      	ldrb	r2, [r7, #3]
 800b77a:	6879      	ldr	r1, [r7, #4]
 800b77c:	4613      	mov	r3, r2
 800b77e:	00db      	lsls	r3, r3, #3
 800b780:	4413      	add	r3, r2
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	440b      	add	r3, r1
 800b786:	3320      	adds	r3, #32
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	78fb      	ldrb	r3, [r7, #3]
 800b78c:	4619      	mov	r1, r3
 800b78e:	f7fb fd4b 	bl	8007228 <USBD_LL_DataInStage>
}
 800b792:	bf00      	nop
 800b794:	3708      	adds	r7, #8
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}

0800b79a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b79a:	b580      	push	{r7, lr}
 800b79c:	b082      	sub	sp, #8
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7fb fe8f 	bl	80074cc <USBD_LL_SOF>
}
 800b7ae:	bf00      	nop
 800b7b0:	3708      	adds	r7, #8
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}

0800b7b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7b6:	b580      	push	{r7, lr}
 800b7b8:	b084      	sub	sp, #16
 800b7ba:	af00      	add	r7, sp, #0
 800b7bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	79db      	ldrb	r3, [r3, #7]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d102      	bne.n	800b7d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	73fb      	strb	r3, [r7, #15]
 800b7ce:	e008      	b.n	800b7e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	79db      	ldrb	r3, [r3, #7]
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	d102      	bne.n	800b7de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	73fb      	strb	r3, [r7, #15]
 800b7dc:	e001      	b.n	800b7e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b7de:	f7f5 fa61 	bl	8000ca4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7e8:	7bfa      	ldrb	r2, [r7, #15]
 800b7ea:	4611      	mov	r1, r2
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f7fb fe29 	bl	8007444 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f7fb fdd0 	bl	800739e <USBD_LL_Reset>
}
 800b7fe:	bf00      	nop
 800b800:	3710      	adds	r7, #16
 800b802:	46bd      	mov	sp, r7
 800b804:	bd80      	pop	{r7, pc}
	...

0800b808 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b816:	4618      	mov	r0, r3
 800b818:	f7fb fe24 	bl	8007464 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	6812      	ldr	r2, [r2, #0]
 800b82a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b82e:	f043 0301 	orr.w	r3, r3, #1
 800b832:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	7adb      	ldrb	r3, [r3, #11]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d005      	beq.n	800b848 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b83c:	4b04      	ldr	r3, [pc, #16]	@ (800b850 <HAL_PCD_SuspendCallback+0x48>)
 800b83e:	691b      	ldr	r3, [r3, #16]
 800b840:	4a03      	ldr	r2, [pc, #12]	@ (800b850 <HAL_PCD_SuspendCallback+0x48>)
 800b842:	f043 0306 	orr.w	r3, r3, #6
 800b846:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b848:	bf00      	nop
 800b84a:	3708      	adds	r7, #8
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	e000ed00 	.word	0xe000ed00

0800b854 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b862:	4618      	mov	r0, r3
 800b864:	f7fb fe1a 	bl	800749c <USBD_LL_Resume>
}
 800b868:	bf00      	nop
 800b86a:	3708      	adds	r7, #8
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b082      	sub	sp, #8
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	460b      	mov	r3, r1
 800b87a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b882:	78fa      	ldrb	r2, [r7, #3]
 800b884:	4611      	mov	r1, r2
 800b886:	4618      	mov	r0, r3
 800b888:	f7fb fe72 	bl	8007570 <USBD_LL_IsoOUTIncomplete>
}
 800b88c:	bf00      	nop
 800b88e:	3708      	adds	r7, #8
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	460b      	mov	r3, r1
 800b89e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8a6:	78fa      	ldrb	r2, [r7, #3]
 800b8a8:	4611      	mov	r1, r2
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fb fe2e 	bl	800750c <USBD_LL_IsoINIncomplete>
}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f7fb fe84 	bl	80075d4 <USBD_LL_DevConnected>
}
 800b8cc:	bf00      	nop
 800b8ce:	3708      	adds	r7, #8
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}

0800b8d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b082      	sub	sp, #8
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f7fb fe81 	bl	80075ea <USBD_LL_DevDisconnected>
}
 800b8e8:	bf00      	nop
 800b8ea:	3708      	adds	r7, #8
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	781b      	ldrb	r3, [r3, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d13c      	bne.n	800b97a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b900:	4a20      	ldr	r2, [pc, #128]	@ (800b984 <USBD_LL_Init+0x94>)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	4a1e      	ldr	r2, [pc, #120]	@ (800b984 <USBD_LL_Init+0x94>)
 800b90c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b910:	4b1c      	ldr	r3, [pc, #112]	@ (800b984 <USBD_LL_Init+0x94>)
 800b912:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b916:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b918:	4b1a      	ldr	r3, [pc, #104]	@ (800b984 <USBD_LL_Init+0x94>)
 800b91a:	2204      	movs	r2, #4
 800b91c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b91e:	4b19      	ldr	r3, [pc, #100]	@ (800b984 <USBD_LL_Init+0x94>)
 800b920:	2202      	movs	r2, #2
 800b922:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b924:	4b17      	ldr	r3, [pc, #92]	@ (800b984 <USBD_LL_Init+0x94>)
 800b926:	2200      	movs	r2, #0
 800b928:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b92a:	4b16      	ldr	r3, [pc, #88]	@ (800b984 <USBD_LL_Init+0x94>)
 800b92c:	2202      	movs	r2, #2
 800b92e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b930:	4b14      	ldr	r3, [pc, #80]	@ (800b984 <USBD_LL_Init+0x94>)
 800b932:	2200      	movs	r2, #0
 800b934:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b936:	4b13      	ldr	r3, [pc, #76]	@ (800b984 <USBD_LL_Init+0x94>)
 800b938:	2200      	movs	r2, #0
 800b93a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b93c:	4b11      	ldr	r3, [pc, #68]	@ (800b984 <USBD_LL_Init+0x94>)
 800b93e:	2200      	movs	r2, #0
 800b940:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b942:	4b10      	ldr	r3, [pc, #64]	@ (800b984 <USBD_LL_Init+0x94>)
 800b944:	2200      	movs	r2, #0
 800b946:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b948:	4b0e      	ldr	r3, [pc, #56]	@ (800b984 <USBD_LL_Init+0x94>)
 800b94a:	2200      	movs	r2, #0
 800b94c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b94e:	480d      	ldr	r0, [pc, #52]	@ (800b984 <USBD_LL_Init+0x94>)
 800b950:	f7f6 fcf7 	bl	8002342 <HAL_PCD_Init>
 800b954:	4603      	mov	r3, r0
 800b956:	2b00      	cmp	r3, #0
 800b958:	d001      	beq.n	800b95e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b95a:	f7f5 f9a3 	bl	8000ca4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b95e:	2180      	movs	r1, #128	@ 0x80
 800b960:	4808      	ldr	r0, [pc, #32]	@ (800b984 <USBD_LL_Init+0x94>)
 800b962:	f7f7 ff24 	bl	80037ae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b966:	2240      	movs	r2, #64	@ 0x40
 800b968:	2100      	movs	r1, #0
 800b96a:	4806      	ldr	r0, [pc, #24]	@ (800b984 <USBD_LL_Init+0x94>)
 800b96c:	f7f7 fed8 	bl	8003720 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b970:	2280      	movs	r2, #128	@ 0x80
 800b972:	2101      	movs	r1, #1
 800b974:	4803      	ldr	r0, [pc, #12]	@ (800b984 <USBD_LL_Init+0x94>)
 800b976:	f7f7 fed3 	bl	8003720 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b97a:	2300      	movs	r3, #0
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3708      	adds	r7, #8
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}
 800b984:	200068ac 	.word	0x200068ac

0800b988 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b990:	2300      	movs	r3, #0
 800b992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b994:	2300      	movs	r3, #0
 800b996:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f7f6 fdde 	bl	8002560 <HAL_PCD_Start>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9a8:	7bfb      	ldrb	r3, [r7, #15]
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f000 f942 	bl	800bc34 <USBD_Get_USB_Status>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b084      	sub	sp, #16
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	4608      	mov	r0, r1
 800b9c8:	4611      	mov	r1, r2
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	70fb      	strb	r3, [r7, #3]
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	70bb      	strb	r3, [r7, #2]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b9e6:	78bb      	ldrb	r3, [r7, #2]
 800b9e8:	883a      	ldrh	r2, [r7, #0]
 800b9ea:	78f9      	ldrb	r1, [r7, #3]
 800b9ec:	f7f7 fab2 	bl	8002f54 <HAL_PCD_EP_Open>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9f4:	7bfb      	ldrb	r3, [r7, #15]
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f000 f91c 	bl	800bc34 <USBD_Get_USB_Status>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba00:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b084      	sub	sp, #16
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
 800ba12:	460b      	mov	r3, r1
 800ba14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba16:	2300      	movs	r3, #0
 800ba18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba24:	78fa      	ldrb	r2, [r7, #3]
 800ba26:	4611      	mov	r1, r2
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7f7 fafd 	bl	8003028 <HAL_PCD_EP_Close>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba32:	7bfb      	ldrb	r3, [r7, #15]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f000 f8fd 	bl	800bc34 <USBD_Get_USB_Status>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3710      	adds	r7, #16
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b084      	sub	sp, #16
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	460b      	mov	r3, r1
 800ba52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba54:	2300      	movs	r3, #0
 800ba56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ba62:	78fa      	ldrb	r2, [r7, #3]
 800ba64:	4611      	mov	r1, r2
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7f7 fbb5 	bl	80031d6 <HAL_PCD_EP_SetStall>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba70:	7bfb      	ldrb	r3, [r7, #15]
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 f8de 	bl	800bc34 <USBD_Get_USB_Status>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3710      	adds	r7, #16
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b084      	sub	sp, #16
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	460b      	mov	r3, r1
 800ba90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba92:	2300      	movs	r3, #0
 800ba94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba96:	2300      	movs	r3, #0
 800ba98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800baa0:	78fa      	ldrb	r2, [r7, #3]
 800baa2:	4611      	mov	r1, r2
 800baa4:	4618      	mov	r0, r3
 800baa6:	f7f7 fbf9 	bl	800329c <HAL_PCD_EP_ClrStall>
 800baaa:	4603      	mov	r3, r0
 800baac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800baae:	7bfb      	ldrb	r3, [r7, #15]
 800bab0:	4618      	mov	r0, r3
 800bab2:	f000 f8bf 	bl	800bc34 <USBD_Get_USB_Status>
 800bab6:	4603      	mov	r3, r0
 800bab8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800baba:	7bbb      	ldrb	r3, [r7, #14]
}
 800babc:	4618      	mov	r0, r3
 800babe:	3710      	adds	r7, #16
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	460b      	mov	r3, r1
 800bace:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bad6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bad8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800badc:	2b00      	cmp	r3, #0
 800bade:	da0b      	bge.n	800baf8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bae0:	78fb      	ldrb	r3, [r7, #3]
 800bae2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bae6:	68f9      	ldr	r1, [r7, #12]
 800bae8:	4613      	mov	r3, r2
 800baea:	00db      	lsls	r3, r3, #3
 800baec:	4413      	add	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	440b      	add	r3, r1
 800baf2:	3316      	adds	r3, #22
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	e00b      	b.n	800bb10 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800baf8:	78fb      	ldrb	r3, [r7, #3]
 800bafa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bafe:	68f9      	ldr	r1, [r7, #12]
 800bb00:	4613      	mov	r3, r2
 800bb02:	00db      	lsls	r3, r3, #3
 800bb04:	4413      	add	r3, r2
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	440b      	add	r3, r1
 800bb0a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bb0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3714      	adds	r7, #20
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	460b      	mov	r3, r1
 800bb26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bb36:	78fa      	ldrb	r2, [r7, #3]
 800bb38:	4611      	mov	r1, r2
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7f7 f9e6 	bl	8002f0c <HAL_PCD_SetAddress>
 800bb40:	4603      	mov	r3, r0
 800bb42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb44:	7bfb      	ldrb	r3, [r7, #15]
 800bb46:	4618      	mov	r0, r3
 800bb48:	f000 f874 	bl	800bc34 <USBD_Get_USB_Status>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb50:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3710      	adds	r7, #16
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}

0800bb5a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb5a:	b580      	push	{r7, lr}
 800bb5c:	b086      	sub	sp, #24
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	60f8      	str	r0, [r7, #12]
 800bb62:	607a      	str	r2, [r7, #4]
 800bb64:	603b      	str	r3, [r7, #0]
 800bb66:	460b      	mov	r3, r1
 800bb68:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bb78:	7af9      	ldrb	r1, [r7, #11]
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	f7f7 faf0 	bl	8003162 <HAL_PCD_EP_Transmit>
 800bb82:	4603      	mov	r3, r0
 800bb84:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb86:	7dfb      	ldrb	r3, [r7, #23]
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f000 f853 	bl	800bc34 <USBD_Get_USB_Status>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb92:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3718      	adds	r7, #24
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b086      	sub	sp, #24
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	607a      	str	r2, [r7, #4]
 800bba6:	603b      	str	r3, [r7, #0]
 800bba8:	460b      	mov	r3, r1
 800bbaa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbac:	2300      	movs	r3, #0
 800bbae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bbba:	7af9      	ldrb	r1, [r7, #11]
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	687a      	ldr	r2, [r7, #4]
 800bbc0:	f7f7 fa7c 	bl	80030bc <HAL_PCD_EP_Receive>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbc8:	7dfb      	ldrb	r3, [r7, #23]
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f000 f832 	bl	800bc34 <USBD_Get_USB_Status>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bbd4:	7dbb      	ldrb	r3, [r7, #22]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3718      	adds	r7, #24
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}

0800bbde <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbde:	b580      	push	{r7, lr}
 800bbe0:	b082      	sub	sp, #8
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	6078      	str	r0, [r7, #4]
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bbf0:	78fa      	ldrb	r2, [r7, #3]
 800bbf2:	4611      	mov	r1, r2
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7f7 fa9c 	bl	8003132 <HAL_PCD_EP_GetRxCount>
 800bbfa:	4603      	mov	r3, r0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3708      	adds	r7, #8
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}

0800bc04 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b083      	sub	sp, #12
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bc0c:	4b03      	ldr	r3, [pc, #12]	@ (800bc1c <USBD_static_malloc+0x18>)
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	370c      	adds	r7, #12
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr
 800bc1a:	bf00      	nop
 800bc1c:	20006d90 	.word	0x20006d90

0800bc20 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b083      	sub	sp, #12
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]

}
 800bc28:	bf00      	nop
 800bc2a:	370c      	adds	r7, #12
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc32:	4770      	bx	lr

0800bc34 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b085      	sub	sp, #20
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bc42:	79fb      	ldrb	r3, [r7, #7]
 800bc44:	2b03      	cmp	r3, #3
 800bc46:	d817      	bhi.n	800bc78 <USBD_Get_USB_Status+0x44>
 800bc48:	a201      	add	r2, pc, #4	@ (adr r2, 800bc50 <USBD_Get_USB_Status+0x1c>)
 800bc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc4e:	bf00      	nop
 800bc50:	0800bc61 	.word	0x0800bc61
 800bc54:	0800bc67 	.word	0x0800bc67
 800bc58:	0800bc6d 	.word	0x0800bc6d
 800bc5c:	0800bc73 	.word	0x0800bc73
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73fb      	strb	r3, [r7, #15]
    break;
 800bc64:	e00b      	b.n	800bc7e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bc66:	2303      	movs	r3, #3
 800bc68:	73fb      	strb	r3, [r7, #15]
    break;
 800bc6a:	e008      	b.n	800bc7e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	73fb      	strb	r3, [r7, #15]
    break;
 800bc70:	e005      	b.n	800bc7e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bc72:	2303      	movs	r3, #3
 800bc74:	73fb      	strb	r3, [r7, #15]
    break;
 800bc76:	e002      	b.n	800bc7e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bc78:	2303      	movs	r3, #3
 800bc7a:	73fb      	strb	r3, [r7, #15]
    break;
 800bc7c:	bf00      	nop
  }
  return usb_status;
 800bc7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3714      	adds	r7, #20
 800bc84:	46bd      	mov	sp, r7
 800bc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8a:	4770      	bx	lr

0800bc8c <memset>:
 800bc8c:	4402      	add	r2, r0
 800bc8e:	4603      	mov	r3, r0
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d100      	bne.n	800bc96 <memset+0xa>
 800bc94:	4770      	bx	lr
 800bc96:	f803 1b01 	strb.w	r1, [r3], #1
 800bc9a:	e7f9      	b.n	800bc90 <memset+0x4>

0800bc9c <_reclaim_reent>:
 800bc9c:	4b2d      	ldr	r3, [pc, #180]	@ (800bd54 <_reclaim_reent+0xb8>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4283      	cmp	r3, r0
 800bca2:	b570      	push	{r4, r5, r6, lr}
 800bca4:	4604      	mov	r4, r0
 800bca6:	d053      	beq.n	800bd50 <_reclaim_reent+0xb4>
 800bca8:	69c3      	ldr	r3, [r0, #28]
 800bcaa:	b31b      	cbz	r3, 800bcf4 <_reclaim_reent+0x58>
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	b163      	cbz	r3, 800bcca <_reclaim_reent+0x2e>
 800bcb0:	2500      	movs	r5, #0
 800bcb2:	69e3      	ldr	r3, [r4, #28]
 800bcb4:	68db      	ldr	r3, [r3, #12]
 800bcb6:	5959      	ldr	r1, [r3, r5]
 800bcb8:	b9b1      	cbnz	r1, 800bce8 <_reclaim_reent+0x4c>
 800bcba:	3504      	adds	r5, #4
 800bcbc:	2d80      	cmp	r5, #128	@ 0x80
 800bcbe:	d1f8      	bne.n	800bcb2 <_reclaim_reent+0x16>
 800bcc0:	69e3      	ldr	r3, [r4, #28]
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	68d9      	ldr	r1, [r3, #12]
 800bcc6:	f000 f87b 	bl	800bdc0 <_free_r>
 800bcca:	69e3      	ldr	r3, [r4, #28]
 800bccc:	6819      	ldr	r1, [r3, #0]
 800bcce:	b111      	cbz	r1, 800bcd6 <_reclaim_reent+0x3a>
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	f000 f875 	bl	800bdc0 <_free_r>
 800bcd6:	69e3      	ldr	r3, [r4, #28]
 800bcd8:	689d      	ldr	r5, [r3, #8]
 800bcda:	b15d      	cbz	r5, 800bcf4 <_reclaim_reent+0x58>
 800bcdc:	4629      	mov	r1, r5
 800bcde:	4620      	mov	r0, r4
 800bce0:	682d      	ldr	r5, [r5, #0]
 800bce2:	f000 f86d 	bl	800bdc0 <_free_r>
 800bce6:	e7f8      	b.n	800bcda <_reclaim_reent+0x3e>
 800bce8:	680e      	ldr	r6, [r1, #0]
 800bcea:	4620      	mov	r0, r4
 800bcec:	f000 f868 	bl	800bdc0 <_free_r>
 800bcf0:	4631      	mov	r1, r6
 800bcf2:	e7e1      	b.n	800bcb8 <_reclaim_reent+0x1c>
 800bcf4:	6961      	ldr	r1, [r4, #20]
 800bcf6:	b111      	cbz	r1, 800bcfe <_reclaim_reent+0x62>
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	f000 f861 	bl	800bdc0 <_free_r>
 800bcfe:	69e1      	ldr	r1, [r4, #28]
 800bd00:	b111      	cbz	r1, 800bd08 <_reclaim_reent+0x6c>
 800bd02:	4620      	mov	r0, r4
 800bd04:	f000 f85c 	bl	800bdc0 <_free_r>
 800bd08:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bd0a:	b111      	cbz	r1, 800bd12 <_reclaim_reent+0x76>
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f000 f857 	bl	800bdc0 <_free_r>
 800bd12:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd14:	b111      	cbz	r1, 800bd1c <_reclaim_reent+0x80>
 800bd16:	4620      	mov	r0, r4
 800bd18:	f000 f852 	bl	800bdc0 <_free_r>
 800bd1c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bd1e:	b111      	cbz	r1, 800bd26 <_reclaim_reent+0x8a>
 800bd20:	4620      	mov	r0, r4
 800bd22:	f000 f84d 	bl	800bdc0 <_free_r>
 800bd26:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bd28:	b111      	cbz	r1, 800bd30 <_reclaim_reent+0x94>
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f000 f848 	bl	800bdc0 <_free_r>
 800bd30:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bd32:	b111      	cbz	r1, 800bd3a <_reclaim_reent+0x9e>
 800bd34:	4620      	mov	r0, r4
 800bd36:	f000 f843 	bl	800bdc0 <_free_r>
 800bd3a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bd3c:	b111      	cbz	r1, 800bd44 <_reclaim_reent+0xa8>
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f000 f83e 	bl	800bdc0 <_free_r>
 800bd44:	6a23      	ldr	r3, [r4, #32]
 800bd46:	b11b      	cbz	r3, 800bd50 <_reclaim_reent+0xb4>
 800bd48:	4620      	mov	r0, r4
 800bd4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd4e:	4718      	bx	r3
 800bd50:	bd70      	pop	{r4, r5, r6, pc}
 800bd52:	bf00      	nop
 800bd54:	20000100 	.word	0x20000100

0800bd58 <__libc_init_array>:
 800bd58:	b570      	push	{r4, r5, r6, lr}
 800bd5a:	4d0d      	ldr	r5, [pc, #52]	@ (800bd90 <__libc_init_array+0x38>)
 800bd5c:	4c0d      	ldr	r4, [pc, #52]	@ (800bd94 <__libc_init_array+0x3c>)
 800bd5e:	1b64      	subs	r4, r4, r5
 800bd60:	10a4      	asrs	r4, r4, #2
 800bd62:	2600      	movs	r6, #0
 800bd64:	42a6      	cmp	r6, r4
 800bd66:	d109      	bne.n	800bd7c <__libc_init_array+0x24>
 800bd68:	4d0b      	ldr	r5, [pc, #44]	@ (800bd98 <__libc_init_array+0x40>)
 800bd6a:	4c0c      	ldr	r4, [pc, #48]	@ (800bd9c <__libc_init_array+0x44>)
 800bd6c:	f000 f87e 	bl	800be6c <_init>
 800bd70:	1b64      	subs	r4, r4, r5
 800bd72:	10a4      	asrs	r4, r4, #2
 800bd74:	2600      	movs	r6, #0
 800bd76:	42a6      	cmp	r6, r4
 800bd78:	d105      	bne.n	800bd86 <__libc_init_array+0x2e>
 800bd7a:	bd70      	pop	{r4, r5, r6, pc}
 800bd7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd80:	4798      	blx	r3
 800bd82:	3601      	adds	r6, #1
 800bd84:	e7ee      	b.n	800bd64 <__libc_init_array+0xc>
 800bd86:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd8a:	4798      	blx	r3
 800bd8c:	3601      	adds	r6, #1
 800bd8e:	e7f2      	b.n	800bd76 <__libc_init_array+0x1e>
 800bd90:	0800bf90 	.word	0x0800bf90
 800bd94:	0800bf90 	.word	0x0800bf90
 800bd98:	0800bf90 	.word	0x0800bf90
 800bd9c:	0800bf94 	.word	0x0800bf94

0800bda0 <__retarget_lock_acquire_recursive>:
 800bda0:	4770      	bx	lr

0800bda2 <__retarget_lock_release_recursive>:
 800bda2:	4770      	bx	lr

0800bda4 <memcpy>:
 800bda4:	440a      	add	r2, r1
 800bda6:	4291      	cmp	r1, r2
 800bda8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bdac:	d100      	bne.n	800bdb0 <memcpy+0xc>
 800bdae:	4770      	bx	lr
 800bdb0:	b510      	push	{r4, lr}
 800bdb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdba:	4291      	cmp	r1, r2
 800bdbc:	d1f9      	bne.n	800bdb2 <memcpy+0xe>
 800bdbe:	bd10      	pop	{r4, pc}

0800bdc0 <_free_r>:
 800bdc0:	b538      	push	{r3, r4, r5, lr}
 800bdc2:	4605      	mov	r5, r0
 800bdc4:	2900      	cmp	r1, #0
 800bdc6:	d041      	beq.n	800be4c <_free_r+0x8c>
 800bdc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdcc:	1f0c      	subs	r4, r1, #4
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	bfb8      	it	lt
 800bdd2:	18e4      	addlt	r4, r4, r3
 800bdd4:	f000 f83e 	bl	800be54 <__malloc_lock>
 800bdd8:	4a1d      	ldr	r2, [pc, #116]	@ (800be50 <_free_r+0x90>)
 800bdda:	6813      	ldr	r3, [r2, #0]
 800bddc:	b933      	cbnz	r3, 800bdec <_free_r+0x2c>
 800bdde:	6063      	str	r3, [r4, #4]
 800bde0:	6014      	str	r4, [r2, #0]
 800bde2:	4628      	mov	r0, r5
 800bde4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bde8:	f000 b83a 	b.w	800be60 <__malloc_unlock>
 800bdec:	42a3      	cmp	r3, r4
 800bdee:	d908      	bls.n	800be02 <_free_r+0x42>
 800bdf0:	6820      	ldr	r0, [r4, #0]
 800bdf2:	1821      	adds	r1, r4, r0
 800bdf4:	428b      	cmp	r3, r1
 800bdf6:	bf01      	itttt	eq
 800bdf8:	6819      	ldreq	r1, [r3, #0]
 800bdfa:	685b      	ldreq	r3, [r3, #4]
 800bdfc:	1809      	addeq	r1, r1, r0
 800bdfe:	6021      	streq	r1, [r4, #0]
 800be00:	e7ed      	b.n	800bdde <_free_r+0x1e>
 800be02:	461a      	mov	r2, r3
 800be04:	685b      	ldr	r3, [r3, #4]
 800be06:	b10b      	cbz	r3, 800be0c <_free_r+0x4c>
 800be08:	42a3      	cmp	r3, r4
 800be0a:	d9fa      	bls.n	800be02 <_free_r+0x42>
 800be0c:	6811      	ldr	r1, [r2, #0]
 800be0e:	1850      	adds	r0, r2, r1
 800be10:	42a0      	cmp	r0, r4
 800be12:	d10b      	bne.n	800be2c <_free_r+0x6c>
 800be14:	6820      	ldr	r0, [r4, #0]
 800be16:	4401      	add	r1, r0
 800be18:	1850      	adds	r0, r2, r1
 800be1a:	4283      	cmp	r3, r0
 800be1c:	6011      	str	r1, [r2, #0]
 800be1e:	d1e0      	bne.n	800bde2 <_free_r+0x22>
 800be20:	6818      	ldr	r0, [r3, #0]
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	6053      	str	r3, [r2, #4]
 800be26:	4408      	add	r0, r1
 800be28:	6010      	str	r0, [r2, #0]
 800be2a:	e7da      	b.n	800bde2 <_free_r+0x22>
 800be2c:	d902      	bls.n	800be34 <_free_r+0x74>
 800be2e:	230c      	movs	r3, #12
 800be30:	602b      	str	r3, [r5, #0]
 800be32:	e7d6      	b.n	800bde2 <_free_r+0x22>
 800be34:	6820      	ldr	r0, [r4, #0]
 800be36:	1821      	adds	r1, r4, r0
 800be38:	428b      	cmp	r3, r1
 800be3a:	bf04      	itt	eq
 800be3c:	6819      	ldreq	r1, [r3, #0]
 800be3e:	685b      	ldreq	r3, [r3, #4]
 800be40:	6063      	str	r3, [r4, #4]
 800be42:	bf04      	itt	eq
 800be44:	1809      	addeq	r1, r1, r0
 800be46:	6021      	streq	r1, [r4, #0]
 800be48:	6054      	str	r4, [r2, #4]
 800be4a:	e7ca      	b.n	800bde2 <_free_r+0x22>
 800be4c:	bd38      	pop	{r3, r4, r5, pc}
 800be4e:	bf00      	nop
 800be50:	200070ec 	.word	0x200070ec

0800be54 <__malloc_lock>:
 800be54:	4801      	ldr	r0, [pc, #4]	@ (800be5c <__malloc_lock+0x8>)
 800be56:	f7ff bfa3 	b.w	800bda0 <__retarget_lock_acquire_recursive>
 800be5a:	bf00      	nop
 800be5c:	200070e8 	.word	0x200070e8

0800be60 <__malloc_unlock>:
 800be60:	4801      	ldr	r0, [pc, #4]	@ (800be68 <__malloc_unlock+0x8>)
 800be62:	f7ff bf9e 	b.w	800bda2 <__retarget_lock_release_recursive>
 800be66:	bf00      	nop
 800be68:	200070e8 	.word	0x200070e8

0800be6c <_init>:
 800be6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be6e:	bf00      	nop
 800be70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be72:	bc08      	pop	{r3}
 800be74:	469e      	mov	lr, r3
 800be76:	4770      	bx	lr

0800be78 <_fini>:
 800be78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be7a:	bf00      	nop
 800be7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be7e:	bc08      	pop	{r3}
 800be80:	469e      	mov	lr, r3
 800be82:	4770      	bx	lr
