Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Xilinx/10.1/ISE/ISEexamples/lab5/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to C:/Xilinx/10.1/ISE/ISEexamples/lab5/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc2vp50-7-ff1152

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ALU.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 64-bit register for signal <Z>.
    Found 1-bit register for signal <overflow>.
    Found 64-bit shifter logical left for signal <result$shift0000> created at line 40.
    Found 64-bit shifter logical right for signal <result$shift0001> created at line 41.
    Found 64-bit shifter arithmetic right for signal <result$shift0002> created at line 42.
    Found 64-bit xor2 for signal <result$xor0000> created at line 37.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Registers                                            : 2
 1-bit register                                        : 1
 64-bit register                                       : 1
# Logic shifters                                       : 3
 64-bit shifter arithmetic right                       : 1
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp50.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Logic shifters                                       : 3
 64-bit shifter arithmetic right                       : 1
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Xors                                                 : 1
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 198

Cell Usage :
# BELS                             : 1765
#      GND                         : 1
#      LUT2                        : 189
#      LUT3                        : 413
#      LUT4                        : 793
#      MUXCY                       : 126
#      MUXF5                       : 115
#      VCC                         : 1
#      XORCY                       : 127
# FlipFlops/Latches                : 65
#      FD                          : 1
#      FDS                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 197
#      IBUF                        : 132
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp50ff1152-7 

 Number of Slices:                      775  out of  23616     3%  
 Number of 4 input LUTs:               1395  out of  47232     2%  
 Number of IOs:                         198
 Number of bonded IOBs:                 198  out of    692    28%  
    IOB Flip Flops:                      65
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: No path found
   Minimum input arrival time before clock: 8.364ns
   Maximum output required time after clock: 3.293ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28940 / 129
-------------------------------------------------------------------------
Offset:              8.364ns (Levels of Logic = 10)
  Source:            B<0> (PAD)
  Destination:       Z_57 (FF)
  Destination Clock: clk rising

  Data Path: B<0> to Z_57
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           156   0.878   0.983  B_0_IBUF (B_0_IBUF)
     LUT3:I0->O            2   0.275   0.476  Sh229_SW1 (N514)
     LUT3:I1->O            2   0.275   0.476  Sh227 (Sh227)
     LUT3:I1->O            3   0.275   0.495  Sh299_SW1 (N334)
     LUT4:I1->O            1   0.275   0.000  Sh2992 (Sh2992)
     MUXF5:I0->O           2   0.303   0.396  Sh299_f5 (Sh299)
     LUT4:I2->O            1   0.275   0.429  result<59>45 (result<59>45)
     LUT4:I1->O            1   0.275   0.429  result<59>147 (result<59>147)
     LUT2:I1->O            1   0.275   0.429  result<59>160 (result<59>160)
     LUT4:I1->O            1   0.275   0.331  result<59>191 (result<59>191)
     FDS:S                     0.536          Z_59
    ----------------------------------------
    Total                      8.364ns (3.917ns logic, 4.447ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 1)
  Source:            overflow (FF)
  Destination:       overflow (PAD)
  Source Clock:      clk rising

  Data Path: overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.370   0.332  overflow (overflow_OBUF)
     OBUF:I->O                 2.592          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.98 secs
 
--> 

Total memory usage is 246508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

