

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu Aug  7 00:38:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.810 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    16814|   132031|  0.135 ms|  1.056 ms|  16815|  132032|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_update_fu_168                                              |sha_update                                              |        3|    57395|  24.000 ns|   0.459 ms|      3|  57395|       no|
        |grp_local_memset_fu_185                                            |local_memset                                            |        3|       19|  24.000 ns|   0.152 us|      3|     19|       no|
        |grp_sha_transform_fu_195                                           |sha_transform                                           |      395|      395|   3.160 us|   3.160 us|    395|    395|       no|
        |grp_sha_stream_Pipeline_sha_stream_label2_fu_203                   |sha_stream_Pipeline_sha_stream_label2                   |        7|        7|  56.000 ns|  56.000 ns|      7|      7|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sha_stream_label0  |       12|   114796|  6 ~ 57398|          -|          -|     2|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 9 
8 --> 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 1732584193, i32 0" [data/benchmarks/sha/sha.c:144->data/benchmarks/sha/sha.c:213]   --->   Operation 21 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln149 = store i32 0, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:149->data/benchmarks/sha/sha.c:213]   --->   Operation 22 'store' 'store_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln150 = store i32 0, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:150->data/benchmarks/sha/sha.c:213]   --->   Operation 23 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln145 = store i32 4023233417, i32 1" [data/benchmarks/sha/sha.c:145->data/benchmarks/sha/sha.c:213]   --->   Operation 26 'store' 'store_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln146 = store i32 2562383102, i32 2" [data/benchmarks/sha/sha.c:146->data/benchmarks/sha/sha.c:213]   --->   Operation 27 'store' 'store_ln146' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:10]   --->   Operation 28 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [data/benchmarks/sha/sha.c:196]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%store_ln147 = store i32 271733878, i32 3" [data/benchmarks/sha/sha.c:147->data/benchmarks/sha/sha.c:213]   --->   Operation 36 'store' 'store_ln147' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln148 = store i32 3285377520, i32 4" [data/benchmarks/sha/sha.c:148->data/benchmarks/sha/sha.c:213]   --->   Operation 37 'store' 'store_ln148' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 38 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.13>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:216]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:216]   --->   Operation 40 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:216]   --->   Operation 41 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:216]   --->   Operation 42 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 43 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 44 'trunc' 'trunc_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [data/benchmarks/sha/sha.c:218]   --->   Operation 45 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 46 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 47 'store' 'store_ln201' <Predicate = (!icmp_ln216)> <Delay = 0.38>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:175->data/benchmarks/sha/sha.c:223]   --->   Operation 48 'load' 'lo_bit_count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:223]   --->   Operation 49 'partselect' 'count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %count" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 50 'zext' 'zext_ln179' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 51 'getelementptr' 'sha_info_data_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.69ns)   --->   "%store_ln179 = store i32 128, i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 52 'store' 'store_ln179' <Predicate = (icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 53 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 53 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 54 [2/2] (2.64ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 54 'call' 'call_ln220' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:216]   --->   Operation 56 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln220 = call void @sha_update, i8 %local_indata, i1 %trunc_ln216, i32 %i, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:220]   --->   Operation 57 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 58 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.81>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:223]   --->   Operation 59 'load' 'hi_bit_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %count" [data/benchmarks/sha/sha.c:174->data/benchmarks/sha/sha.c:223]   --->   Operation 60 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln174, i7 1" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 61 'add' 'count_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i7 %count_1" [data/benchmarks/sha/sha.c:174->data/benchmarks/sha/sha.c:223]   --->   Operation 62 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%icmp_ln181 = icmp_ugt  i7 %count_1, i7 56" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 63 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %if.else.i, void %if.then.i" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 64 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.70ns)   --->   "%sub_ln186 = sub i7 55, i7 %zext_ln174" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 65 'sub' 'sub_ln186' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (3.39ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 66 'call' 'call_ln186' <Predicate = (!icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.12ns)   --->   "%xor_ln182 = xor i6 %count, i6 63" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 67 'xor' 'xor_ln182' <Predicate = (icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i6 %xor_ln182" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 68 'zext' 'zext_ln182' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (3.39ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 69 'call' 'call_ln182' <Predicate = (icmp_ln181)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 70 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 72 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 73 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 74 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.39>
ST_12 : Operation 75 [2/2] (3.39ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184->data/benchmarks/sha/sha.c:223]   --->   Operation 75 'call' 'call_ln184' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184->data/benchmarks/sha/sha.c:223]   --->   Operation 76 'call' 'call_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln185 = br void %sha_final.exit" [data/benchmarks/sha/sha.c:185->data/benchmarks/sha/sha.c:223]   --->   Operation 77 'br' 'br_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.69>
ST_14 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln189 = store i32 %hi_bit_count, i32 14" [data/benchmarks/sha/sha.c:189->data/benchmarks/sha/sha.c:223]   --->   Operation 78 'store' 'store_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 79 [1/1] (0.69ns)   --->   "%store_ln190 = store i32 %lo_bit_count, i32 15" [data/benchmarks/sha/sha.c:190->data/benchmarks/sha/sha.c:223]   --->   Operation 79 'store' 'store_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 80 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 81 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/sha/sha.c:229]   --->   Operation 84 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sha_info_count_lo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0111111000000000000]
store_ln144             (store            ) [ 0000000000000000000]
store_ln149             (store            ) [ 0000000000000000000]
store_ln150             (store            ) [ 0000000000000000000]
store_ln201             (store            ) [ 0000000000000000000]
call_ln0                (call             ) [ 0000000000000000000]
store_ln145             (store            ) [ 0000000000000000000]
store_ln146             (store            ) [ 0000000000000000000]
specpipeline_ln10       (specpipeline     ) [ 0000000000000000000]
spectopmodule_ln196     (spectopmodule    ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000]
store_ln147             (store            ) [ 0000000000000000000]
store_ln148             (store            ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
j_1                     (load             ) [ 0000000000000000000]
icmp_ln216              (icmp             ) [ 0000111000000000000]
add_ln216               (add              ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
zext_ln216              (zext             ) [ 0000000000000000000]
trunc_ln216             (trunc            ) [ 0000011000000000000]
in_i_addr               (getelementptr    ) [ 0000010000000000000]
store_ln201             (store            ) [ 0000000000000000000]
lo_bit_count            (load             ) [ 0000000111111110000]
count                   (partselect       ) [ 0000000100000000000]
zext_ln179              (zext             ) [ 0000000000000000000]
sha_info_data_addr      (getelementptr    ) [ 0000000000000000000]
store_ln179             (store            ) [ 0000000000000000000]
i                       (load             ) [ 0000001000000000000]
speclooptripcount_ln217 (speclooptripcount) [ 0000000000000000000]
specloopname_ln216      (specloopname     ) [ 0000000000000000000]
call_ln220              (call             ) [ 0000000000000000000]
br_ln216                (br               ) [ 0000000000000000000]
hi_bit_count            (load             ) [ 0000000011111110000]
zext_ln174              (zext             ) [ 0000000000000000000]
count_1                 (add              ) [ 0000000000000000000]
trunc_ln174             (trunc            ) [ 0000000011000000000]
icmp_ln181              (icmp             ) [ 0000000111111100000]
br_ln181                (br               ) [ 0000000000000000000]
sub_ln186               (sub              ) [ 0000000010000000000]
xor_ln182               (xor              ) [ 0000000000000000000]
zext_ln182              (zext             ) [ 0000000001000000000]
call_ln186              (call             ) [ 0000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000]
call_ln182              (call             ) [ 0000000000000000000]
call_ln183              (call             ) [ 0000000000000000000]
call_ln184              (call             ) [ 0000000000000000000]
br_ln185                (br               ) [ 0000000000000000000]
store_ln189             (store            ) [ 0000000000000000000]
store_ln190             (store            ) [ 0000000000000000000]
call_ln191              (call             ) [ 0000000000000000000]
call_ln0                (call             ) [ 0000000000000000000]
ret_ln229               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_indata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sha_info_digest">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_update"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memset"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 store_ln145/2 store_ln146/2 store_ln147/3 store_ln148/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="in_i_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sha_info_data_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/4 store_ln189/14 store_ln190/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_sha_update_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="0" index="7" bw="32" slack="0"/>
<pin id="177" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_local_memset_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="0" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/7 call_ln182/7 call_ln184/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_sha_transform_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/10 call_ln191/15 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln149_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln150_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln201_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="3"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln216_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln216_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln216_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln216_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln201_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="3"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="lo_bit_count_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lo_bit_count/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="count_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="0" index="3" bw="5" slack="0"/>
<pin id="266" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="count/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln179_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="hi_bit_count_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hi_bit_count/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln174_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="count_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln174_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln181_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln186_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln182_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln182_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/7 "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln216_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln216 "/>
</bind>
</comp>

<comp id="332" class="1005" name="in_i_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_i_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="lo_bit_count_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="7"/>
<pin id="339" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="lo_bit_count "/>
</bind>
</comp>

<comp id="342" class="1005" name="count_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln174_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln181_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="5"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="365" class="1005" name="sub_ln186_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln186 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln182_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln182 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="72" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="98" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="100" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="134" pin="3"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="193"><net_src comp="86" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="96" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="102" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="228" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="251"><net_src comp="228" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="237" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="84" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="298"><net_src comp="283" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="86" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="280" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="311"><net_src comp="92" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="320"><net_src comp="104" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="330"><net_src comp="248" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="335"><net_src comp="127" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="340"><net_src comp="257" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="345"><net_src comp="261" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="351"><net_src comp="134" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="359"><net_src comp="289" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="364"><net_src comp="294" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="300" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="373"><net_src comp="312" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {17 18 }
	Port: local_indata | {1 2 }
	Port: sha_info_count_lo | {1 5 6 }
	Port: sha_info_count_hi | {1 5 6 }
	Port: sha_info_data | {4 5 6 7 8 9 12 13 14 }
	Port: sha_info_digest | {1 2 3 5 6 10 11 15 16 }
 - Input state : 
	Port: sha_stream : indata | {1 2 }
	Port: sha_stream : in_i | {4 5 }
	Port: sha_stream : local_indata | {5 6 }
	Port: sha_stream : sha_info_count_lo | {4 5 6 }
	Port: sha_stream : sha_info_count_hi | {5 6 7 }
	Port: sha_stream : sha_info_data | {5 6 10 11 15 16 }
	Port: sha_stream : sha_info_digest | {5 6 10 11 15 16 17 18 }
  - Chain level:
	State 1
		store_ln201 : 1
	State 2
	State 3
	State 4
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
		zext_ln216 : 1
		trunc_ln216 : 1
		in_i_addr : 2
		i : 3
		store_ln201 : 2
		count : 1
		zext_ln179 : 2
		sha_info_data_addr : 3
		store_ln179 : 4
	State 5
		call_ln220 : 1
	State 6
	State 7
		count_1 : 1
		trunc_ln174 : 2
		icmp_ln181 : 2
		br_ln181 : 3
		sub_ln186 : 1
		call_ln186 : 3
		call_ln182 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160 |    0    |  0.387  |   109   |   141   |    0    |
|          |                       grp_sha_update_fu_168                       |    0    | 5.04557 |   1696  |   2380  |    0    |
|   call   |                      grp_local_memset_fu_185                      |    0    |  0.774  |    65   |   187   |    0    |
|          |                      grp_sha_transform_fu_195                     |    0    | 3.26757 |   1351  |   1594  |    0    |
|          |          grp_sha_stream_Pipeline_sha_stream_label2_fu_203         |    0    |  0.387  |    70   |    29   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln216_fu_231                         |    0    |    0    |    0    |    9    |    0    |
|          |                         icmp_ln181_fu_294                         |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                          add_ln216_fu_237                         |    0    |    0    |    0    |    9    |    0    |
|          |                           count_1_fu_283                          |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |                          sub_ln186_fu_300                         |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                          xor_ln182_fu_307                         |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         zext_ln216_fu_243                         |    0    |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln179_fu_271                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln174_fu_280                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln182_fu_312                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln216_fu_248                        |    0    |    0    |    0    |    0    |    0    |
|          |                         trunc_ln174_fu_289                        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                            count_fu_261                           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    0    | 9.86114 |   3291  |   4396  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  local_indata |    8   |    0   |    0   |    0   |
| sha_info_data |    0   |   32   |   33   |    0   |
|sha_info_digest|    0   |   32   |   33   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    8   |   64   |   66   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    count_reg_342   |    6   |
|      i_reg_348     |   32   |
| icmp_ln181_reg_361 |    1   |
|  in_i_addr_reg_332 |    1   |
|      j_reg_317     |    2   |
|lo_bit_count_reg_337|   32   |
|  sub_ln186_reg_365 |    7   |
| trunc_ln174_reg_356|    4   |
| trunc_ln216_reg_327|    1   |
| zext_ln182_reg_370 |    7   |
+--------------------+--------+
|        Total       |   93   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_108    |  p0  |   3  |  32  |   96   |
|    grp_access_fu_108    |  p1  |   3  |  32  |   96   |
|    grp_access_fu_108    |  p2  |   2  |   0  |    0   |
|    grp_access_fu_108    |  p4  |   2  |  32  |   64   |
|    grp_access_fu_134    |  p0  |   2  |   1  |    2   ||    9    |
|    grp_access_fu_147    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_147    |  p1  |   2  |  32  |   64   ||    9    |
|  grp_sha_update_fu_168  |  p3  |   2  |  32  |   64   ||    9    |
| grp_local_memset_fu_185 |  p1  |   5  |   7  |   35   ||    26   |
| grp_local_memset_fu_185 |  p2  |   3  |   4  |   12   ||    14   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   441  || 4.06714 ||    76   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    9   |  3291  |  4396  |    0   |
|   Memory  |    8   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    4   |    -   |   76   |    -   |
|  Register |    -   |    -   |   93   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   13   |  3448  |  4538  |    0   |
+-----------+--------+--------+--------+--------+--------+
