<!-- Generated 05/12/2024 GMT -->

<!--
 Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
 All rights reserved.
 
 This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 
 Redistribution and use in source and binary forms, with or without modification, are
 permitted provided that the following conditions are met:
 
     1. Redistributions of source code must retain the above copyright notice, this list of
        conditions and the following disclaimer.
 
     2. Redistributions in binary form must reproduce the above copyright notice, this list
        of conditions and the following disclaimer in the documentation and/or other
        materials provided with the distribution. Publication is not required when
        this file is used in an embedded application.
 
     3. Microchip's name may not be used to endorse or promote products derived from this
        software without specific prior written permission.
 
 THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<HTML>
<HEAD>
<TITLE>Microchip MPLAB XC8 C Compiler: 18LF2550 Support Information</TITLE>
</HEAD>
<BODY>
<h2>18LF2550 Support Information</h2>
<h3>XC8-CC #pragma config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;named value&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>// System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>// USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>#pragma config PLLDIV = 1, CPUDIV = OSC1_PLL2, USBDIV = 1</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>// System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>// USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>#pragma config PLLDIV = 0x0, CPUDIV = 0x0, USBDIV = 0x0</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;register&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>// System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>// USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>#pragma config CONFIG1L = 0x0</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>// IDLOC @ 0x200000<br/>#pragma config IDLOC0 = 0x255</code></td>
</tr>
</tbody></table>
<br/>
<h3>PIC-AS config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"="&lt;named value&gt;"</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>; System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>config "PLLDIV" = "1", "CPUDIV" = "OSC1_PLL2", "USBDIV" = "1"</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>; System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>config "PLLDIV" = 0x0, "CPUDIV" = 0x0, "USBDIV" = 0x0</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;register&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; PLL Prescaler Selection bits : No prescale (4 MHz oscillator input drives PLL directly)<br/>; System Clock Postscaler Selection bits : [Primary Oscillator Src: /1][96 MHz PLL Src: /2]<br/>; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) : USB clock source comes directly from the primary oscillator block with no postscale<br/>config "CONFIG1L" = 0x0</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>; IDLOC @ 0x200000<br/>config "IDLOC0" = 0x255</code></td>
</tr>
</tbody></table>
<br/>
<h3>Configuration Registers & Settings</h3>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG1L @ 0x300000</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>PLLDIV</tt></b></td>
<td><b>PLL Prescaler Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>12</tt></td>
<td>Divide by 12 (48 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>10</tt></td>
<td>Divide by 10 (40 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>6</tt></td>
<td>Divide by 6 (24 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>5</tt></td>
<td>Divide by 5 (20 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>4</tt></td>
<td>Divide by 4 (16 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>3</tt></td>
<td>Divide by 3 (12 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>2</tt></td>
<td>Divide by 2 (8 MHz oscillator input)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>1</tt></td>
<td>No prescale (4 MHz oscillator input drives PLL directly)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CPUDIV</tt></b></td>
<td><b>System Clock Postscaler Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OSC4_PLL6</tt></td>
<td>[Primary Oscillator Src: /4][96 MHz PLL Src: /6]</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OSC3_PLL4</tt></td>
<td>[Primary Oscillator Src: /3][96 MHz PLL Src: /4]</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OSC2_PLL3</tt></td>
<td>[Primary Oscillator Src: /2][96 MHz PLL Src: /3]</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OSC1_PLL2</tt></td>
<td>[Primary Oscillator Src: /1][96 MHz PLL Src: /2]</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>USBDIV</tt></b></td>
<td><b>USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>2</tt></td>
<td>USB clock source comes from the 96 MHz PLL divided by 2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>1</tt></td>
<td>USB clock source comes directly from the primary oscillator block with no postscale</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG1H @ 0x300001</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>FOSC</tt></b></td>
<td><b>Oscillator Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HSPLL_HS</tt></td>
<td>HS oscillator, PLL enabled (HSPLL)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HS</tt></td>
<td>HS oscillator (HS)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTOSC_HS</tt></td>
<td>Internal oscillator, HS oscillator used by USB (INTHS)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTOSC_XT</tt></td>
<td>Internal oscillator, XT used by USB (INTXT)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTOSC_EC</tt></td>
<td>Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>INTOSCIO_EC</tt></td>
<td>Internal oscillator, port function on RA6, EC used by USB (INTIO)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECPLL_EC</tt></td>
<td>EC oscillator, PLL enabled, CLKO function on RA6 (ECPLL)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECPLLIO_EC</tt></td>
<td>EC oscillator, PLL enabled, port function on RA6 (ECPIO)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EC_EC</tt></td>
<td>EC oscillator, CLKO function on RA6 (EC)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECIO_EC</tt></td>
<td>EC oscillator, port function on RA6 (ECIO)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>XTPLL_XT</tt></td>
<td>XT oscillator, PLL enabled (XTPLL)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>XT_XT</tt></td>
<td>XT oscillator (XT)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>FCMEN</tt></b></td>
<td><b>Fail-Safe Clock Monitor Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Fail-Safe Clock Monitor enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Fail-Safe Clock Monitor disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>IESO</tt></b></td>
<td><b>Internal/External Oscillator Switchover bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Oscillator Switchover mode enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Oscillator Switchover mode disabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG2L @ 0x300002</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>PWRT</tt></b></td>
<td><b>Power-up Timer Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PWRT disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PWRT enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BOR</tt></b></td>
<td><b>Brown-out Reset Enable bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Brown-out Reset enabled in hardware only (SBOREN is disabled)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON_ACTIVE</tt></td>
<td>Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SOFT</tt></td>
<td>Brown-out Reset enabled and controlled by software (SBOREN is enabled)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Brown-out Reset disabled in hardware and software</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BORV</tt></b></td>
<td><b>Brown-out Reset Voltage bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>3</tt></td>
<td>Minimum setting</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>2</tt></td>
<td></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>1</tt></td>
<td></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>0</tt></td>
<td>Maximum setting</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>VREGEN</tt></b></td>
<td><b>USB Voltage Regulator Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>USB voltage regulator enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>USB voltage regulator disabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG2H @ 0x300003</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WDT</tt></b></td>
<td><b>Watchdog Timer Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>WDT enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>WDT disabled (control is placed on the SWDTEN bit)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTPS</tt></b></td>
<td><b>Watchdog Timer Postscale Select bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>32768</tt></td>
<td>1:32768</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>16384</tt></td>
<td>1:16384</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>8192</tt></td>
<td>1:8192</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>4096</tt></td>
<td>1:4096</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>2048</tt></td>
<td>1:2048</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>1024</tt></td>
<td>1:1024</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>512</tt></td>
<td>1:512</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>256</tt></td>
<td>1:256</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>128</tt></td>
<td>1:128</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>64</tt></td>
<td>1:64</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>32</tt></td>
<td>1:32</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>16</tt></td>
<td>1:16</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>8</tt></td>
<td>1:8</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>4</tt></td>
<td>1:4</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>2</tt></td>
<td>1:2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>1</tt></td>
<td>1:1</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG3H @ 0x300005</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CCP2MX</tt></b></td>
<td><b>CCP2 MUX bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>CCP2 input/output is multiplexed with RC1</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>CCP2 input/output is multiplexed with RB3</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PBADEN</tt></b></td>
<td><b>PORTB A/D Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PORTB<4:0> pins are configured as analog input channels on Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PORTB<4:0> pins are configured as digital I/O on Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LPT1OSC</tt></b></td>
<td><b>Low-Power Timer 1 Oscillator Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Timer1 configured for low-power operation</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Timer1 configured for higher power operation</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>MCLRE</tt></b></td>
<td><b>MCLR Pin Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>MCLR pin enabled; RE3 input pin disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>RE3 input pin enabled; MCLR pin disabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG4L @ 0x300006</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>STVREN</tt></b></td>
<td><b>Stack Full/Underflow Reset Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Stack full/underflow will cause Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Stack full/underflow will not cause Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LVP</tt></b></td>
<td><b>Single-Supply ICSP Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Single-Supply ICSP enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Single-Supply ICSP disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>XINST</tt></b></td>
<td><b>Extended Instruction Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Instruction set extension and Indexed Addressing mode enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Instruction set extension and Indexed Addressing mode disabled (Legacy mode)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>DEBUG</tt></b></td>
<td><b>Background Debugger Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG5L @ 0x300008</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CP0</tt></b></td>
<td><b>Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 0 (000800-001FFFh) is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 0 (000800-001FFFh) is code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CP1</tt></b></td>
<td><b>Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 1 (002000-003FFFh) is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 1 (002000-003FFFh) is code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CP2</tt></b></td>
<td><b>Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 2 (004000-005FFFh) is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 2 (004000-005FFFh) is code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CP3</tt></b></td>
<td><b>Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 3 (006000-007FFFh) is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 3 (006000-007FFFh) is code-protected</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG5H @ 0x300009</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CPB</tt></b></td>
<td><b>Boot Block Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot block (000000-0007FFh) is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot block (000000-0007FFh) is code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CPD</tt></b></td>
<td><b>Data EEPROM Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data EEPROM is not code-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data EEPROM is code-protected</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG6L @ 0x30000A</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WRT0</tt></b></td>
<td><b>Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 0 (000800-001FFFh) is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 0 (000800-001FFFh) is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRT1</tt></b></td>
<td><b>Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 1 (002000-003FFFh) is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 1 (002000-003FFFh) is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRT2</tt></b></td>
<td><b>Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 2 (004000-005FFFh) is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 2 (004000-005FFFh) is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRT3</tt></b></td>
<td><b>Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 3 (006000-007FFFh) is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 3 (006000-007FFFh) is write-protected</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG6H @ 0x30000B</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTC</tt></b></td>
<td><b>Configuration Register Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Configuration registers (300000-3000FFh) are not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Configuration registers (300000-3000FFh) are write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTB</tt></b></td>
<td><b>Boot Block Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot block (000000-0007FFh) is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot block (000000-0007FFh) is write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WRTD</tt></b></td>
<td><b>Data EEPROM Write Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data EEPROM is not write-protected</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data EEPROM is write-protected</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG7L @ 0x30000C</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>EBTR0</tt></b></td>
<td><b>Table Read Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 0 (000800-001FFFh) is protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>EBTR1</tt></b></td>
<td><b>Table Read Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 1 (002000-003FFFh) is protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>EBTR2</tt></b></td>
<td><b>Table Read Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 2 (004000-005FFFh) is protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>EBTR3</tt></b></td>
<td><b>Table Read Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Block 3 (006000-007FFFh) is protected from table reads executed in other blocks</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG7H @ 0x30000D</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>EBTRB</tt></b></td>
<td><b>Boot Block Table Read Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Boot block (000000-0007FFh) is not protected from table reads executed in other blocks</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Boot block (000000-0007FFh) is protected from table reads executed in other blocks</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC0 @ 0x200000</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC1 @ 0x200001</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC2 @ 0x200002</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC3 @ 0x200003</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC4 @ 0x200004</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC5 @ 0x200005</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC6 @ 0x200006</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC7 @ 0x200007</div>
</th>
</tbody></table>
<br/>
</BODY>
</HTML>
