BASE_COLOR_SIZE_101010,VAR_0
BASE_COLOR_SIZE_121212,VAR_1
BASE_COLOR_SIZE_666,VAR_2
BASE_COLOR_SIZE_888,VAR_3
BASE_COLOR_SIZE_MASK,VAR_4
DC_DISP_CORE_SOR_SET_CONTROL,FUNC_0
DC_DISP_DISP_COLOR_CONTROL,VAR_5
DC_DISP_DISP_SIGNAL_OPTIONS0,VAR_6
DC_DISP_DISP_TIMING_OPTIONS,VAR_7
DC_DISP_DISP_WIN_OPTIONS,VAR_8
DC_DISP_H_PULSE2_CONTROL,VAR_9
DC_DISP_H_PULSE2_POSITION_A,VAR_10
DITHER_CONTROL_MASK,VAR_11
DRM_DEBUG_KMS,FUNC_1
H_PULSE2_ENABLE,VAR_12
PROTOCOL_MASK,VAR_13
PROTOCOL_SINGLE_TMDS_A,VAR_14
PULSE_END,FUNC_2
PULSE_LAST_END_A,VAR_15
PULSE_MODE_NORMAL,VAR_16
PULSE_POLARITY_HIGH,VAR_17
PULSE_QUAL_VACTIVE,VAR_18
PULSE_START,FUNC_3
SOR1_TIMING_CYA,VAR_19
SOR_CLK_CNTRL,VAR_20
SOR_CLK_CNTRL_DP_CLK_SEL_MASK,VAR_21
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK,VAR_22
SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70,VAR_23
SOR_CLK_CNTRL_DP_LINK_SPEED_G5_40,VAR_24
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK,VAR_25
SOR_DP_LINKCTL0,VAR_26
SOR_DP_LINKCTL_LANE_COUNT,FUNC_4
SOR_DP_LINKCTL_LANE_COUNT_MASK,VAR_27
SOR_DP_PADCTL_PAD_CAL_PD,VAR_28
SOR_DP_PADCTL_PD_TXD_0,VAR_29
SOR_DP_PADCTL_PD_TXD_1,VAR_30
SOR_DP_PADCTL_PD_TXD_2,VAR_31
SOR_DP_PADCTL_PD_TXD_3,VAR_32
SOR_DP_PADCTL_SPAREPLL,FUNC_5
SOR_DP_PADCTL_SPAREPLL_MASK,VAR_33
SOR_DP_PADCTL_TX_PU,FUNC_6
SOR_DP_PADCTL_TX_PU_ENABLE,VAR_34
SOR_DP_PADCTL_TX_PU_MASK,VAR_35
SOR_DP_SPARE0,VAR_36
SOR_DP_SPARE_DISP_VIDEO_PREAMBLE,VAR_37
SOR_DP_SPARE_MACRO_SOR_CLK,VAR_38
SOR_DP_SPARE_PANEL_INTERNAL,VAR_39
SOR_DP_SPARE_SEQ_ENABLE,VAR_40
SOR_ENABLE,FUNC_7
SOR_HDMI_CTRL,VAR_41
SOR_HDMI_CTRL_AUDIO_LAYOUT,VAR_42
SOR_HDMI_CTRL_ENABLE,VAR_43
SOR_HDMI_CTRL_MAX_AC_PACKET,FUNC_8
SOR_HDMI_CTRL_REKEY,FUNC_9
SOR_HEAD_STATE_COLORSPACE_MASK,VAR_44
SOR_HEAD_STATE_COLORSPACE_RGB,VAR_45
SOR_HEAD_STATE_DYNRANGE_MASK,VAR_46
SOR_HEAD_STATE_RANGECOMPRESS_MASK,VAR_47
SOR_INPUT_CONTROL,VAR_48
SOR_INPUT_CONTROL_ARM_VIDEO_RANGE_LIMITED,VAR_49
SOR_INPUT_CONTROL_HDMI_SRC_SELECT,FUNC_10
SOR_LANE_DRIVE_CURRENT0,VAR_50
SOR_LANE_PREEMPHASIS0,VAR_51
SOR_LANE_SEQ_CTL,VAR_52
SOR_LANE_SEQ_CTL_DELAY,FUNC_11
SOR_LANE_SEQ_CTL_POWER_STATE_UP,VAR_53
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN,VAR_54
SOR_LANE_SEQ_CTL_STATE_BUSY,VAR_55
SOR_LANE_SEQ_CTL_TRIGGER,VAR_56
SOR_PLL0_FILTER,FUNC_12
SOR_PLL0_FILTER_MASK,VAR_57
SOR_PLL0_ICHPMP,FUNC_13
SOR_PLL0_ICHPMP_MASK,VAR_58
SOR_PLL0_PWR,VAR_59
SOR_PLL0_VCOCAP,FUNC_14
SOR_PLL0_VCOCAP_MASK,VAR_60
SOR_PLL0_VCOPD,VAR_61
SOR_PLL1_LOADADJ,FUNC_15
SOR_PLL1_LOADADJ_MASK,VAR_62
SOR_PLL1_TMDS_TERM,VAR_63
SOR_PLL1_TMDS_TERMADJ,FUNC_16
SOR_PLL1_TMDS_TERMADJ_MASK,VAR_64
SOR_PLL2_BANDGAP_POWERDOWN,VAR_65
SOR_PLL2_PORT_POWERDOWN,VAR_66
SOR_PLL2_POWERDOWN_OVERRIDE,VAR_67
SOR_PLL2_SEQ_PLLCAPPD_ENFORCE,VAR_68
SOR_PLL3_AVDD10_LEVEL,FUNC_17
SOR_PLL3_AVDD10_LEVEL_MASK,VAR_69
SOR_PLL3_AVDD14_LEVEL,FUNC_18
SOR_PLL3_AVDD14_LEVEL_MASK,VAR_70
SOR_PLL3_BG_TEMP_COEF,FUNC_19
SOR_PLL3_BG_TEMP_COEF_MASK,VAR_71
SOR_PLL3_BG_VREF_LEVEL,FUNC_20
SOR_PLL3_BG_VREF_LEVEL_MASK,VAR_72
SOR_PLL3_PLL_VDD_MODE_3V3,VAR_73
SOR_REFCLK,VAR_74
SOR_REFCLK_DIV_FRAC,FUNC_21
SOR_REFCLK_DIV_INT,FUNC_22
SOR_REKEY,VAR_75
SOR_SEQ_CTL,VAR_76
SOR_SEQ_CTL_PD_PC,FUNC_23
SOR_SEQ_CTL_PD_PC_ALT,FUNC_24
SOR_SEQ_CTL_PU_PC,FUNC_25
SOR_SEQ_CTL_PU_PC_ALT,FUNC_26
SOR_SEQ_INST,FUNC_27
SOR_SEQ_INST_DRIVE_PWM_OUT_LO,VAR_77
SOR_SEQ_INST_HALT,VAR_78
SOR_SEQ_INST_WAIT,FUNC_28
SOR_SEQ_INST_WAIT_VSYNC,VAR_79
SOR_STATE1,VAR_80
SOR_STATE_ASY_OWNER,FUNC_29
SOR_STATE_ASY_OWNER_MASK,VAR_81
SOR_STATE_ASY_PROTOCOL_MASK,VAR_82
SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A,VAR_83
SOR_XBAR_CTRL,VAR_84
SOR_XBAR_CTRL_LINK0_XSEL,FUNC_30
SOR_XBAR_CTRL_LINK1_XSEL,FUNC_31
SOR_XBAR_POL,VAR_85
VSYNC_H_POSITION,FUNC_32
WARN,FUNC_33
clk_get_rate,FUNC_34
clk_set_parent,FUNC_35
clk_set_rate,FUNC_36
dev_err,FUNC_37
encoder_to_output,FUNC_38
pm_runtime_get_sync,FUNC_39
tegra_dc_commit,FUNC_40
tegra_dc_readl,FUNC_41
tegra_dc_writel,FUNC_42
tegra_io_pad_power_enable,FUNC_43
tegra_sor_attach,FUNC_44
tegra_sor_audio_prepare,FUNC_45
tegra_sor_hdmi_disable_audio_infoframe,FUNC_46
tegra_sor_hdmi_find_settings,FUNC_47
tegra_sor_hdmi_scdc_start,FUNC_48
tegra_sor_hdmi_setup_avi_infoframe,FUNC_49
tegra_sor_mode_set,FUNC_50
tegra_sor_power_up,FUNC_51
tegra_sor_readl,FUNC_52
tegra_sor_set_parent_clock,FUNC_53
tegra_sor_update,FUNC_54
tegra_sor_wakeup,FUNC_55
tegra_sor_writel,FUNC_56
to_sor,FUNC_57
to_sor_state,FUNC_58
to_tegra_dc,FUNC_59
usleep_range,FUNC_60
tegra_sor_hdmi_enable,FUNC_61
encoder,VAR_86
output,VAR_87
h_ref_to_sync,VAR_88
pulse_start,VAR_89
max_ac,VAR_90
dc,VAR_91
settings,VAR_92
sor,VAR_93
state,VAR_94
mode,VAR_95
rate,VAR_96
pclk,VAR_97
div,VAR_98
i,VAR_99
value,VAR_100
err,VAR_101
