---
title: "verilator"
description: "Open-source compiler/simulator for syntehsizable Verilog or SystemVerilog"
author: ["author"]
links:
  web: "https://www.veripool.org/wiki/verilator"
tags: [
  "analiser",
  "compiler",
  "simulator",
  "verilog",
  "systemverilog",
]
---

This is a long description...
<!--more-->
... about verilator.
