Running: /afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/dynamics_tb_isim_beh.exe -prj /afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/dynamics_tb_beh.prj work.dynamics_tb work.glbl 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/ff_lib.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/dynamics.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/dynamics_tb.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94664 KB
Fuse CPU Usage: 1000 ms
Compiling module dffr(WIDTH=2)
Compiling module dffre(WIDTH=6)
Compiling module dffr(WIDTH=3)
Compiling module dynamics
Compiling module dynamics_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /afs/ir.stanford.edu/class/ee108/groups/01/Final_Project/dynamics_tb_isim_beh.exe
Fuse Memory Usage: 392892 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 610 ms
