
*** Running vivado
    with args -log system_fir_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_top_0_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_fir_top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_fir_top_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8650
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2605.234 ; gain = 0.000 ; free physical = 4216 ; free virtual = 9564
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fir_top_0_1' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_fir_top_0_1/synth/system_fir_top_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir_top' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_shift_reg.v:65]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_ram' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_shift_reg.v:9]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './fir_shift_reg_ram.dat'; please make sure the file is added to project and has read permission, ignoring [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_shift_reg.v:29]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_ram' (1#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg' (2#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_shift_reg.v:65]
INFO: [Synth 8-6157] synthesizing module 'fir_c' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c_rom' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:9]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './fir_c_rom.dat'; please make sure the file is added to project and has read permission, ignoring [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:24]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity fir_c_rom does not have driver. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_rom' (3#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c' (4#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_c.v:43]
INFO: [Synth 8-6155] done synthesizing module 'fir' (5#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_io_if' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_io_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_io_if.v:215]
INFO: [Synth 8-6155] done synthesizing module 'fir_io_if' (6#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_io_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_ap_rst_if' [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_ap_rst_if' (7#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_top' (8#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_top_0_1' (9#1) [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_fir_top_0_1/synth/system_fir_top_0_1.v:58]
WARNING: [Synth 8-7129] Port AWADDR[5] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARADDR[5] in module fir_io_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_c is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_shift_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2605.234 ; gain = 0.000 ; free physical = 3795 ; free virtual = 9146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.234 ; gain = 0.000 ; free physical = 4586 ; free virtual = 9937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.234 ; gain = 0.000 ; free physical = 4586 ; free virtual = 9937
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.234 ; gain = 0.000 ; free physical = 4575 ; free virtual = 9927
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.184 ; gain = 0.000 ; free physical = 4433 ; free virtual = 9784
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2653.184 ; gain = 0.000 ; free physical = 4431 ; free virtual = 9782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4396 ; free virtual = 9749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4396 ; free virtual = 9748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4395 ; free virtual = 9748
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_1_cast8_reg_334_reg' and it is trimmed from '37' to '31' bits. [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ipshared/6836/src/hdl/fir.v:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_io_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_io_if'
INFO: [Synth 8-3971] The signal "fir_shift_reg_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_io_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'fir_io_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4353 ; free virtual = 9706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---RAMs : 
	              800 Bit	(50 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/fir_U/acc_3_fu_230_p2, operation Mode is: (P or C)+(A''*B2 or 0).
DSP Report: register inst/fir_U/shift_reg_load_1_reg_324_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/c_U/fir_c_rom_U/q0_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/c_load_reg_329_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: register inst/fir_U/acc_1_reg_124_reg is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/acc_3_fu_230_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
DSP Report: operator inst/fir_U/tmp_s_fu_220_p2 is absorbed into DSP inst/fir_U/acc_3_fu_230_p2.
INFO: [Synth 8-3917] design system_fir_top_0_1 has port s_axi_fir_io_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_1 has port s_axi_fir_io_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_1 has port s_axi_fir_io_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design system_fir_top_0_1 has port s_axi_fir_io_RRESP[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axi_fir_io_AWADDR[5] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[31] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[30] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[29] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[28] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[27] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[26] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[25] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[24] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[23] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[22] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[21] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[20] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[19] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[18] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[17] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[16] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[3] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[2] in module system_fir_top_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_ARADDR[5] in module system_fir_top_0_1 is either unconnected or has no load
INFO: [Synth 8-3971] The signal "system_fir_top_0_1/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4351 ; free virtual = 9711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_fir_top_0_1 | inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg | 50 x 16(NO_CHANGE)     | W |   | 50 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (P or C)+(A''*B2 or 0) | 16     | 16     | 37     | -      | 37     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4200 ; free virtual = 9573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4199 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_fir_top_0_1 | inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg | 50 x 16(NO_CHANGE)     | W |   | 50 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4187 ; free virtual = 9559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    17|
|2     |DSP48E1  |     1|
|3     |LUT1     |     3|
|4     |LUT2     |    61|
|5     |LUT3     |    26|
|6     |LUT4     |    42|
|7     |LUT5     |    30|
|8     |LUT6     |    16|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    93|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 3931 ; free virtual = 9303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2653.184 ; gain = 0.000 ; free physical = 4000 ; free virtual = 9372
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2653.184 ; gain = 47.949 ; free physical = 4000 ; free virtual = 9372
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.184 ; gain = 0.000 ; free physical = 4089 ; free virtual = 9460
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.184 ; gain = 0.000 ; free physical = 4034 ; free virtual = 9406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ae764480
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 94 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2653.184 ; gain = 48.023 ; free physical = 4229 ; free virtual = 9601
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/system_fir_top_0_1_synth_1/system_fir_top_0_1.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/system_fir_top_0_1_synth_1/system_fir_top_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fir_top_0_1_utilization_synth.rpt -pb system_fir_top_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 16:40:24 2023...
