0.6
2019.1
May 24 2019
15:06:07
C:/Users/pshand/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v,1635282236,verilog,,,,lab2_7Seg_testbench;show_7segDisplay,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/imports/new/Multiplexers.v,1635266530,verilog,,C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/imports/new/hex7seg.v,,m2_1x8;m4_1;m8_1,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/imports/new/hex7seg.v,1635266530,verilog,,,,hex7seg,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/new/Edge.v,1635282536,verilog,,C:/Users/pshand/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v,,Edge,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/new/RingCount.v,1635281113,verilog,,C:/Users/pshand/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v,,RingCount,,,,,,,,
C:/Users/pshand/Desktop/Lab_4/Lab_4.srcs/sources_1/new/countUD4L.v,1635278152,verilog,,C:/Users/pshand/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v,,countUD4L;fatbitcount,,,,,,,,
