{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698340748438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698340748438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 22:49:08 2023 " "Processing started: Thu Oct 26 22:49:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698340748438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340748438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourBitNegator -c fourBitNegator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourBitNegator -c fourBitNegator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340748438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698340748943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698340748944 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fourBitNegator.v(15) " "Verilog HDL Module Instantiation warning at fourBitNegator.v(15): ignored dangling comma in List of Port Connections" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698340759427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitnegator.v 7 7 " "Found 7 design units, including 7 entities, in source file fourbitnegator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitNegator " "Found entity 1: fourBitNegator" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourBitIncrementer " "Found entity 2: fourBitIncrementer" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_2In " "Found entity 3: and_2In" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_2In " "Found entity 4: or_2In" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "5 not_1In " "Found entity 5: not_1In" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "6 xor_2In " "Found entity 6: xor_2In" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""} { "Info" "ISGN_ENTITY_NAME" "7 halfAdder " "Found entity 7: halfAdder" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340759430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitnegatortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitnegatortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitNegatorTestbench " "Found entity 1: fourBitNegatorTestbench" {  } { { "fourBitNegatorTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegatorTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340759433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340759433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourBitNegator " "Elaborating entity \"fourBitNegator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698340759475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitIncrementer fourBitIncrementer:inc " "Elaborating entity \"fourBitIncrementer\" for hierarchy \"fourBitIncrementer:inc\"" {  } { { "fourBitNegator.v" "inc" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340759477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder fourBitIncrementer:inc\|halfAdder:h1 " "Elaborating entity \"halfAdder\" for hierarchy \"fourBitIncrementer:inc\|halfAdder:h1\"" {  } { { "fourBitNegator.v" "h1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340759478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2In fourBitIncrementer:inc\|halfAdder:h1\|xor_2In:xor_1 " "Elaborating entity \"xor_2In\" for hierarchy \"fourBitIncrementer:inc\|halfAdder:h1\|xor_2In:xor_1\"" {  } { { "fourBitNegator.v" "xor_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340759479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2In fourBitIncrementer:inc\|halfAdder:h1\|and_2In:and_1 " "Elaborating entity \"and_2In\" for hierarchy \"fourBitIncrementer:inc\|halfAdder:h1\|and_2In:and_1\"" {  } { { "fourBitNegator.v" "and_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340759481 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698340759820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] VCC " "Pin \"b\[4\]\" is stuck at VCC" {  } { { "fourBitNegator.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/fourBitNegator/fourBitNegator.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698340759833 "|fourBitNegator|b[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698340759833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698340759897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698340760343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340760343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698340760383 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698340760383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698340760383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698340760383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698340760405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 22:49:20 2023 " "Processing ended: Thu Oct 26 22:49:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698340760405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698340760405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698340760405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340760405 ""}
