# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DACZC706.srcs/sources_1/ip/sine_gen_16bits/sine_generator_16bits_c_counter_binary_v12_0_i0/sim/sine_generator_16bits_c_counter_binary_v12_0_i0.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/sine_generator_16bits_entity_declarations.vhd" \
"../../../../DACZC706.ip_user_files/ipstatic/xil_defaultlib/hdl/sine_generator_16bits.vhd" \
"../../../../DACZC706.srcs/sources_1/ip/sine_gen_16bits/sim/sine_gen_16bits.vhd" \
"../../../../DACZC706.srcs/sources_1/new/dac3484_interface_module.vhd" \
"../../../../DACZC706.srcs/sources_1/new/dac_toplevel.vhd" \
"../../../../DACZC706.srcs/sources_1/new/fifo_test.vhd" \

# Do not sort compile order
nosort
