// Seed: 396307822
module module_0 (
    input wand  id_0,
    input wire  id_1,
    input uwire id_2
);
  wire id_4;
  module_2(
      id_4, id_4, id_4
  );
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    output tri   id_4
);
  id_6(
      id_1, 1'b0
  ); module_0(
      id_3, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge 1) begin
    id_1 = 1;
  end
  wire id_4;
endmodule
