# Reference RISC-V projects

- [RISC-V Refernce Card](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf)

## Emulators

- [riscvsim_py](https://github.com/varunmadhavam/riscvsim_py)
- [tinyfive](https://github.com/OpenMachine-ai/tinyfive)
- [C emulator](https://fmash16.github.io/content/posts/riscv-emulator-in-c.html)

## CPU Cores

- [PicoRV32](https://github.com/YosysHQ/picorv32) - starting point for IIA project
- [riscv-mini](https://github.com/ucb-bar/riscv-mini)
- [DarkRISCV](https://github.com/darklife/darkriscv)
- [Chromite](https://chromite.readthedocs.io/en/latest/chromite.html) - good exmplanation of pipeline
- [MR1](https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html) - Core using formal verification with detail on memory buses
- [kleine-riscv](https://github.com/rolandbernard/kleine-riscv)
- [NEORV32](https://stnolting.github.io/neorv32/)
- [RISC-V CPU Blog](https://www.mehmetburakaykenar.com/where-to-start-to-design-a-risc-v-cpu-core/430/)
