Item(by='CalChris', descendants=None, kids=None, score=None, time=1609120620, title=None, item_type='comment', url=None, parent=25555540, text='Doh. Yes, I fat fingered micro-op for macro-op.<p><i>With compression you avoid the cost of having multiple instructions to fuse.</i> I don&#x27;t understand this. RVC is only a 16b &#x27;abbreviation&#x27; for a subset of RISCV instructions. It&#x27;s ultimately the <i>same</i> instruction.<p>Also, RVC is an extension; it isn&#x27;t base and Andrew Waterman&#x27;s thesis [1] doesn&#x27;t even mention macro-op fusion. FWIW, the A72 uses macro-op fusion [2]. Neither architecture ruled it out, but then neither architecture was anticipating it. It&#x27;s just a microarchitectural optimization.<p>No, the x86 (1978) certainly wasn&#x27;t designed with macro-op fusion in mind. Instead, macro-op fusion (2000) was developed by Intel to improve x86 performance [3].<p>[1] <a href="https:&#x2F;&#x2F;people.eecs.berkeley.edu&#x2F;~krste&#x2F;papers&#x2F;EECS-2016-1.pdf" rel="nofollow">https:&#x2F;&#x2F;people.eecs.berkeley.edu&#x2F;~krste&#x2F;papers&#x2F;EECS-2016-1.p...</a><p>[2] <a href="https:&#x2F;&#x2F;techreport.com&#x2F;review&#x2F;28189&#x2F;inside-arms-cortex-a72-microarchitecture&#x2F;" rel="nofollow">https:&#x2F;&#x2F;techreport.com&#x2F;review&#x2F;28189&#x2F;inside-arms-cortex-a72-m...</a><p>[3] <a href="https:&#x2F;&#x2F;patents.google.com&#x2F;patent&#x2F;US6675376" rel="nofollow">https:&#x2F;&#x2F;patents.google.com&#x2F;patent&#x2F;US6675376</a>')