module module_0 (
    input [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    output logic id_4,
    input [id_1 : id_3] id_5,
    output id_6,
    output [id_5 : id_2] id_7,
    input [id_5 : 1] id_8,
    output [id_7 : id_3] id_9,
    output [id_4 : id_5] id_10,
    output id_11,
    output id_12,
    input id_13,
    output id_14,
    input [id_8 : id_3] id_15,
    input [id_7 : id_14] id_16,
    input [id_4 : 1] id_17,
    output logic id_18
);
endmodule
