@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-504.23.4.el6.x86_64) on Sat Jun 20 14:46:48 CEST 2015
            in directory '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj'.
@I [HLS-10] Opening solution '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 7.5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 14:47:05 2015...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fcmp_1_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fsub_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fsub_5_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fsub_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fsub_5_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lsdatagenregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lsdatagenregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'lsdatagenregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Sat Jun 20 14:47:22 2015] Launched synth_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Jun 20 14:47:22 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log lsdatagenregio.vds -m64 -mode batch -messageDb vivado.pb -source lsdatagenregio.tcl


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source lsdatagenregio.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/lsdatagenregio_ap_fcmp_1_no_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/lsdatagenregio_ap_fcmp_1_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/lsdatagenregio_ap_fcmp_1_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/lsdatagenregio_ap_fsub_5_full_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/lsdatagenregio_ap_fsub_5_full_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/lsdatagenregio_ap_fsub_5_full_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/lsdatagenregio_ap_fmul_2_max_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/lsdatagenregio_ap_fmul_2_max_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/lsdatagenregio_ap_fmul_2_max_dsp_32.xci]
# read_verilog -library xil_defaultlib {
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_CONTROL_s_axi.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fcmp_32ns_32ns_1_3.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.v
# }
# read_xdc /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc
# set_property used_in_implementation false [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file lsdatagenregio.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top lsdatagenregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top lsdatagenregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 996.000 ; gain = 161.293 ; free physical = 5983 ; free virtual = 36207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.v:12]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_CONTROL_s_axi' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_CONTROL_s_axi.v:253]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_CONTROL_s_axi' (1#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_ap_fsub_5_full_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/synth/lsdatagenregio_ap_fsub_5_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/synth/lsdatagenregio_ap_fsub_5_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (2#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (2#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'compare' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (15#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_ap_fsub_5_full_dsp_32' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fsub_5_full_dsp_32/synth/lsdatagenregio_ap_fsub_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_ap_fmul_2_max_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/synth/lsdatagenregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/synth/lsdatagenregio_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (26#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_ap_fmul_2_max_dsp_32' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fmul_2_max_dsp_32/synth/lsdatagenregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_fcmp_32ns_32ns_1_3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-638] synthesizing module 'lsdatagenregio_ap_fcmp_1_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/synth/lsdatagenregio_ap_fcmp_1_no_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/synth/lsdatagenregio_ap_fcmp_1_no_dsp_32.vhd:199]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_ap_fcmp_1_no_dsp_32' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/synth/lsdatagenregio_ap_fcmp_1_no_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio_fcmp_32ns_32ns_1_3' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.v:1523]
INFO: [Synth 8-256] done synthesizing module 'lsdatagenregio' (35#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1081.242 ; gain = 246.535 ; free physical = 5891 ; free virtual = 36116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:351]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1081.242 ; gain = 246.535 ; free physical = 5891 ; free virtual = 36116
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc]
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1418.719 ; gain = 0.996 ; free physical = 5703 ; free virtual = 35928
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5705 ; free virtual = 35930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5705 ; free virtual = 35930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U2/lsdatagenregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U3/lsdatagenregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U4/lsdatagenregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U5/lsdatagenregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U6/lsdatagenregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5705 ; free virtual = 35930
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5699 ; free virtual = 35924
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lsdatagenregio_fcmp_32ns_32ns_1_3_U7/lsdatagenregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5699 ; free virtual = 35924
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U2/din1_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U2/din0_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:54]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U4/din0_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U3/din1_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:52]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U4/din1_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U3/din1_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:54]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U5/din1_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U3/din0_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:54]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U6/din0_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U5/din0_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:52]
INFO: [Synth 8-4471] merging register 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U6/din1_buf1_reg[31:0]' into 'lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp_U3/din1_buf1_reg[31:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio_fmul_32ns_32ns_32_4_max_dsp.v:54]
WARNING: [Synth 8-3917] design lsdatagenregio has port s_axi_CONTROL_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design lsdatagenregio has port s_axi_CONTROL_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design lsdatagenregio has port s_axi_CONTROL_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design lsdatagenregio has port s_axi_CONTROL_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design lsdatagenregio has unconnected port s_axi_CONTROL_AWADDR[6]
WARNING: [Synth 8-3331] design lsdatagenregio has unconnected port s_axi_CONTROL_ARADDR[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5697 ; free virtual = 35923
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5697 ; free virtual = 35923

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stream_x0_V_1_data_reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[31] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[30] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[22] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[21] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[20] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[19] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[18] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[17] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[16] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[15] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[14] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[13] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[12] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[11] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[10] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[9] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[8] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[7] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[6] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[5] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[4] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[3] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[2] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[1] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[0] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[28] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[27] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[26] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[25] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[24] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\stream_x0_V_1_data_reg_reg[23] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[4] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[3] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[1] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[0] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[0] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/opcode_buf1_reg[2] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[1] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[2] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[3] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[4] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[5] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[6] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[7] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[8] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[9] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[10] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[11] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[12] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[13] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[14] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[15] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[16] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[17] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[18] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[19] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[20] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[21] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[22] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[23] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[24] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[25] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[26] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[27] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[28] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[29] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[30] ) is unused and will be removed from module lsdatagenregio.
WARNING: [Synth 8-3332] Sequential element (\lsdatagenregio_fcmp_32ns_32ns_1_3_U7/din1_buf1_reg[31] ) is unused and will be removed from module lsdatagenregio.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5683 ; free virtual = 35908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5683 ; free virtual = 35908
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5683 ; free virtual = 35908

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1418.719 ; gain = 584.012 ; free physical = 5683 ; free virtual = 35908
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1419.699 ; gain = 584.992 ; free physical = 5581 ; free virtual = 35806
---------------------------------------------------------------------------------
Found timing loop:
     0: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/O (GATE_2_14_OR)
     1: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/I1 (GATE_2_14_OR)
     2: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/O (GATE_2_14_OR)
     3: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/I0 (GATE_2_14_OR)
     4: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_41/O (GATE_2_14_OR)
     5: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_41/I0 (GATE_2_14_OR)
     6: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_34/O (GATE_2_8_AND)
     7: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_34/I1 (GATE_2_8_AND)
     8: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/O (GATE_2_14_OR)
     1: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/I1 (GATE_2_14_OR)
     2: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/O (GATE_2_14_OR)
     3: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/I0 (GATE_2_14_OR)
     4: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_30/O (GATE_2_14_OR)
     5: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_30/I0 (GATE_2_14_OR)
     6: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_23/O (GATE_2_8_AND)
     7: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_23/I1 (GATE_2_8_AND)
     8: \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.srcs/sources_1/ip/lsdatagenregio_ap_fcmp_1_no_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 1425.699 ; gain = 590.992 ; free physical = 5575 ; free virtual = 35800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5554 ; free virtual = 35779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5554 ; free virtual = 35779
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5554 ; free virtual = 35779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5553 ; free virtual = 35779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    28|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     5|
|5     |DSP48E1_3 |     5|
|6     |DSP48E1_4 |     5|
|7     |LUT1      |    40|
|8     |LUT2      |   123|
|9     |LUT3      |   419|
|10    |LUT4      |   143|
|11    |LUT5      |   102|
|12    |LUT6      |   522|
|13    |MUXCY     |   169|
|14    |MUXF7     |     4|
|15    |SRL16E    |   226|
|16    |XORCY     |    48|
|17    |FDE       |     3|
|18    |FDRE      |  1855|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5553 ; free virtual = 35779
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1443.184 ; gain = 163.707 ; free physical = 5553 ; free virtual = 35779
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1443.184 ; gain = 608.477 ; free physical = 5553 ; free virtual = 35779
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 44 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1443.188 ; gain = 505.184 ; free physical = 5552 ; free virtual = 35778
# write_checkpoint lsdatagenregio.dcp
# catch { report_utilization -file lsdatagenregio_utilization_synth.rpt -pb lsdatagenregio_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1443.188 ; gain = 0.000 ; free physical = 5551 ; free virtual = 35776
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 14:49:36 2015...
[Sat Jun 20 14:49:39 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.48 ; elapsed = 00:02:17 . Memory (MB): peak = 1012.668 ; gain = 7.996 ; free physical = 6159 ; free virtual = 36384
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/lsdatagenregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.652 ; gain = 262.984 ; free physical = 5895 ; free virtual = 36120
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1275.652 ; gain = 0.000 ; free physical = 5894 ; free virtual = 36119
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.195 ; gain = 486.543 ; free physical = 5574 ; free virtual = 35799
[Sat Jun 20 14:50:05 2015] Launched impl_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sat Jun 20 14:50:05 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log lsdatagenregio.vdi -applog -m64 -messageDb vivado.pb -mode batch -source lsdatagenregio.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source lsdatagenregio.tcl -notrace
Command: open_checkpoint /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/lsdatagenregio.dcp
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-24189-finance.eit.uni-kl.de/dcp/lsdatagenregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-24189-finance.eit.uni-kl.de/dcp/lsdatagenregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1201.992 ; gain = 285.996 ; free physical = 5187 ; free virtual = 35412
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1212.020 ; gain = 3.000 ; free physical = 5182 ; free virtual = 35408
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e8e5fd97

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1686.535 ; gain = 0.000 ; free physical = 4820 ; free virtual = 35046

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 79 cells.
Phase 2 Constant Propagation | Checksum: 850586ac

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1686.535 ; gain = 0.000 ; free physical = 4815 ; free virtual = 35041

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: lsdatagenregio_fsub_32ns_32ns_32_7_full_dsp_U1/lsdatagenregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRYS_OUT[0].
INFO: [Opt 31-12] Eliminated 1868 unconnected nets.
INFO: [Opt 31-11] Eliminated 139 unconnected cells.
Phase 3 Sweep | Checksum: ace537e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.535 ; gain = 0.000 ; free physical = 4812 ; free virtual = 35038
Ending Logic Optimization Task | Checksum: ace537e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.535 ; gain = 0.000 ; free physical = 4812 ; free virtual = 35038
Implement Debug Cores | Checksum: d8d3b08a
Logic Optimization | Checksum: d8d3b08a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: ace537e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1686.535 ; gain = 0.000 ; free physical = 4812 ; free virtual = 35038
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.535 ; gain = 484.543 ; free physical = 4812 ; free virtual = 35038
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/lsdatagenregio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 136405ee

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1739.922 ; gain = 0.004 ; free physical = 4783 ; free virtual = 35009

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1739.922 ; gain = 0.000 ; free physical = 4783 ; free virtual = 35009
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1739.922 ; gain = 0.000 ; free physical = 4783 ; free virtual = 35009

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1739.922 ; gain = 0.004 ; free physical = 4783 ; free virtual = 35009

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4785 ; free virtual = 35011

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4785 ; free virtual = 35011

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4785 ; free virtual = 35011
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d594dce5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4785 ; free virtual = 35011

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 19320a54a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4781 ; free virtual = 35007
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 2.1.2.1 Place Init Design | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010
Phase 2.1 Placer Initialization Core | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010
Phase 2 Placer Initialization | Checksum: 1b7b458b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.949 ; gain = 80.031 ; free physical = 4783 ; free virtual = 35010

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1a05bdeb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4774 ; free virtual = 35000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1a05bdeb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4774 ; free virtual = 35000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 18214471e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4767 ; free virtual = 34993

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: ec53d21e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4767 ; free virtual = 34993

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: f56af6b3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4767 ; free virtual = 34993

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1a8f72c2f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4767 ; free virtual = 34993

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Phase 4 Detail Placement | Checksum: 22b39d103

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1f289f584

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 5.2 Post Placement Optimization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 151894075

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Phase 5.2 Post Placement Optimization | Checksum: 151894075

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 151894075

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 151894075

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Phase 5.4 Placer Reporting | Checksum: 151894075

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 182407cb2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 182407cb2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
Ending Placer Task | Checksum: 16676e1f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.992 ; gain = 190.074 ; free physical = 4765 ; free virtual = 34991
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 1929.992 ; gain = 192.074 ; free physical = 4765 ; free virtual = 34991
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1929.992 ; gain = 0.000 ; free physical = 4760 ; free virtual = 34990
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1929.992 ; gain = 0.000 ; free physical = 4760 ; free virtual = 34987
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1929.992 ; gain = 0.000 ; free physical = 4754 ; free virtual = 34986
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x3_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x3_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x2_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x2_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x1_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x1_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_yx2_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_yx2_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_y_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_y_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_yx_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_yx_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x0_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x0_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_x4_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_x4_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cashFlow_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cashFlow_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stock_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stock_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 111caf889

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4638 ; free virtual = 34866

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111caf889

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4638 ; free virtual = 34866

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 111caf889

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4608 ; free virtual = 34836
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11bbda5bc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4601 ; free virtual = 34829
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.685  | TNS=0      | WHS=0.00741| THS=0      |

Phase 2 Router Initialization | Checksum: 1d91cd4c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4598 ; free virtual = 34827

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15e57566c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4598 ; free virtual = 34827

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1366ff5b3

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.763  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9ada9bb8

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838
Phase 4 Rip-up And Reroute | Checksum: 9ada9bb8

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 9ada9bb8

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.763  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 9ada9bb8

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 9ada9bb8

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f869cd9f

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.763  | TNS=0      | WHS=0.0464 | THS=0      |

Phase 7 Post Hold Fix | Checksum: c9c30d15

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.481568 %
  Global Horizontal Routing Utilization  = 0.569473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: d0644af5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: d0644af5

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4610 ; free virtual = 34838

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17e336681

Time (s): cpu = 00:02:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4606 ; free virtual = 34835

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.763  | TNS=0      | WHS=0.0464 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17e336681

Time (s): cpu = 00:02:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4606 ; free virtual = 34835
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:02:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4614 ; free virtual = 34843
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1981.645 ; gain = 51.652 ; free physical = 4614 ; free virtual = 34842
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1981.645 ; gain = 0.000 ; free physical = 4645 ; free virtual = 34878
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/project.runs/impl_1/lsdatagenregio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 14:51:48 2015...
[Sat Jun 20 14:51:52 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.49 ; elapsed = 00:01:48 . Memory (MB): peak = 1792.203 ; gain = 7.996 ; free physical = 5642 ; free virtual = 35871
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/.Xil/Vivado-23600-finance.eit.uni-kl.de/dcp/lsdatagenregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/LSRegDataCol/LSRegDataCol_DataGen/lsrdc_prj/solution1/impl/verilog/.Xil/Vivado-23600-finance.eit.uni-kl.de/dcp/lsdatagenregio.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1881.203 ; gain = 3.000 ; free physical = 5543 ; free virtual = 35778
Restored from archive | CPU: 0.800000 secs | Memory: 3.907066 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1881.203 ; gain = 3.000 ; free physical = 5543 ; free virtual = 35778
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2037.242 ; gain = 1.000 ; free physical = 5519 ; free virtual = 35748


Implementation tool: Xilinx Vivado v.2014.3
Device target:       xc7z020clg484-1
Report date:         Sat Jun 20 14:51:57 CEST 2015

#=== Resource usage ===
SLICE:          540
LUT:           1186
FF:            1832
DSP:             17
BRAM:             0
SRL:            113
#=== Final timing ===
CP required:    7.500
CP achieved:    6.737
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 14:51:57 2015...
@I [LIC-101] Checked in feature [HLS]
