Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Feb 11 16:04:43 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file v6pcieDMA_timing_summary_routed.rpt -pb v6pcieDMA_timing_summary_routed.pb
| Design       : v6pcieDMA
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 202 register/latch pins with no clock (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 66 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1721 pins that are not constrained for maximum delay. (HIGH)

 There are 9 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 874 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.485    -1186.110                   2424                17093        0.053        0.000                      0                17078        0.000        0.000                       0                  7411  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                              {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                {0.000 2.000}        4.000           250.000         
sys_clk_c                                                                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     7  
  clk_125mhz                                                                                                                                    0.774        0.000                      0                 2714        0.137        0.000                      0                 2714        2.286        0.000                       0                  1225  
  clk_250mhz                                                                                                                                   -0.973       -1.953                     14                 1891        0.305        0.000                      0                 1891        0.000        0.000                       0                   876  
  mmcm_fb                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  userclk1                                                                                                                                     -1.165     -476.285                   1310                10113        0.053        0.000                      0                10113        0.000        0.000                       0                  6114  
sys_clk_c                                                                                                                                       3.626        0.000                      0                  107        0.377        0.000                      0                  107        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_250mhz    clk_125mhz         -0.355       -7.205                     46                 1902        0.061        0.000                      0                 1902  
clk_125mhz    clk_250mhz         -1.100       -8.304                     47                 1900        0.061        0.000                      0                 1900  
sys_clk_c     userclk1           -2.279      -15.263                     11                   11        0.402        0.000                      0                   11  
userclk1      sys_clk_c          -5.485     -175.192                     37                   37        1.714        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125mhz         clk_125mhz               6.054        0.000                      0                    1        0.667        0.000                      0                    1  
**async_default**  clk_250mhz         clk_125mhz               1.859        0.000                      0                    1        0.423        0.000                      0                    1  
**async_default**  clk_125mhz         clk_250mhz               1.859        0.000                      0                    1        0.423        0.000                      0                    1  
**async_default**  clk_250mhz         clk_250mhz               2.060        0.000                      0                    1        0.667        0.000                      0                    1  
**async_default**  userclk1           userclk1                -1.093     -511.096                   1020                 4128        0.226        0.000                      0                 4128  
**default**        userclk1                                    2.860        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
  To Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz fall@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.379ns (24.875%)  route 1.145ns (75.125%))
  Logic Levels:           0  
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 8.271 - 4.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.354     5.945    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2
    SLICE_X83Y170                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y170        FDRE (Prop_fdre_C_Q)         0.379     6.324 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           1.145     7.469    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.783 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
                         clock pessimism              0.168     8.439    
                         clock uncertainty           -0.071     8.368    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.125     8.243    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  0.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[3]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.900%)  route 0.300ns (70.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         0.659     2.410    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X51Y226                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y226        FDRE (Prop_fdre_C_Q)         0.128     2.538 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[3]/Q
                         net (fo=1, routed)           0.300     2.838    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/Q[3]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.154     3.269    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pipe_dclk_in
    GTPE2_COMMON_X0Y1                                                 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.623     2.646    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPADDR[3])
                                                      0.055     2.701    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X33Y231       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X50Y224       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           14  Failing Endpoints,  Worst Slack       -0.973ns,  Total Violation       -1.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.379ns (29.679%)  route 0.898ns (70.321%))
  Logic Levels:           0  
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 6.271 - 2.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.354     5.945    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2
    SLICE_X83Y170                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y170        FDRE (Prop_fdre_C_Q)         0.379     6.324 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.898     7.222    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     3.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.293 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     4.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.783 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.488     6.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.168     6.439    
                         clock uncertainty           -0.065     6.374    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.125     6.249    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 -0.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.704%)  route 0.220ns (51.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.661     2.412    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X48Y222                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.220     2.796    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2
    SLICE_X50Y223        LUT3 (Prop_lut3_I1_O)        0.045     2.841 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     2.841    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_oobclk_div.oobclk_i_1__2
    SLICE_X50Y223        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.931     3.046    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X50Y223                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.602     2.444    
    SLICE_X50Y223        FDRE (Hold_fdre_C_D)         0.092     2.536    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/PIPECLK    n/a            4.000     4.000   0.000    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500     2.000   1.500    SLICE_X44Y234    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X42Y236    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :         1310  Failing Endpoints,  Worst Slack       -1.165ns,  Total Violation     -476.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/tx_Itf/trn_td_i_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.139ns (22.348%)  route 3.958ns (77.652%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 9.876 - 4.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.640     6.231    theTlpControl/tx_Itf/trn_clk
    SLICE_X20Y224                                                     r  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y224        FDCE (Prop_fdce_C_Q)         0.433     6.664 f  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[10]/Q
                         net (fo=38, routed)          0.905     7.569    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State_reg[10]
    SLICE_X22Y224        LUT4 (Prop_lut4_I2_O)        0.105     7.674 f  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State[14]_i_2/O
                         net (fo=6, routed)           0.843     8.517    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State[14]_i_2
    SLICE_X20Y222        LUT6 (Prop_lut6_I3_O)        0.105     8.622 r  theTlpControl/tx_Itf/trn_td_i[63]_i_22/O
                         net (fo=1, routed)           0.510     9.133    theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_22
    SLICE_X21Y222        LUT6 (Prop_lut6_I5_O)        0.105     9.238 r  theTlpControl/tx_Itf/trn_td_i[63]_i_10/O
                         net (fo=99, routed)          1.118    10.356    theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_10
    SLICE_X30Y214        LUT4 (Prop_lut4_I0_O)        0.124    10.480 r  theTlpControl/tx_Itf/trn_td_i[58]_i_3/O
                         net (fo=1, routed)           0.581    11.061    theTlpControl/tx_Itf/n_0_trn_td_i[58]_i_3
    SLICE_X30Y217        LUT6 (Prop_lut6_I3_O)        0.267    11.328 r  theTlpControl/tx_Itf/trn_td_i[58]_i_1/O
                         net (fo=1, routed)           0.000    11.328    theTlpControl/tx_Itf/trn_td_i[58]
    SLICE_X30Y217        FDCE                                         r  theTlpControl/tx_Itf/trn_td_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.529     9.876    theTlpControl/tx_Itf/trn_clk
    SLICE_X30Y217                                                     r  theTlpControl/tx_Itf/trn_td_i_reg[58]/C
                         clock pessimism              0.318    10.194    
                         clock uncertainty           -0.065    10.130    
    SLICE_X30Y217        FDCE (Setup_fdce_C_D)        0.033    10.163    theTlpControl/tx_Itf/trn_td_i_reg[58]
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 -1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[125].gv4.srl16/D
                            (rising edge-triggered cell SRL16E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.710     2.461    theTlpControl/rx_Itf/MRd_Channel/trn_clk
    SLICE_X17Y207                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y207        FDCE (Prop_fdce_C_Q)         0.141     2.602 r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[125]/Q
                         net (fo=2, routed)           0.111     2.713    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/din[125]
    SLICE_X18Y207        SRL16E                                       r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[125].gv4.srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.987     3.102    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/clk
    SLICE_X18Y207                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[125].gv4.srl16/CLK
                         clock pessimism             -0.625     2.477    
    SLICE_X18Y207        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.660    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[125].gv4.srl16
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a               4.000     4.000   0.000    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a               213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a               0.854     2.000   1.146    SLICE_X22Y198    theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a               0.854     2.000   1.146    SLICE_X44Y200    theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK  0.560     0.518   0.042    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  sys_clk_c

Setup :            0  Failing Endpoints,  Worst Slack        3.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_c rise@10.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.484ns (7.596%)  route 5.888ns (92.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 11.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.187     1.187    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X47Y210                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE (Prop_fdce_C_Q)         0.379     1.566 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/Q
                         net (fo=5, routed)           5.888     7.454    cmp_fmc_adc_100Ms_core/i2c_master_si570/D[0]
    SLICE_X47Y210        LUT6 (Prop_lut6_I5_O)        0.105     7.559 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_i_1/O
                         net (fo=1, routed)           0.000     7.559    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_i_free_i_1
    SLICE_X47Y210        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.009    11.009    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X47Y210                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
                         clock pessimism              0.178    11.187    
                         clock uncertainty           -0.035    11.152    
    SLICE_X47Y210        FDCE (Setup_fdce_C_D)        0.033    11.185    cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  3.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 adc_si570_scl_b_INST_0_i_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_si570_scl_b_INST_0_i_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_c rise@0.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.708%)  route 0.282ns (60.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.421     0.421    O0_in
    SLICE_X43Y211                                                     r  adc_si570_scl_b_INST_0_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y211        FDCE (Prop_fdce_C_Q)         0.141     0.562 r  adc_si570_scl_b_INST_0_i_2/Q
                         net (fo=2, routed)           0.282     0.844    cmp_fmc_adc_100Ms_core/i2c_master_si570/I8
    SLICE_X43Y211        LUT4 (Prop_lut4_I3_O)        0.045     0.889 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/adc_si570_scl_b_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.889    n_22_cmp_fmc_adc_100Ms_core
    SLICE_X43Y211        FDCE                                         r  adc_si570_scl_b_INST_0_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.683     0.683    O0_in
    SLICE_X43Y211                                                     r  adc_si570_scl_b_INST_0_i_2/C
                         clock pessimism             -0.262     0.421    
    SLICE_X43Y211        FDCE (Hold_fdce_C_D)         0.091     0.512    adc_si570_scl_b_INST_0_i_2
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_c
Waveform:           { 0 5 }
Period:             10.000
Sources:            { refclk_ibuf/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     10.000  8.462  GTPE2_COMMON_X0Y1  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Low Pulse Width   Slow    FDCE/C                  n/a            0.500     5.000   4.500  SLICE_X43Y211      adc_si570_scl_b_INST_0_i_2/C
High Pulse Width  Slow    FDCE/C                  n/a            0.500     5.000   4.500  SLICE_X43Y211      adc_si570_scl_b_INST_0_i_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :           46  Failing Endpoints,  Worst Slack       -0.355ns,  Total Violation       -7.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        4.049ns  (logic 1.145ns (28.280%)  route 2.904ns (71.720%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 13.875 - 8.000 ) 
    Source Clock Delay      (SCD):    6.229ns = ( 10.229 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     5.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     6.875    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.952 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.559     8.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.638    10.229    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X36Y232                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y232        FDRE (Prop_fdre_C_Q)         0.433    10.662 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[8]/Q
                         net (fo=22, routed)          0.540    11.203    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_FSM_onehot_fsm_reg[8]
    SLICE_X37Y232        LUT2 (Prop_lut2_I0_O)        0.123    11.326 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_rst_fsm[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.506    11.832    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_pipe_rst_fsm[1]_INST_0_i_1
    SLICE_X38Y232        LUT6 (Prop_lut6_I5_O)        0.274    12.106 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_rst_fsm[1]_INST_0/O
                         net (fo=6, routed)           0.459    12.566    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/O3
    SLICE_X39Y231        LUT6 (Prop_lut6_I5_O)        0.105    12.671 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_start_reg1_i_3/O
                         net (fo=1, routed)           0.335    13.006    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_txsync_start_reg1_i_3
    SLICE_X40Y230        LUT2 (Prop_lut2_I0_O)        0.105    13.111 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_start_reg1_i_2/O
                         net (fo=4, routed)           0.775    13.886    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/I11
    SLICE_X40Y242        LUT6 (Prop_lut6_I5_O)        0.105    13.991 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txsync_start_reg1_i_1__2/O
                         net (fo=1, routed)           0.287    14.278    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXSYNC_START05_out
    SLICE_X40Y242        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    10.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.488    12.270    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.528    13.875    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X40Y242                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg1_reg/C
                         clock pessimism              0.243    14.118    
                         clock uncertainty           -0.191    13.927    
    SLICE_X40Y242        FDRE (Setup_fdre_C_D)       -0.004    13.923    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.704%)  route 0.220ns (51.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.661     2.412    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X48Y222                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.220     2.796    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2
    SLICE_X50Y223        LUT3 (Prop_lut3_I1_O)        0.045     2.841 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     2.841    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_oobclk_div.oobclk_i_1__2
    SLICE_X50Y223        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.931     3.046    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X50Y223                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.549     2.497    
                         clock uncertainty            0.191     2.688    
    SLICE_X50Y223        FDRE (Hold_fdre_C_D)         0.092     2.780    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :           47  Failing Endpoints,  Worst Slack       -1.100ns,  Total Violation       -8.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz fall@2.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.379ns (29.679%)  route 0.898ns (70.321%))
  Logic Levels:           0  
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 6.271 - 2.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.354     5.945    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2
    SLICE_X83Y170                                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y170        FDRE (Prop_fdre_C_Q)         0.379     6.324 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           0.898     7.222    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/n_0_pclk_sel_reg
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     3.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.293 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     4.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.783 f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.488     6.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1                                                     f  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
                         clock pessimism              0.168     6.439    
                         clock uncertainty           -0.191     6.248    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.125     6.123    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1
  -------------------------------------------------------------------
                         required time                          6.123    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 -1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.704%)  route 0.220ns (51.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.661     2.412    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X48Y222                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.220     2.796    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2
    SLICE_X50Y223        LUT3 (Prop_lut3_I1_O)        0.045     2.841 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     2.841    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_oobclk_div.oobclk_i_1__2
    SLICE_X50Y223        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.931     3.046    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X50Y223                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.549     2.497    
                         clock uncertainty            0.191     2.688    
    SLICE_X50Y223        FDRE (Hold_fdre_C_D)         0.092     2.780    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  userclk1

Setup :           11  Failing Endpoints,  Worst Slack       -2.279ns,  Total Violation      -15.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/start_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@12.000ns - sys_clk_c rise@10.000ns)
  Data Path Delay:        8.758ns  (logic 0.589ns (6.726%)  route 8.169ns (93.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 17.797 - 12.000 ) 
    Source Clock Delay      (SCD):    1.187ns = ( 11.187 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.187    11.187    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X47Y210                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE (Prop_fdce_C_Q)         0.379    11.566 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/Q
                         net (fo=5, routed)           5.749    17.315    theTlpControl/Memory_Space/free
    SLICE_X47Y211        LUT2 (Prop_lut2_I1_O)        0.105    17.420 r  theTlpControl/Memory_Space/start_i_2/O
                         net (fo=1, routed)           2.419    19.840    cmp_fmc_adc_100Ms_core/I4
    SLICE_X47Y211        LUT6 (Prop_lut6_I1_O)        0.105    19.945 r  cmp_fmc_adc_100Ms_core/start_i_1/O
                         net (fo=1, routed)           0.000    19.945    cmp_fmc_adc_100Ms_core/n_0_start_i_1
    SLICE_X47Y211        FDCE                                         r  cmp_fmc_adc_100Ms_core/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216    13.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    14.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488    16.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.450    17.797    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X47Y211                                                     r  cmp_fmc_adc_100Ms_core/start_reg/C
                         clock pessimism              0.000    17.797    
                         clock uncertainty           -0.163    17.634    
    SLICE_X47Y211        FDCE (Setup_fdce_C_D)        0.032    17.666    cmp_fmc_adc_100Ms_core/start_reg
  -------------------------------------------------------------------
                         required time                         17.666    
                         arrival time                         -19.945    
  -------------------------------------------------------------------
                         slack                                 -2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/reg09_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.304ns (5.301%)  route 5.431ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        4.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.009     1.009    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X47Y210                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDCE (Prop_fdce_C_Q)         0.304     1.313 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_free_reg/Q
                         net (fo=5, routed)           5.431     6.744    cmp_fmc_adc_100Ms_core/free
    SLICE_X46Y178        FDRE                                         r  cmp_fmc_adc_100Ms_core/reg09_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.383     5.974    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X46Y178                                                     r  cmp_fmc_adc_100Ms_core/reg09_rd_reg[0]/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.163     6.138    
    SLICE_X46Y178        FDRE (Hold_fdre_C_D)         0.204     6.342    cmp_fmc_adc_100Ms_core/reg09_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.342    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  sys_clk_c

Setup :           37  Failing Endpoints,  Worst Slack       -5.485ns,  Total Violation     -175.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.485ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/write_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_c rise@10.000ns - userclk1 rise@8.000ns)
  Data Path Delay:        2.006ns  (logic 0.840ns (41.872%)  route 1.166ns (58.128%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.010ns = ( 11.010 - 10.000 ) 
    Source Clock Delay      (SCD):    6.157ns = ( 14.157 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520    10.875    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.952 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559    12.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.566    14.157    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X46Y213                                                     r  cmp_fmc_adc_100Ms_core/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y213        FDCE (Prop_fdce_C_Q)         0.398    14.555 r  cmp_fmc_adc_100Ms_core/write_reg/Q
                         net (fo=8, routed)           0.355    14.910    cmp_fmc_adc_100Ms_core/i2c_master_si570/I7
    SLICE_X47Y212        LUT6 (Prop_lut6_I4_O)        0.232    15.142 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_16/O
                         net (fo=1, routed)           0.243    15.385    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_16
    SLICE_X46Y210        LUT6 (Prop_lut6_I0_O)        0.105    15.490 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_8/O
                         net (fo=1, routed)           0.122    15.612    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_8
    SLICE_X46Y210        LUT6 (Prop_lut6_I4_O)        0.105    15.717 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_1/O
                         net (fo=12, routed)          0.447    16.163    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_1
    SLICE_X47Y209        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.010    11.010    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X47Y209                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[10]/C
                         clock pessimism              0.000    11.010    
                         clock uncertainty           -0.163    10.847    
    SLICE_X47Y209        FDCE (Setup_fdce_C_CE)      -0.168    10.679    cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                         -16.163    
  -------------------------------------------------------------------
                         slack                                 -5.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 cmp_fmc_adc_100Ms_core/control_iic_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_c rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.715%)  route 0.074ns (34.284%))
  Logic Levels:           0  
  Clock Path Skew:        -1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.667     2.418    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X47Y214                                                     r  cmp_fmc_adc_100Ms_core/control_iic_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y214        FDCE (Prop_fdce_C_Q)         0.141     2.559 r  cmp_fmc_adc_100Ms_core/control_iic_reg[3]/Q
                         net (fo=3, routed)           0.074     2.633    cmp_fmc_adc_100Ms_core/i2c_master_si570/I11[3]
    SLICE_X46Y214        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.679     0.679    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X46Y214                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[3]/C
                         clock pessimism              0.000     0.679    
                         clock uncertainty            0.163     0.842    
    SLICE_X46Y214        FDCE (Hold_fdce_C_D)         0.076     0.918    cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.714    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.502ns (35.658%)  route 0.906ns (64.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 13.790 - 8.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.557     6.148    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.379     6.527 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.518     7.045    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.123     7.168 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.388     7.556    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    10.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.488    12.270    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.443    13.790    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.318    14.108    
                         clock uncertainty           -0.071    14.037    
    SLICE_X42Y229        FDCE (Recov_fdce_C_CLR)     -0.427    13.610    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  6.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.183ns (32.173%)  route 0.386ns (67.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.662     2.413    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.141     2.554 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.217     2.771    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.042     2.813 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.169     2.982    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.936     3.051    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.602     2.449    
    SLICE_X42Y229        FDCE (Remov_fdce_C_CLR)     -0.134     2.315    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.667    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        1.408ns  (logic 0.502ns (35.658%)  route 0.906ns (64.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 13.790 - 8.000 ) 
    Source Clock Delay      (SCD):    6.148ns = ( 10.148 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     5.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     6.875    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.952 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.559     8.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.557    10.148    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.379    10.527 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.518    11.045    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.123    11.168 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.388    11.556    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    10.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.488    12.270    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.443    13.790    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.243    14.033    
                         clock uncertainty           -0.191    13.842    
    SLICE_X42Y229        FDCE (Recov_fdce_C_CLR)     -0.427    13.415    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.183ns (32.173%)  route 0.386ns (67.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.662     2.413    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.141     2.554 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.217     2.771    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.042     2.813 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.169     2.982    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.936     3.051    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.549     2.502    
                         clock uncertainty            0.191     2.693    
    SLICE_X42Y229        FDCE (Remov_fdce_C_CLR)     -0.134     2.559    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.502ns (35.658%)  route 0.906ns (64.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 9.790 - 4.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.557     6.148    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.379     6.527 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.518     7.045    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.123     7.168 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.388     7.556    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.443     9.790    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.243    10.033    
                         clock uncertainty           -0.191     9.842    
    SLICE_X42Y229        FDCE (Recov_fdce_C_CLR)     -0.427     9.415    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.183ns (32.173%)  route 0.386ns (67.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.662     2.413    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.141     2.554 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.217     2.771    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.042     2.813 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.169     2.982    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.936     3.051    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.549     2.502    
                         clock uncertainty            0.191     2.693    
    SLICE_X42Y229        FDCE (Remov_fdce_C_CLR)     -0.134     2.559    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.502ns (35.658%)  route 0.906ns (64.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 9.790 - 4.000 ) 
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.557     6.148    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.379     6.527 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.518     7.045    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.123     7.168 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.388     7.556    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         1.443     9.790    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.318    10.108    
                         clock uncertainty           -0.065    10.044    
    SLICE_X42Y229        FDCE (Recov_fdce_C_CLR)     -0.427     9.617    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.183ns (32.173%)  route 0.386ns (67.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.662     2.413    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X45Y228                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y228        FDCE (Prop_fdce_C_Q)         0.141     2.554 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.217     2.771    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X45Y229        LUT1 (Prop_lut1_I0_O)        0.042     2.813 f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.169     2.982    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2
    SLICE_X42Y229        FDCE                                         f  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=874, routed)         0.936     3.051    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_pclk_in
    SLICE_X42Y229                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.602     2.449    
    SLICE_X42Y229        FDCE (Remov_fdce_C_CLR)     -0.134     2.315    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.667    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :         1020  Failing Endpoints,  Worst Slack       -1.093ns,  Total Violation     -511.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 trn_lnk_up_n_int_i/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/Memory_Space/Last_Ctrl_Word_ds_reg[20]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.379ns (8.707%)  route 3.974ns (91.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 9.630 - 4.000 ) 
    Source Clock Delay      (SCD):    6.225ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.634     6.225    trn_clk
    SLICE_X32Y222                                                     r  trn_lnk_up_n_int_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y222        FDCE (Prop_fdce_C_Q)         0.379     6.604 f  trn_lnk_up_n_int_i/Q
                         net (fo=1656, routed)        3.974    10.578    theTlpControl/Memory_Space/trn_lnk_up_n
    SLICE_X58Y188        FDCE                                         f  theTlpControl/Memory_Space/Last_Ctrl_Word_ds_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.282     9.630    theTlpControl/Memory_Space/trn_clk
    SLICE_X58Y188                                                     r  theTlpControl/Memory_Space/Last_Ctrl_Word_ds_reg[20]/C
                         clock pessimism              0.251     9.880    
                         clock uncertainty           -0.065     9.816    
    SLICE_X58Y188        FDCE (Recov_fdce_C_CLR)     -0.331     9.485    theTlpControl/Memory_Space/Last_Ctrl_Word_ds_reg[20]
  -------------------------------------------------------------------
                         required time                          9.485    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 -1.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_reg[15]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.029%)  route 0.333ns (66.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.614     2.365    theTlpControl/Memory_Space/trn_clk
    SLICE_X36Y196                                                     r  theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y196        FDPE (Prop_fdpe_C_Q)         0.164     2.529 f  theTlpControl/Memory_Space/usDMA_Channel_Rst_i_reg_rep__7/Q
                         net (fo=120, routed)         0.333     2.861    theTlpControl/rx_Itf/Upstream_DMA_Engine/I19[1]
    SLICE_X34Y202        FDCE                                         f  theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.981     3.096    theTlpControl/rx_Itf/Upstream_DMA_Engine/trn_clk
    SLICE_X34Y202                                                     r  theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_reg[15]/C
                         clock pessimism             -0.369     2.727    
    SLICE_X34Y202        FDCE (Remov_fdce_C_CLR)     -0.092     2.635    theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  userclk1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.959ns  (logic 0.348ns (36.294%)  route 0.611ns (63.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226                                     0.000     0.000 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X19Y226        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.611     0.959    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X17Y227        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y227        FDCE (Setup_fdce_C_D)       -0.181     3.819    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  2.860    





