begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===- MIParser.h - Machine Instructions Parser ---------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file declares the function that parses the machine instructions.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_CODEGEN_MIRPARSER_MIPARSER_H
end_define

begin_include
include|#
directive|include
file|"llvm/ADT/DenseMap.h"
end_include

begin_include
include|#
directive|include
file|"llvm/ADT/SmallSet.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|StringRef
decl_stmt|;
name|class
name|BasicBlock
decl_stmt|;
name|class
name|MachineBasicBlock
decl_stmt|;
name|class
name|MachineFunction
decl_stmt|;
name|class
name|MachineInstr
decl_stmt|;
name|class
name|MachineRegisterInfo
decl_stmt|;
name|class
name|MDNode
decl_stmt|;
name|class
name|RegisterBank
decl_stmt|;
struct_decl|struct
name|SlotMapping
struct_decl|;
name|class
name|SMDiagnostic
decl_stmt|;
name|class
name|SourceMgr
decl_stmt|;
name|class
name|TargetRegisterClass
decl_stmt|;
struct|struct
name|VRegInfo
block|{
enum|enum
name|uint8_t
block|{
name|UNKNOWN
block|,
name|NORMAL
block|,
name|GENERIC
block|,
name|REGBANK
block|}
name|Kind
init|=
name|UNKNOWN
enum|;
name|bool
name|Explicit
init|=
name|false
decl_stmt|;
comment|///< VReg was explicitly specified in the .mir file.
union|union
block|{
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
decl_stmt|;
specifier|const
name|RegisterBank
modifier|*
name|RegBank
decl_stmt|;
block|}
name|D
union|;
name|unsigned
name|VReg
decl_stmt|;
name|unsigned
name|PreferredReg
init|=
literal|0
decl_stmt|;
block|}
struct|;
typedef|typedef
name|StringMap
operator|<
specifier|const
name|TargetRegisterClass
operator|*
operator|>
name|Name2RegClassMap
expr_stmt|;
typedef|typedef
name|StringMap
operator|<
specifier|const
name|RegisterBank
operator|*
operator|>
name|Name2RegBankMap
expr_stmt|;
struct|struct
name|PerFunctionMIParsingState
block|{
name|BumpPtrAllocator
name|Allocator
decl_stmt|;
name|MachineFunction
modifier|&
name|MF
decl_stmt|;
name|SourceMgr
modifier|*
name|SM
decl_stmt|;
specifier|const
name|SlotMapping
modifier|&
name|IRSlots
decl_stmt|;
specifier|const
name|Name2RegClassMap
modifier|&
name|Names2RegClasses
decl_stmt|;
specifier|const
name|Name2RegBankMap
modifier|&
name|Names2RegBanks
decl_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|MachineBasicBlock
operator|*
operator|>
name|MBBSlots
expr_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|VRegInfo
operator|*
operator|>
name|VRegInfos
expr_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|int
operator|>
name|FixedStackObjectSlots
expr_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|int
operator|>
name|StackObjectSlots
expr_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|unsigned
operator|>
name|ConstantPoolSlots
expr_stmt|;
name|DenseMap
operator|<
name|unsigned
operator|,
name|unsigned
operator|>
name|JumpTableSlots
expr_stmt|;
name|PerFunctionMIParsingState
argument_list|(
name|MachineFunction
operator|&
name|MF
argument_list|,
name|SourceMgr
operator|&
name|SM
argument_list|,
specifier|const
name|SlotMapping
operator|&
name|IRSlots
argument_list|,
specifier|const
name|Name2RegClassMap
operator|&
name|Names2RegClasses
argument_list|,
specifier|const
name|Name2RegBankMap
operator|&
name|Names2RegBanks
argument_list|)
expr_stmt|;
name|VRegInfo
modifier|&
name|getVRegInfo
parameter_list|(
name|unsigned
name|VReg
parameter_list|)
function_decl|;
block|}
struct|;
comment|/// Parse the machine basic block definitions, and skip the machine
comment|/// instructions.
comment|///
comment|/// This function runs the first parsing pass on the machine function's body.
comment|/// It parses only the machine basic block definitions and creates the machine
comment|/// basic blocks in the given machine function.
comment|///
comment|/// The machine instructions aren't parsed during the first pass because all
comment|/// the machine basic blocks aren't defined yet - this makes it impossible to
comment|/// resolve the machine basic block references.
comment|///
comment|/// Return true if an error occurred.
name|bool
name|parseMachineBasicBlockDefinitions
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
comment|/// Parse the machine instructions.
comment|///
comment|/// This function runs the second parsing pass on the machine function's body.
comment|/// It skips the machine basic block definitions and parses only the machine
comment|/// instructions and basic block attributes like liveins and successors.
comment|///
comment|/// The second parsing pass assumes that the first parsing pass already ran
comment|/// on the given source string.
comment|///
comment|/// Return true if an error occurred.
name|bool
name|parseMachineInstructions
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseMBBReference
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|MachineBasicBlock
modifier|*
modifier|&
name|MBB
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseRegisterReference
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|unsigned
modifier|&
name|Reg
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseNamedRegisterReference
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|unsigned
modifier|&
name|Reg
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseVirtualRegisterReference
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|VRegInfo
modifier|*
modifier|&
name|Info
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseStackObjectReference
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|int
modifier|&
name|FI
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
name|bool
name|parseMDNode
parameter_list|(
name|PerFunctionMIParsingState
modifier|&
name|PFS
parameter_list|,
name|MDNode
modifier|*
modifier|&
name|Node
parameter_list|,
name|StringRef
name|Src
parameter_list|,
name|SMDiagnostic
modifier|&
name|Error
parameter_list|)
function_decl|;
block|}
end_decl_stmt

begin_comment
comment|// end namespace llvm
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

