Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu Nov  2 18:06:31 2017
| Host             : M running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file top_circuit_power_routed.rpt -pb top_circuit_power_summary_routed.pb -rpx top_circuit_power_routed.rpx
| Design           : top_circuit
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.091  |
| Dynamic (W)              | 0.018  |
| Device Static (W)        | 0.074  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      426 |       --- |             --- |
|   LUT as Logic |    <0.001 |      280 |     20800 |            1.35 |
|   CARRY4       |    <0.001 |       16 |      8150 |            0.20 |
|   Register     |    <0.001 |      109 |     41600 |            0.26 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |     0.001 |      698 |       --- |             --- |
| Block RAM      |     0.009 |      2.5 |        50 |            5.00 |
| DSPs           |     0.002 |        6 |        90 |            6.67 |
| I/O            |     0.004 |       48 |       106 |           45.28 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.091 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.013 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            11.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top_circuit                                  |     0.018 |
|   FSMD                                       |     0.004 |
|     inst_control                             |    <0.001 |
|     inst_datapath                            |     0.003 |
|   mA                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   mB                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   mC                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   mS                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   mX                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
+----------------------------------------------+-----------+


